PDP–15 Systems

Module Manual
PDP-15
MODULE MANUAL
NOTE:
* New manuals will be added as they are developed.
SYSTEMS REFERENCE MANUAL – Provides overview of PDP-15 hardware and software systems and options, instruction repertoire, expansion features, and descriptions of system peripherals. (DEC-15-BRZD)

USER'S HANDBOOK VOLUME 1, PROCESSOR – Principal guide to system hardware includes system and subsystem features, functional descriptions, machine-language programming considerations, instruction repertoire, and system expansion data. (DEC-15-H2DC-D)

VOLUME 2, PERIPHERALS – Features functional descriptions and programming considerations of peripheral devices. (DEC-15-H2DC-D)

OPERATOR'S GUIDE – Lists procedural data, including operator maintenance, for using the operator's console and the peripheral devices associated with PDP-15 Systems. (DEC-15-H2CB-D)

PDP-15/10 SYSTEM USER'S GUIDE – Features COMPACT and Basic I/O Monitor operating procedures. (DEC-15-GG1A-D)

PDP-15/20 SYSTEM USER'S GUIDE – Lists Advanced Monitor System operating procedures. (DEC-15-MG2B-D)

BACKGROUND/FOREGROUND MONITOR SYSTEM USER'S GUIDE – Lists operating procedures for the DECTape and disk-oriented Background/Foreground monitors. (DEC-15-MG3A-D)

PDP-15/10 SOFTWARE SYSTEM – Describes COMPACT software system and Basic I/O Monitor System. (DEC-15-GR1A-D)

PDP-15/20/30/40 ADVANCED MONITOR SOFTWARE SYSTEM – Describes Advanced Monitor System; programs include system monitor language, utility, and application types; operation, core organization, and input/output operations within the monitor environment are discussed. (DEC-15-MR2B-D)

PDP-15/30 BACKGROUND/FOREGROUND MONITOR SOFTWARE SYSTEM – Describes Background/Foreground Software System including the associated language, utility, and applications program. (DEC-15-MR3A-D)

PDP-15/40 DISK-ORIENTED BACKGROUND/FOREGROUND MONITOR SOFTWARE SYSTEM – Describes Background/Foreground Monitor in disk-oriented environment; programs include language, utility, and application types. (DEC-15-MR4A-D)

MAINTENANCE MANUAL VOLUME 1, PROCESSOR – Provides block diagram and functional theory of operation of the processor logic; lists preventive and corrective maintenance data. (DEC-15-H2BB-D)

VOLUME 2, ENGINEERING DRAWINGS – Provides engineering drawings and signal glossary for the basic processor and options. (DEC-15-H2BB-D)

INSTALLATION MANUAL – Provides power specifications, environmental considerations, cabling, and other information pertinent to installing PDP-15 Systems. (DEC-15-H2AB-D)


INTERFACE MANUAL – Provides information for interfacing devices to a PDP-15 System. (DEC-15-H0AC-D)

UTILITY PROGRAMS MANUAL – Provides utility programs common to PDP-15 Monitor Systems. (DEC-15-YWZA-D)


FORTRAN IV – Describes PDP-15 version of the FORTRAN IV compiler language. (DEC-15-KFZB-D)

FOCAL-15 – Describes an algebraic interactive compiler level language developed by Digital Equipment Corporation. (DEC-15-KJZB-D)
<table>
<thead>
<tr>
<th>Module Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A124</td>
<td>Analog Multiplexer</td>
</tr>
<tr>
<td>A222</td>
<td>Selectable Gain Amplifier</td>
</tr>
<tr>
<td>A405</td>
<td>Sample and Hold Amplifier</td>
</tr>
<tr>
<td>A607</td>
<td>10-Bit D/A Converter, Single Buffered</td>
</tr>
<tr>
<td>A708</td>
<td>Dual Voltage Regulator</td>
</tr>
<tr>
<td>A877</td>
<td>Analog-to-Digital Converter</td>
</tr>
<tr>
<td>G085</td>
<td>Disk Read Amplifier</td>
</tr>
<tr>
<td>G100</td>
<td>Sense Amplifier and Inhibit Driver</td>
</tr>
<tr>
<td>G222</td>
<td>Memory Selector</td>
</tr>
<tr>
<td>G223</td>
<td>Read/Write Driver</td>
</tr>
<tr>
<td>G285</td>
<td>Series Switch</td>
</tr>
<tr>
<td>G286</td>
<td>Center Tap Selector</td>
</tr>
<tr>
<td>G290</td>
<td>Writer Flip-Flop</td>
</tr>
<tr>
<td>G613</td>
<td>X Diode Matrix</td>
</tr>
<tr>
<td>G614</td>
<td>Y Diode Matrix</td>
</tr>
<tr>
<td>G681</td>
<td>Track Matrix</td>
</tr>
<tr>
<td>G711</td>
<td>Terminator Board</td>
</tr>
<tr>
<td>G775</td>
<td>Indicator Panel</td>
</tr>
<tr>
<td>G821</td>
<td>+5V Regulator</td>
</tr>
<tr>
<td>G822</td>
<td>-6V Regulator</td>
</tr>
<tr>
<td>G823</td>
<td>-24V Regulator</td>
</tr>
<tr>
<td>G825</td>
<td>-24V Pass Element</td>
</tr>
<tr>
<td>G827</td>
<td>Power Sequence Detector and Delays</td>
</tr>
<tr>
<td>G829</td>
<td>Power Connector</td>
</tr>
<tr>
<td>G858</td>
<td>Teletype® Connector</td>
</tr>
<tr>
<td>K303</td>
<td>Timer</td>
</tr>
<tr>
<td>M002</td>
<td>Logic 1 Source</td>
</tr>
<tr>
<td>M101</td>
<td>Bus Data Interface</td>
</tr>
<tr>
<td>M103</td>
<td>Device Selector</td>
</tr>
<tr>
<td>M104</td>
<td>I/O Bus Multiplexer</td>
</tr>
<tr>
<td>M111</td>
<td>Inverters</td>
</tr>
<tr>
<td>M112</td>
<td>NOR Gates</td>
</tr>
<tr>
<td>M113</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M115</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M117</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M119</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M121</td>
<td>AND/NOR Gates</td>
</tr>
<tr>
<td>M127</td>
<td>AND/NOR Gates</td>
</tr>
<tr>
<td>M129</td>
<td>AND/NOR Gates</td>
</tr>
<tr>
<td>M133</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M135</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M139</td>
<td>NAND Gates</td>
</tr>
<tr>
<td>M149</td>
<td>NAND-Wired OR Matrix</td>
</tr>
<tr>
<td>M159</td>
<td>4-Bit Arithmetic Logic Unit</td>
</tr>
<tr>
<td>M161</td>
<td>Binary-to-Octal/Decimal Decoder</td>
</tr>
<tr>
<td>M162</td>
<td>Parity Circuit</td>
</tr>
<tr>
<td>M164</td>
<td>6-Bit Parallel Adder</td>
</tr>
<tr>
<td>M182</td>
<td>Parity Circuit</td>
</tr>
<tr>
<td>M191</td>
<td>Carry Look-Ahead Generator</td>
</tr>
</tbody>
</table>

©Teletype is a registered trademark of Teletype Corporation.
List of Modules (Cont)

<table>
<thead>
<tr>
<th>Module</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M205</td>
<td>D Flip-Flops</td>
</tr>
<tr>
<td>M206</td>
<td>D Flip-Flops</td>
</tr>
<tr>
<td>M207</td>
<td>D Flip-Flops</td>
</tr>
<tr>
<td>M211</td>
<td>Binary Up/Down Counter</td>
</tr>
<tr>
<td>M212</td>
<td>6-Bit Left/Right Shift Register</td>
</tr>
<tr>
<td>M214</td>
<td>Data Storage Register (6-Bit)</td>
</tr>
<tr>
<td>M216</td>
<td>D Flip-Flops</td>
</tr>
<tr>
<td>M218</td>
<td>MQ Register (9-Bit)</td>
</tr>
<tr>
<td>M219</td>
<td>Step Counter and Control</td>
</tr>
<tr>
<td>M223</td>
<td>MA and MB Register (4-Bit)</td>
</tr>
<tr>
<td>M226</td>
<td>Register (7-Bit)</td>
</tr>
<tr>
<td>M227</td>
<td>AC Shifter (9-Bit)</td>
</tr>
<tr>
<td>M238</td>
<td>Synchronous Up/Down Counter</td>
</tr>
<tr>
<td>M240</td>
<td>R-S Flip-Flops</td>
</tr>
<tr>
<td>M242</td>
<td>J-K Flip-Flops</td>
</tr>
<tr>
<td>M248</td>
<td>Right Shift Parallel Load Register</td>
</tr>
<tr>
<td>M302</td>
<td>Dual Delay Multivibrator</td>
</tr>
<tr>
<td>M311</td>
<td>Tapped Delay Lines</td>
</tr>
<tr>
<td>M312</td>
<td>Delay Lines</td>
</tr>
<tr>
<td>M401</td>
<td>Variable Clock</td>
</tr>
<tr>
<td>M402</td>
<td>Photo Mod Clock</td>
</tr>
<tr>
<td>M420</td>
<td>Phase-Lock Clock</td>
</tr>
<tr>
<td>M452</td>
<td>Variable Clock</td>
</tr>
<tr>
<td>M500</td>
<td>Converter-I/O Bus Receiver</td>
</tr>
<tr>
<td>M510</td>
<td>I/O Bus Receiver</td>
</tr>
<tr>
<td>M515</td>
<td>Real Time Clock</td>
</tr>
<tr>
<td>M602</td>
<td>Pulse Amplifiers</td>
</tr>
<tr>
<td>M606</td>
<td>Pulse Generators</td>
</tr>
<tr>
<td>M611</td>
<td>High-Speed Power Inverters</td>
</tr>
<tr>
<td>M617</td>
<td>Power NAND Gates</td>
</tr>
<tr>
<td>M621</td>
<td>Data Bus Drivers</td>
</tr>
<tr>
<td>M622</td>
<td>I/O Bus Drivers</td>
</tr>
<tr>
<td>M627</td>
<td>NAND Power Amplifiers</td>
</tr>
<tr>
<td>M628</td>
<td>Block-Bank Address Card</td>
</tr>
<tr>
<td>M632</td>
<td>Converter-I/O Bus Driver</td>
</tr>
<tr>
<td>M706</td>
<td>Teletype Receiver</td>
</tr>
<tr>
<td>M707</td>
<td>Teletype Transmitter</td>
</tr>
<tr>
<td>M717</td>
<td>Display Control VP15</td>
</tr>
<tr>
<td>M770</td>
<td>EAE Control</td>
</tr>
<tr>
<td>M771</td>
<td>Internal IOT Decoder</td>
</tr>
<tr>
<td>M772</td>
<td>Console Control No. 1</td>
</tr>
<tr>
<td>M773</td>
<td>Console Control No. 2</td>
</tr>
<tr>
<td>M775</td>
<td>Time State Generator</td>
</tr>
<tr>
<td>M776</td>
<td>Reader Register</td>
</tr>
<tr>
<td>M901</td>
<td>Flexprint® Cable Connector</td>
</tr>
<tr>
<td>M902</td>
<td>Terminator Card</td>
</tr>
<tr>
<td>M904</td>
<td>Coaxial Cable Connector</td>
</tr>
<tr>
<td>M909</td>
<td>Terminator Card</td>
</tr>
<tr>
<td>M910</td>
<td>CP Terminator Card</td>
</tr>
</tbody>
</table>
List of Modules (Cont)

<table>
<thead>
<tr>
<th>Module</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M911</td>
<td>Memory Bus CP Terminator Card</td>
</tr>
<tr>
<td>M912</td>
<td>I/O Bus Connector</td>
</tr>
<tr>
<td>M915</td>
<td>Console Cable Connector</td>
</tr>
<tr>
<td>M1701</td>
<td>Data Selector</td>
</tr>
<tr>
<td>M1713</td>
<td>16-to-1 Data Selector</td>
</tr>
<tr>
<td>W010</td>
<td>Clamped Loads</td>
</tr>
<tr>
<td>W028</td>
<td>Cable Connector for Levels and Pulses</td>
</tr>
<tr>
<td>W076</td>
<td>Teletype Connector</td>
</tr>
<tr>
<td>W714</td>
<td>Switches</td>
</tr>
<tr>
<td>W850</td>
<td>I/O Connector</td>
</tr>
</tbody>
</table>
General Description

This manual provides descriptions of modules used in the PDP-15 System and its associated peripherals. A schematic diagram is included with each module description. Parts location diagrams are supplied for those modules that have numerous discrete components.

DEC builds three series of compatible below-ground logic (the B-, R- and S-series), two series of compatible above-ground logic (K- and M-series), an extensive line of modules to interface different types of logic (W-series), a line of special-purpose modules (G-series), and a line of support hardware for its module line (H-series).

With few exceptions, the DEC below-ground logic operates with logic levels of ground to -0.3V (upper level) and -3.2V to -3.9V (lower level), using diode gates that draw input current at ground and supply output current at ground. Figure 1 shows the voltage spectrum of negative logic systems.

![Figure 1 Voltage Spectrum of Negative Logic Systems](image)

The compatible above-ground logic generally operates with levels of ground to +0.4V (lower level) and +2.4 to +3.6V (upper level), using TTL or TTL-compatible circuits with inputs that supply current at ground and outputs that sink current at ground. Figure 2 shows the TTL logic voltage spectrum.

![Figure 2 Voltage Spectrum of TTL Logic](image)
A set of special modules designed to operate on the PDP-15 I/O bus is also available. Figure 3 indicates the voltage spectrum in which these special modules operate.

The use of DEC's *Digital Logic Handbook* is recommended for readers of this manual who are not familiar with the basic principles of digital logic and the type of circuits used in DEC logic modules.

![Figure 3 Voltage Spectrum for Positive PDP-15 I/O Bus Logic](image)

**MEASUREMENT DEFINITIONS**

Timing is measured with the input driven by a gate or pulse amplifier of the series under test and with the output loaded with gates of the same series (unless otherwise specified). Percentages are assigned with 0 percent indicating the initial steady-state level and 100 percent indicating the final steady-state level, regardless of the direction of change.

Input/output delay is the time difference between input change and output change, measured from 50 percent input change to 50 percent output change. Rise and fall delays for the same module are usually specified separately.

Risetime and falltime are measured from 10 percent to 90 percent of waveform change, either rising or falling.

**LOADING**

Input loading and output driving are specified in "units", with one unit equivalent to 1.6 mA. The inputs to low-speed gates usually draw 1 unit of load. High-speed gates draw 1.25 units, or 2 mA.

**PARTS LOCATION**

A parts location diagram is provided for those modules that contain numerous discrete components and integrated circuits. The location of parts on integrated circuit modules can be determined by visual inspection and circuit schematic reference.

"E" designators are assigned to integrated circuits according to the following convention: looking at the component side of the module, "E" numbers are assigned from right-to-left within each horizontal row, starting with the top row. Figure 4 illustrates this convention and typical symbols used in the parts location diagrams.
Figure 4 Sample Parts Location Diagram

NOTES

1. Indicates diode polarity →

2. E9 is an integrated circuit operational amplifier.
The A124 Analog Multiplexer consists of four MOSFET switches and four driver gates used for selection of single-ended analog inputs in the range of ±10V. This module is also used for gain selection with the A222 Selectable Gain Amplifier in the AD15 Analog Subsystem.

Isolated grounds are used in the module to help prevent program noise from causing analog signal acquisition errors. Analog and logic grounds may differ by as much as 9V without malfunction.

Each drive consists of 2-bit input decoding and a common enable input. All inputs are de-activated when power is removed.

**INPUTS:**

Digital: Pin H (enable) presents 1 unit load; pins J, K, L, M, N and P present 1/2-unit load each.


**OUTPUTS:**

Analog: Pin V series resistance < 2200 ohms, 3 mA max. load.

Response time to logic input change < 1.2 µsec.

**POWER:**

+15V at pin D, 25 mA
-20V at pin E, 30 mA
+5V at pin A, 8 mA
The A222 is a non-inverting operational amplifier with high input impedance. A precision voltage divider is connected between output and ground with taps at ratios of 1.0, 0.5, 0.25, and 0.125. This module is used with an A124 Analog Multiplexer in the AD15 Analog Subsystem to provide computer-controlled gain selection in the AD15. An IOT instruction causes two AC bits to be transferred to an AD15 buffer register. These bits are decoded by the A124 to select one of four available gains: 1, 2, 4, or 8.

**INPUTS:**
- Inverting input (pin S) – Connect to the desired feedback tap through a series resistance of 3000 ohms or less (A124 Analog Multiplexer).
- Non-inverting input (pin P) – Gain of 1, 2, 4, or 8 \( \pm 0.02\% \) with \( 0.02\% \) linearity error over a \( \pm 10V \) output range. Input impedance greater than 1000 megohms in parallel with 10 pF. Protected against overload up to \( \pm 20V \).

**OUTPUTS:**

<table>
<thead>
<tr>
<th>Analog Input Range</th>
<th>Selected Gain</th>
<th>Output Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>±1.25V</td>
<td>8</td>
<td>Pin V</td>
</tr>
<tr>
<td>±2.5V</td>
<td>4</td>
<td>Pin U</td>
</tr>
<tr>
<td>±5.0V</td>
<td>2</td>
<td>Pin T</td>
</tr>
<tr>
<td>±10.0V</td>
<td>1</td>
<td>Pin R</td>
</tr>
</tbody>
</table>

**POWER:**
- +15V, \( \pm 1\% \), 20 mA, max. (Pin D)
- -15V, \( \pm 1\% \), 20 mA, max. (Pin E)
A405 Sample and Hold Amplifier

The A405 Sample and Hold Amplifier is used in the AD15 Analog Subsystem to sample the rapidly varying analog input (25 kHz, minimum) and store the signal level at a particular time to allow an A/D converter to convert the signal to a digital word. The amplifier provides acquisition of a 10V step input to within 1 mV in less than 2 μs.

Two digital Track Control inputs are provided to control the sample/hold function: pin BF for positive logic and pin BH for negative logic. In positive logic applications, the amplifier will sample (track) when the level at pin BF is high and hold when the level at pin BF is low. For pulsed RS flip-flop control, jumper W1 is removed and jumper W2 is connected. Then, a positive pulse at pin BF sets the flip-flop for tracking and a positive pulse at pin BH resets the flip-flop to hold the signal.

A voltage offset circuit is provided at the input to allow the output signal to be shifted more positive. To use this offset, pin AU is jumpered to pin BJ and pin BM is jumpered to pin AE. (-15V). This circuit is not used on the AD15 Analog Subsystem application.

**INPUTS:**
- Analog input: ±10V range, 2000 ± 1% ohms
- Digital inputs: Positive logic Track Control at pin BF presents 1 unit load.
- Pulse input to set hold at pin BH presents 1 unit load.

**OUTPUTS:**
- Analog output: ±10V at 10 mA, 0.1 ohm maximum output impedance at pin AV.

**POWER:**
- +15V at 35 mA at pin AD
- -15V at 40 mA at pin AE (plus additional 11 mA if offset circuit is connected)
- +5V at 15 mA at pin AA
The A607 module contains a 10-bit D/A converter that consists of a 10-bit buffer register, a binary weighting network, and a current summing amplifier. The reference voltage used in the binary weighting network is externally supplied for greater efficiency and optimum scale factor matching in multi-channel applications. Data on register input lines must be settled 20 ns before the leading edge (positive-going voltage of the CLOCK pulse passes the threshold voltage and should remain stable 5 ms afterward. The duration of the positive CLOCK pulse should be at least 50 ns, and the duration of the negative CLEAR pulse should be at least 30 ns. Data present at the input of the register is transferred to the output when the leading edge of the CLOCK pulse passes the threshold. The analog output voltage is unipolar and varies from 0V to 2.0V (in two millivolt increments) in accordance with the binary input data.

The following are the input, output, and power characteristics of the A607 module.

**INPUTS:** Each DATA input presents one TTL unit load. The CLOCK input presents 2 unit loads, and the CLEAR input presents 3 unit loads.

**OUTPUTS:** The analog output voltage is capable of driving a 10 mA load (maximum).

**POWER:** Power dissipation of the A607 is 5V at 200 mA (maximum) and -15V at 100 mA (maximum).
The A708 Dual Voltage Regulator is used in the AD15 Analog Subsystem to provide regulated -15V and +5V output voltages.

In the -15V regulator circuit, Q3 and Q4 control the forward bias on series regulator Q5 to maintain the -15V output within ±1%. In the +5V regulator, any change in the +5V output is sensed at the base of Q2, which controls forward bias on Q1 to maintain the +5V output with ±5%.

**INPUTS:**
- Less than 20 mV ripple.
- -20V, ±1%, 0.25A max. Pin N2
- +15V, ±1%, 1.25A max. Pin E2, V2

**OUTPUTS:**
- -15V, ±0.5%, 0.2A max. Pin S2
- +5V, ±1%, 1.2A max. Pin A2
Analog-to-Digital Converter

The A877 Analog-to-Digital Converter is used in the AD15 Analog Subsystem to convert the A405 Sample and Hold Amplifier output to a 13-bit digital word (12 bits plus a sign bit). A comparator amplifier compares the analog input voltage with a programmed sequence of internally-generated reference voltages to determine the polarity and amplitude of the input signal. The result is stored in a 13-bit data register. An A/D DONE signal is provided when the conversion is complete.

**MAINTENANCE NOTE**
The A877 uses special matched components to achieve specified measurement accuracy. If a fault is isolated to the A877, do not attempt to replace components in the field. Substitute a spare module and return the faulty module to DEC for service.

**ANALOG INPUT SIGNAL:**
- Full scale range: ±10V
- Connections: Single-ended
- Impedance: 28K ohms
- Overvoltage limit: ±15V, maximum
- Settling time: 1 μs

**ENCODING PROCESS:**
- Digitalizing resolution: 1 part in 8,190 (2.5 mV)
- Encoding word time: 36 μs, typical
- Encoding word rate: 28,000s, typical
- Code: Parallel, binary 2's complement

**MEASUREMENT ACCURACY:**
- Full range: 0.015%
- Temperature coefficient: ±0.0020%/°C (over full operating temperature range)

**CONTROL SIGNALS:**
- Input: Command to Convert (CTC) initiates encoding process on a logic 1-to-0 transition
- Output: End of Conversion (EOC) pulse is 100 ns logic 1 pulse

**DATA OUTPUTS:**
13 bits, held in storage until next CTC input.

**POWER REQUIREMENTS:**
- +15V, ±5%, 100 mA, typical, pin AD
- -15V, ±5%, 50 mA, typical, pin AE
- +5V, ±10%, 400 mA, typical, pin BA
### CONNECTOR PIN ASSIGNMENTS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD1/2</td>
<td>+15V</td>
<td>BL2</td>
<td>Data Bit 4</td>
</tr>
<tr>
<td>AE1/2</td>
<td>-15V</td>
<td>BM2</td>
<td>Data Bit 5</td>
</tr>
<tr>
<td>AF1/2</td>
<td>+15V Common</td>
<td>BN2</td>
<td>Data Bit 6</td>
</tr>
<tr>
<td>AJ2</td>
<td>Analog Input</td>
<td>BP2</td>
<td>Data Bit 7</td>
</tr>
<tr>
<td>AK2</td>
<td>Analog Return</td>
<td>BR2</td>
<td>Data Bit 8</td>
</tr>
<tr>
<td>AU1</td>
<td>Command to Convert (CTC)</td>
<td>BS2</td>
<td>Data Bit 9</td>
</tr>
<tr>
<td>BA2</td>
<td>+5V</td>
<td>BT2</td>
<td>Data Bit 10</td>
</tr>
<tr>
<td>BC2</td>
<td>Logic Ground</td>
<td>BU2</td>
<td>Data Bit 11</td>
</tr>
<tr>
<td>BE2</td>
<td>Sign Bit, Complemented</td>
<td>BV2</td>
<td>Data Bit 12</td>
</tr>
<tr>
<td>BF2</td>
<td>Sign Bit</td>
<td>BJ1</td>
<td>Data Bit 13 (LSB)</td>
</tr>
<tr>
<td>BJ2</td>
<td>Data Bit 2</td>
<td>BF1</td>
<td>End of Conversion (EOC)</td>
</tr>
<tr>
<td>BK2</td>
<td>Data Bit 3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### ADJUSTMENT AND CALIBRATION

**NOTE**

Do not attempt to adjust any potentiometers other than the reference, gain, and zero adjust potentiometers at the rear of the module (see illustration).

Adjust the A877 while it is installed in slot C11 of the AD15. Remove the A405 module and allow 15 minutes warmup.

**Reference Voltage Adjustment**

Use Fluke 585A voltmeter (or equivalent voltmeter with 0.005% accuracy) to measure voltage between +10V test point (red) and ground (black). Adjust reference potentiometer (top) to obtain 10.000V, ±1 mV.

**Gain Adjustment**

Connect EDC voltage standard (or equivalent voltage standard with 0.005% accuracy) between pins C11J2 and C11F2 (See drawing D-AD-7007029-0-0 in AD15 manual).

Run MAINDEC-15-D6GA-D(D), with any channel and gain setting. Adjust the EDC to find the most positive switching point (007776-007777). Record the voltage. Reverse the polarity of the EDC connections to find the most negative switching point. Record the voltage. The difference between the voltages should be 19.9995V, ±2 mV. Adjust the gain potentiometer and repeat these measurements until the difference is within the specified tolerance.

**Zero Adjust**

Short-circuit pins C11J2 and C11F2 and note the conversion value. If the reading is outside the range 77776-000002, adjust the zero adjust potentiometer (bottom) to bring it within range. This adjustment interacts with the gain adjustment and several passes may be required to bring both adjustments within their specified tolerances.
The G08S Disk Read Amplifier is a double-height module consisting of an ac-coupled amplifier with a bandwidth (-3 dB) from 20 kHz to approximately 1 MHz, followed by a slicer. The G08S module is used to detect and amplify timing tracks and data signals for the RS09 DECDisk. The maximum voltage gain (under potentiometer control) is approximately 60 dB (1000). Common mode rejection ratio is approximately 40 dB. The amplifier is insensitive to any power supply ripple voltage less than 5 percent. Pin AM increases the gain by approximately 20 percent when its input is low. The nonrectified slice output is gateable, and the slice point can be varied by logic inputs. A potentiometer is provided to adjust the slice. Pins at AT and AV are provided as amplifier test points. Proper grounding is critical in this module. G08S ground pins should not be bussed. Pins AS and AC should be connected to analog ground, and BF and BC should be connected to logical ground. All amplifier connections must be isolated from fast rise-time signals.

**INPUTS:**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Load or Input Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>AE, AF</td>
<td>Read Head Input</td>
<td>approx. 15 mV peak-to-peak</td>
</tr>
<tr>
<td>AM</td>
<td>Read Gain Control</td>
<td>2 mA</td>
</tr>
<tr>
<td>BU, BV</td>
<td>Read Slice Control</td>
<td>2 mA</td>
</tr>
<tr>
<td>BS, BT</td>
<td>Read Slice Control</td>
<td>2 mA</td>
</tr>
<tr>
<td>BP, BR</td>
<td>Enable Output</td>
<td>2 mA</td>
</tr>
</tbody>
</table>

**OUTPUTS:**

Voltage levels are 0 and -3V, except at the input to pins AE and AF.

**INPUT/OUTPUT DELAY:** 120 ns

**POWER DISSIPATION:**

- 2W at +20V
- 1.5W at -15V
The G100 module contains four sense amplifiers and four inhibit drivers. Five of these modules are used in the PDP-15 for each 4K memory stack. (Refer to Engineering Drawings D-BS-MM15-0-10 through D-BS-MM15-0-15). Each inhibit driver consists of a two-input NAND gate and a high-speed current switch. One driver is used for each bit plane of the memory array. An inhibit signal is received by all inhibit drivers only during a write operation.

Each driver also receives a signal indicating the state of the corresponding bit in the MB. Inhibit drivers that receive a signal indicating a 0 state in the MB bit are gated on and cause inhibit current to be applied to the associated bit plane of the memory array. Each inhibit driver employs a discharge network to speed up inhibit current cutoff. The output of the inhibit driver is connected to the middle of one core sensing string, which represents one bit plane of the memory array. The balun network at the front end of the sense amplifier ensures equal current at all times through both sides of the core string. In addition to the balun network, the sense amplifier consists of a differential amplifier and output driver. One sense amplifier is used for each bit plane of the memory array. During a read operation only the signal induced on the sense winding of a core plane by a core-changing state is received by the differential amplifier. The differential amplifier has a nominal threshold of 17 mV. Output pulses of standard amplitude and duration are supplied by the output driver when the sense amplifier reads a logic 1 from the associated core, which in turn is strobed by a standard positive going pulse at AC1. Propagation delay from the input to the sense amplifier to the buffered output is 25 ns (maximum) and from strobe input to buffered output is 15 ns (maximum). These output pulses are used to direct set the MB register.
The following are the input, output, and power characteristics of the G100 module.

<table>
<thead>
<tr>
<th>INPUTS:</th>
<th>Inhibit driver DATA inputs present 1.25 TTL unit loads and INHIBIT inputs present 5 unit loads. Sense amplifier inputs are 0-9 mV for a logic 0 and 31-35 mV for a logic 1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTPUTS:</td>
<td>Inhibit driver inhibit current is 730 mA.</td>
</tr>
<tr>
<td>POWER:</td>
<td>Power dissipation of the G100 module is +5V at 130 mA (maximum), -6V at 60 mA (maximum), and -24V at 800 mA (maximum).</td>
</tr>
</tbody>
</table>
This page intentionally left blank.
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly. Copyright 1989 by Digital Equipment Corporation.

UNLESS OTHERWISE INDICATED:
DIODES ARE 0672
CAPACITORS ARE .01MF, 100V, 20%
RESISTORS ARE 1/4W, 5%
TRANSISTORS ARE DEC5656A
E1 IS DEC7430
Q1 IS DEC2N54
Q2 IS DEC2N56
Q3 IS DEC4007
PIN 7 ON E1 IS TIED TO AT1, AC2 (GND)
PIN 7 ON Q1, Q2, Q3 IS TIED TO AT1, Q1, Q2 (GND)
PIN 1 ON Q1, Q2, Q3 IS TIED TO E1, E2, E3 (5V)
PIN 6 ON E1 IS +5V
TRANSFORMERS ARE 1609478
HOUSING IS DEC-1204482
INDUCTORS L1 - L4 ARE 10MH
The G222 module contains four memory selectors. Eight of these modules are used in the PDP-15 for each 4K memory stack. (Refer to Engineering Drawings D-BS-MM15-0-6 and D-BS-MM15-0-7.) The modules are used to decode the memory address to obtain the X- and Y-axis select signals for accessing the core memory. Each memory selector consists of a 3-input NAND gate and a bidirectional current switch network for both read and write current. An 8 x 8 matrix (see G613 and G614) is used for each of the X and Y selection paths. Thus, two switches must be energized to establish the path in the X plane, and another two switches must be energized to establish the path in the Y plane. In a 4K system a total of four G222 modules are used to decode the first six bits of the memory address. This provides one out of 64 states for the Y plane. Similarly, four G222 modules are used to decode the remaining six bits of the memory address in order to establish the selection path in the X plane.

**G222 Simplified Diagram**

The following are the input and output characteristics of the G222 modules.

**INPUTS:** Each NAND gate input presents 2.5 TTL unit loads.

**OUTPUTS:** Each matrix selector switch handles 400 mA (typical).
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

Copyright 1969 by Digital Equipment Corporation.
The G223 module contains two read/write drivers. Two of these modules are used in the PDP-15 for each 4K memory stack; one provides the drive for the X plane and the other provides the drive for the Y plane. (Refer to Engineering Drawings D-BS-MM15-0-6 and D-BS-MM15-0-7.) The G223 and G222 modules work together (see illustration) in that the current path selection through the core memory is established by the G222 modules, and
the drive current for reading and writing is supplied by the G223 module. Reading and writing currents travel in opposite directions. Each read/write driver consists of two input control NAND gates and two current switches connected in series with a common output. The read and write commands and the page select command are applied to the input control NAND gates, turning on the corresponding current switches and establishing a current path from ground to -24V. The balun network at the output of the driver ensures equality of input and output current through the stacks at all times.

The following are the input and output characteristics of the G223 module.

**INPUTS:** The READ and WRITE inputs (pins E1 and F1) each present 1.25 unit loads. The page-select input (pin D1) presents 2.5 unit loads.

**OUTPUTS:** The measured read/write voltage waveform and its current waveform for the worst case pattern take the form shown below for an 800 ns memory cycle time.

![G223 Current and Voltage Waveforms](image)

The current-rise time to get to 400 mA for both reading and writing is approximately 100 ns, while the fall time is 40 ns. The stagger time (Ts) between read and write currents is approximately 130 ns.
This page intentionally left blank.
UNLESS OTHERWISE INDICATED:
TRANSISTORS ARE DEC 1008
T1-T4 ARE SPRAGUE 5574, 1721 OR 5587 16-09479
DIODES ARE D664
CAPACITORS ARE 1200MMF, 1005, 5%
RESISTORS ARE JAM, 5%
T5 IS SPRAGUE 5586, OR 1725 16-09478
PIN 14 ON EACH IC = +5V
PIN 7 ON EACH IC = GND
D2 IS 5N7440ON
E1, E3 ARE 5N7440N
The G285 Series Switch is a single-height module consisting of two 4-inch AND gates, each driving the base of two driver transistors. This series switch is used together with the G290, the G286, and the G085 to form the Read/Write head matrix in the RS09 DECdisk. When a gate is enabled, it in turn switches its corresponding transistors that form part of the select and read/write matrix of the disk or memory.

<table>
<thead>
<tr>
<th>PIN</th>
<th>FUNCTION</th>
<th>LOAD</th>
</tr>
</thead>
<tbody>
<tr>
<td>D,E,F,H,S</td>
<td>Gate Enabling Inputs</td>
<td>1 mA shared among inputs at ground</td>
</tr>
<tr>
<td>T,V,M</td>
<td>Signal Inputs</td>
<td></td>
</tr>
<tr>
<td>L,M</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Voltage levels to the gates are 0 and -3V. In levels to the signal inputs L and M are 0 and -15V.

Voltage levels are 0 and -15V (i.e., the input signal gated through the transistor). Each switch pole can drive up to 150 mA. Reverse voltage transients up to 100V do not destroy the switch circuits. Output pins J, K, R, and P must be returned through the load to +10V. The common pins (L and M) to both sets of switches must be returned to -15V. The switches will pass 1 MHz current. The voltage drop for 100 mA is approximately 1V.

**INPUT/OUTPUT DELAY:** 1 μs  
**POWER DISSIPATION:** 1.5W
The G286 Center Tap Selector is a single-height module consisting of four AND gates, each of which drives a power output stage that applies a +20V level to its output pin when enabled by the gate. This module supplies the +20V read/write level to the coil of each head it drives in the RS09 DECdisk Read/Write matrix.

**INPUTS:**

Voltage levels are 0 and -3V.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>D,E,K,L,N,P, S,T,F,H</td>
<td>Gate inputs</td>
<td>1 mA shared among inputs at ground in each circuit</td>
</tr>
</tbody>
</table>

**OUTPUTS:**

Each output is +20V when the AND gate is enabled and 0V when the gate is not enabled. Each output drives 150 mA at +20V.

**INPUT/OUTPUT DELAY:** 500 ns

**POWER DISSIPATION:** 1.4W
UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4W; 10%  
DIODES ARE ON664  
PARTS LIST IS A-PL-G286-0-1  

CENTERTAP  
SECTOR G286  

TRANSPORT & DIODE CONVERSION CHART  

TYPICAL CIRCUIT  
A  
B  

G286-2
The G290 Writer Flip-Flop is a single-height board containing one JR flip-flop driving two AND gates and two power drivers. This module, used in the RS09 DECdisk supplies the -15V write voltage to the G285 Series Switch. There are several gates to the input of the flip-flop.

**INPUTS:**
Voltage levels are 0 and -3V.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>N,M,T,U,</td>
<td>Inputs to flip-flop</td>
<td>Each gate is a 1 mA load shared among its grounded inputs</td>
</tr>
<tr>
<td>L</td>
<td>Input to flip-flop</td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>Direct Clear</td>
<td></td>
</tr>
<tr>
<td>K,J</td>
<td>Enable input to output driver gate</td>
<td></td>
</tr>
</tbody>
</table>

**OUTPUTS:**
The E and F outputs are -15V or an open collector. The P and R outputs are 0 and -3V.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Drive</th>
</tr>
</thead>
<tbody>
<tr>
<td>E,F</td>
<td>Output to G285 Series Switch</td>
<td>150 mA</td>
</tr>
<tr>
<td>P,R</td>
<td>Test output of flip-flop</td>
<td>10 mA</td>
</tr>
</tbody>
</table>

**INPUT/OUTPUT DELAY:** 90 ns

**POWER DISSIPATION:** 1W
The G613 module contains 256 diodes connected to form an 8 x 8 two-way crosspoint switching matrix that provides 64 pairs of interconnecting points. (Refer to Engineering Drawings D-BS-MM15-0-6 and D-BS-MM15-0-7.) Sixty-four cores from each of the 18 memory planes are connected between each pair of interconnecting points, thereby creating the current paths of the X-axis in the core memory stack. A thermistor is also included in the G613 module to control the read and write currents in response to temperature changes.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED: DIODES ARE 0672 THERMISTOR IS 330

TRANSISTOR & DIODE CONVERSION CHART

DIODE MATRIX G613

EQUIPMENT CORPORATION
The G614 module contains 256 diodes connected to form an 8 x 8 two-way crosspoint switching matrix providing 64 pairs of interconnecting points. (Refer to Engineering Drawings D-BS-MM15-0-6 and D-BS-MM15-0-7.) Sixty-four cores from each of the 18 memory planes are connected between each pair of interconnecting points, thereby creating the current paths of the Y axis in the core memory stack.
1. **G681 8 TRACK MATRIX**

The G681 Track Matrix is a single-height board containing the resistors and diodes for eight DECdisk read/write heads.

2. **G711 RF08 TERMINATOR BOARD**

The G711 RF08 Terminator Board is a single-height board containing 15 terminating resistors that present 100Ω to ground at each input pin. This board must connect to the output cable slot of the last RS09 on each DECdisk cable bus.

   **INPUTS:** 100Ω to ground
   
   **OUTPUTS:** None

   **POWER DISSIPATION:** Approximately 90 mW per terminator

3. **G775 INDICATOR PANEL**

The G775 Indicator Panel is a connector card that provides isolation for logic levels and allows these levels to directly drive indicator bulbs without using light drivers. The connector is designed to be used with the indicator panel, which supplies the necessary bias voltage.

   **INPUTS:** All inputs are 0 and -3V with 3 units of load each.
   
   **OUTPUTS:** The output connects a Flexprint cable to the indicator board.

   **POWER DISSIPATION:** 150 mW
The G821 module contains a voltage regulator with over-voltage, under-voltage, and over-current protection circuits. This module supplies the regulated +5V in the memory of the PDP-15. Combinational logic circuits are also included in the module to provide lamp driver and memory power OK signals when the memory voltages are within set levels. The input power connections to the module are made with an 8-pin mate-in-lock connector at the back of the module.

The following are the input and output characteristics of the G821 module.

**INPUTS:** The inputs to the G821 module are +8V, +11V, -15V, and ground. These voltages are supplied by the 715 power supply. The module also receives positive level power OK signals from the G822 and G823 modules.

**OUTPUTS:** The outputs of the G821 module are variable 4.5V to 5.5V at 7A (maximum) (when set at 5V, regulation is ±2% with a ripple voltage of 25 mV peak-to-peak); +11V at 1.0 amp (maximum) with the same regulation as the input voltage; and -15V at 3.0 amp (maximum) with the same regulation as the input voltage.

*The 7A rating is valid only when adequate fan cooling is used. Without additional coding, the output rating is 2A (maximum). The +5V potentiometer must be rotated clockwise to obtain a higher output voltage.*

G821 Simplified Diagram

G821-1
Additional outputs include an open collector lamp driver (output pin BM1) that is turned on when the 5V power is within set limits (by rotating the voltage detection potentiometer CCW, the low voltage limit decreases) and an open collector driver (output pin BR1) that is turned on only when the 5V power is not within set limits. Voltage limits are usually set at 4.75V by the voltage detection potentiometer, while the upper voltage detection level is set at 5.5V.
The G822 module contains a voltage regulator with an over-voltage protection circuit. This module supplies the regulated -6V in the memory of the PDP-15. A sensing circuit is also included on the module to provide a memory power OK signal when the output is more negative than -6.5V.

The following are the input and output characteristics of the G822 module.

**INPUTS:** The G822 module operates on 11V input power from the 715 power supply.

**OUTPUTS:** The outputs of the G822 module are:

a. variable -5.0 to -7.0V at 1.5A. (When set at -6V, regulation is ±2% with a ripple voltage of 50 mV peak-to-peak. The potentiometer must be rotated clockwise to obtain a more negative voltage setting);

b. variable 0 to -6.0V used as the threshold voltage for the G100 module. (This voltage is nominally set at -3.8V. The potentiometer must be turned clockwise to obtain a more negative voltage setting);

c. BN1, which is a TTL output that drops to ground when the -6V output voltage is more negative than -6.5V.

---

**G822 Simplified Diagram**
The G823 module contains a temperature-compensated voltage regulator control with an over-voltage protection circuit. This module is used in conjunction with the -24V pass element (G825) to supply a regulated -24V for the memory of the PDP-15 (see illustration). A thermistor mounted on the G613 module is connected to the -24V regulator control module to provide a negative temperature coefficient for controlling the regulated -24V. For a typical setting of -24V at 25°C and with an average output current of 4A, the output voltage changes to -22.4V at 50°C and to -25V at 0°C. The over-voltage protection circuit will disconnect the output above -26V.

The following are the input and output characteristics of the G823 module.

**INPUTS:**  
The G823 module receives -30V from the 71S power supply.

**OUTPUTS:**  
The outputs of the G823 module are:

a. A variable -18V to -28V at 5.5A. When the module is set for -24V regulation, the output is ±1% with a ripple voltage of less than 50 mV peak-to-peak at full load. Rotating the potentiometer CCW provides a more negative voltage setting.

b. An open collector driver (output pin N1) that supplies a memory power OK signal when the regulator control is operating properly.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE 0.01uF, .056uF
RESISTORS ARE 1/8W, 5%
The G825 module contains the power stage of the -24V regulator, which is controlled by the -24V regulator control module G823 to supply the regulated -24V for the memory of the PDP-15. Refer to the description of the G823 module.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
RESISTORS ARE 5W, 5%
TRANSISTORS ARE DEC3790-1

-24V PASS ELEMENT G825

TRANSISTOR & DIODE CONVERSION CHART

EQUIPMENT CORPORATION

PRINTED CIRCUIT REV
The G827 module contains a level detector, three RC networks, and an open-collector driver. This module is used in the I/O processor of the PDP-15. (Refer to Engineering Drawing D-BS-KP15-0-57.) The level detector is used to detect a power-low condition in the 11V supply and sequence the memory power off. The RC networks are connected to the K303 timers to establish the timer delays, and the open-collector driver is used to energize the memory power relay in response to the memory OK signal.

Power dissipation of the G827 module is 5V at 144 mA (maximum).
The G829 module is a power connector with over-voltage, under-voltage, and over-current protection circuits. This module connects the +5V to the peripherals of the PDP-15. Combinational logic circuits are also included in the module to provide lamp driver and power OK signals when the peripheral voltages are within set levels. Rotating the voltage detection potentiometer CCW lowers the low voltage limit. The potentiometer is normally set to detect voltage below 4.75V. The input power connections to the module are made with an 8-pin mate-in-lock connector at the back of the module.

The following are the input, output, and power characteristics of the G829 module.

**INPUTS:** The inputs to the G829 module are +5V, +10V, -15V, and ground. These voltages are supplied by the 721 power supply. The module also receives positive power OK signals from associated power supplies.

**OUTPUTS:** The outputs of the G829 module are:

a. +5V at 10A (maximum) with the same regulation as the input, +10V at 2.5A (maximum) with the same regulation as the input, and -15V at 3.5A (maximum) with the same regulation as the input;
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1970 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
RESISTORS ARE 330,100W, 5%
CAPACITORS ARE .01uF, 100V, ±20%
DIODES ARE 0664
TRANSISTORS ARE 0EC30098
EI IS DEC 7401 PIN 7 ON EI = GND
PIN 14 ON EI = +5V

POWER CONNECTOR GB29
This page intentionally left blank.
The G858 module contains a level converter, an open-collector driver, and interconnecting wiring. The module is used as a Teletype connector for the PDP-15, serving as the interface between the Teletype receiver/transmitter (M706 and M707) and the Teletype. The converter changes the 0V and +30V levels received from the Teletype to 0V and +3V levels for the receiver/transmitter, and the driver provides the reader run drive current for the Teletype.

The following are the input, output, and power characteristics of the G858 module.

INPUT: Input pin M2 (the reader run in) presents 4 unit loads.
OUTPUT: Output pin E2 (the Teletype keyboard in) is capable of driving 30 unit loads.
POWER: Power dissipated in the G858 module is 5V at 12 mA and 30V at 30 mA.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
DIODES ARE D664
RESISTORS ARE 1K, 1/4W, 5%
AMP. CONN. PINS ARE #61320-1
* REMOVE AT 300 BAUD
** REMOVE & INSTALL JUMPER FOR L30
The K303 module contains three timers that are triggered by a level change from HIGH to LOW.

K303 timers provide time delays from 10 μs to 30 sec and can be interconnected to form clocks with periods covering the same intervals. Fixed or adjustable delays and frequencies are obtainable. Calibrated controls are available (K371 through K378) for mounting directly on the K303. Remote controls can also be added, if desired.

When a K303 input gate steps to zero, the uninverted output falls after a controlled interval, while the inverted output rises (see simplified illustration). The interval can be as little as 10 μs or as long as 30 sec, depending on the size of the R and C connected to pin J, P, or V. Recovery begins when the input gate rises to logic 1. A recovery time of at least 0.3 percent of the maximum delay obtainable from the capacitor is required in order to guarantee 95 percent repeat accuracy in the delay.

A positive step at the input gate resets the K303 timer outputs. If the step occurs before a timeout is complete, the timeout is terminated and no change appears at the outputs. This property is sometimes convenient for establishing a pulse repetition-rate threshold (frequency setpoint).

A built-in 2.2 nF timing capacitor assures adequate noise rejection when external capacitors are mounted several inches from the timer. Time threshold for resetting is always several percent of rated recovery time. Thus, noise rejection time increases in proportion to the size of the timing capacitor. If remote rheostats and timing capacitors are used, noise rejection is degraded. If several timing capacitors are to be switch selected, the smallest capacitor is wired near the module; and the other capacitors are switched in parallel with it.

The M002 provides 15 outputs at +3V (logic 1) on pins D2 through V2 to hold unused M-series TTL gate inputs HIGH. Up to 10 unused M-series gate inputs can be connected to any one output. If a M002 circuit is driven by a gate, the M002 circuit appears as two TTL unit loads, or 3.2 mA at ground.

Power dissipation of the M002 module is +5V at 16 mA (maximum).
IN THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT © BY DIGITAL EQUIPMENT CORPORATION.

TRANSISTOR & DIODE CONVERSION CHART

<table>
<thead>
<tr>
<th>PART</th>
<th>DESIGNATION DESCRIPTION</th>
<th>PART NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>R16 - R30</td>
<td>RES. 1KX 1/4W 10% CC</td>
<td>130142B</td>
</tr>
<tr>
<td>R1 - R15</td>
<td>RES. 3.3X 1/4W 5% CC</td>
<td>1300439</td>
</tr>
<tr>
<td>C1</td>
<td>CAP. 0.1MFD 100V 20% DISC</td>
<td>1001610</td>
</tr>
</tbody>
</table>

REFERENCE DESIGNATION DESCRIPTION PART NO.

PARTS LIST: A-PL-MO02-00
The M101 contains fifteen, two-input NAND gates. One input of each gate is tied to a common line so that all data signals on the second input of each gate can be enabled simultaneously. The M101 can also be used as inverters or a data multiplexer. All data inputs are protected from a negative or more than -0.8V.

**INPUTS:** Each data signal input presents one TTL unit load. The common line input presents fifteen unit loads.

**OUTPUTS:** Each output can drive ten unit loads.

**POWER:** +5V at 82 mA (max.)
The M103 module is used to decode the six device bits transmitted in complement pairs on a positive bus in a digital system. Selection codes are obtained by selective wiring of the bus signals to the code select inputs: D2, E2, F2, H2, J2, and K2. The M103 module also includes pulse buffering gates for the IOP signals found on the positive bus in digital systems. Two 2-input NAND gates are also provided for any additional buffering that is required.

The following are the input, output, and power characteristics of the M103 module.

**INPUTS:** All inputs that receive positive bus signals are protected from negative voltage undershoot of more than -0.8V. The following inputs each present one TTL unit load: D2; E2; F2; H2; J2; K2; H1; J1; L1; and M1. Inputs P2, R2, and S2 present 2.5 TTL unit loads. Inputs U2, L2, and N2 each present 1.25 unit loads. These inputs do not need to be tied to a source of logic 1 when they are not in use.

**OUTPUTS:** Gate outputs K1 and N1 can each drive ten TTL unit loads. Pulse buffering outputs A1, B1, C1, D1, E1, and F1 can each drive 37 TTL unit loads. The Option Select output can drive 16 TTL unit loads.

**POWER:** The power dissipation of the M103 module is +5V at 110 mA (maximum).
The M104 module has been designed specifically for controllers of PDP-15 peripherals. It is used in all controllers that make use of the API or data channel facilities in the I/O processor. It accepts a request from the controller logic at its FLAG (1) H input and synchronizes this request to the I/O SYNC H pulses issued from the I/O processor. These pulses are fed into SYNC of the M104 and immediately set the REQ flip-flop. The REQ flip-flop can be monitored through pins J2 and U2. The I/O processor responds to a request with a GRANT, and ENA is set. This flip-flop is generally used to gate any address information onto the bus; e.g., the API trap address or the word count address of the multicycle data break. The next SYNC pulse sets ENB.

The REQ flag can be reset through pin F2 (CLR RQ) by the controller logic. Pin N1 should be tied to power clear or its equivalent.

The Enabling level ENABLE IN holds REQ off if ENABLE IN arrives as a negative level. When REQ is set (if ENABLE IN is positive), ENABLE OUT goes negative; and the next peripheral on the bus receives this level as a negative ENABLE IN. In this way, the M104 establishes priorities among devices on the same API level or among devices that use the data channel. See the timing diagram for additional information.

The following are the input, output, and power characteristics of the M104 module.

**INPUTS:** The inputs are standard TTL voltages and have the following input pins and loads:

<table>
<thead>
<tr>
<th>Input Pin</th>
<th>Load (Units)</th>
</tr>
</thead>
<tbody>
<tr>
<td>H2</td>
<td>2.5</td>
</tr>
<tr>
<td>S2</td>
<td>1</td>
</tr>
<tr>
<td>H1</td>
<td>6</td>
</tr>
<tr>
<td>E2</td>
<td>3</td>
</tr>
<tr>
<td>N1</td>
<td>1</td>
</tr>
<tr>
<td>F2</td>
<td>1-1/4</td>
</tr>
<tr>
<td>K2</td>
<td>68Ω Termination</td>
</tr>
<tr>
<td>S2</td>
<td>1</td>
</tr>
</tbody>
</table>

**OUTPUTS:** The output gates can drive as follows:

<table>
<thead>
<tr>
<th>Output Pin</th>
<th>Number of Loads Pin Can Drive</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2</td>
<td>5</td>
</tr>
<tr>
<td>J2</td>
<td>8</td>
</tr>
<tr>
<td>P1</td>
<td>9</td>
</tr>
<tr>
<td>S1</td>
<td>10</td>
</tr>
<tr>
<td>E1</td>
<td>10</td>
</tr>
<tr>
<td>F1</td>
<td>10</td>
</tr>
<tr>
<td>M2</td>
<td>PDP-15 I/O Bus</td>
</tr>
<tr>
<td></td>
<td>Compatible (30 units)</td>
</tr>
<tr>
<td>J1</td>
<td>7</td>
</tr>
</tbody>
</table>

**POWER:** The power dissipation of the M104 module is 1W at 5V.
M104 Timing Diagram

*I1 is assumed to be wired to F2*
This page intentionally left blank.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01MFD, 100V, 20%
RESISTORS ARE 1/4W, 5%
E1, E4 ARE DEC7474
E2 IS DEC7400
E3 IS DEC74H40
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V

DECISION NO.
DRB 102

EQUIPMENT CORPORATION
MAYNARD MASSACHUSETTS

TRANSISTOR & DIODE CONVERSION CHART

I/O BUS MULTIPLEXER
M104
NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
The M112 module contains ten 2-input NOR gates, each performing the function \( \text{NOT} (A + B) \). Pins U1 and V1 provide +3V, and each are capable of holding HIGH (logic 1) up to 40 unused M-series inputs. Propagation delay is 22 ns (maximum).

The following are the input, output, and power characteristics of the M112 module.

**INPUT:**
Each input presents one unit load.

**OUTPUT:**
Each output can drive up to ten unit loads.

**POWER:**
The power dissipated in the M112 module is +5V at 50 mA (maximum).
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

C1, C2, C3
CAP. 0.1MFD 100V 20% DISC 10016-10

E1, E2, E3
INTEGRATED CIRCUIT, DECF702N 1909054

R2, R4
RES. 330 1/4W 5% CC 1300283

R1, R3
RES. 750 1/4W 5% CC 1501401

PARTS LIST
PART NO.

REFERENCE DESIGNATION
DESCRIPTION

A-PL-MI12-0-0

PARTS LIST

TRANSISTOR & DIODE CONVERSION CHART

TITLE
NOR GATE MI12

EQUIPMENT CORPORATION

B
CS
M112-0-1

REV
D

NOTE:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
The M113, M115, M117, and M119 modules provide general purpose gating for the M-series. They are most commonly used for decoding, comparison, and control. Each module performs the NAND function NOT (A · B - - - - - N), depending upon the number of inputs.

The modules and their descriptions are as follows:

- M113 - Ten 2-input NAND gates that also can be used as inverters;
- M115 - Eight 3-input NAND gates;
- M117 - Six 4-input NAND gates;
- M119 - Three 8-input NAND gates.

Unused inputs on any gate must be returned to a source of logic 1 for maximum noise immunity. In the M113, M117, M119, M121, M617, and M627 modules, two pins (U1 and V1) are provided as a source of +3V for noise immunity. Each pin can supply up to 40 unit loads. Modules M103, M111, and MO02 provide additional sources of logic 1 level. Typical propagation delay of these gates is 15 ns, and maximum propagation delay is 22 ns.

The following are the input, output, and power characteristics of these modules.

**INPUTS:** Each input presents one unit load.

**OUTPUTS:** Each output is capable of supplying 10 unit loads.

**POWER:** Power dissipation for the respective modules is:

- M113: 71 mA
- M115: 41 mA
- M117: 41 mA
- M119: 9 mA

+maximum current at 5V
NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V

PARTS LIST

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1 THRU E3</td>
<td>INTEGRATED Ckt. DEC7410N</td>
</tr>
<tr>
<td>C1 THRU C3</td>
<td>CAP., O.D MFD 100V 20% DISC</td>
</tr>
</tbody>
</table>

REFERENCE DESIGNATION

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A-PL-M115-0-0</td>
<td></td>
</tr>
</tbody>
</table>

 driage

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1 THRU E3</td>
<td>INTEGRATED Ckt. DEC7410N</td>
</tr>
<tr>
<td>C1 THRU C3</td>
<td>CAP., O.D MFD 100V 20% DISC</td>
</tr>
</tbody>
</table>

REFERENCE DESIGNATION

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A-PL-M115-0-0</td>
<td></td>
</tr>
</tbody>
</table>

8-3 INPUT NAND GATES M115
NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V

+5V ——— A2
NOT USED ——— B2
GND ——— C2, T1

PARTS LIST A-PL-M
REFERENCE DESIGNATION DESCRIPTION PART NO.

6-4 INPUT NAND GATES MI17
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1961 BY DIGITAL EQUIPMENT CORPORATION

NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V

E1 THRU E3 INTEGRATED Ckt. DEC7430N 1900588
R2 & R4 RES. 330 1/4W 10% CC 1500226
R1 & R3 RES. 750 1/4W 5% CC 1501440
C1 THRU C3 CAP. 0.1UF 100V 20% DISC 1001610

REFERENCE DESIGNATION DESCRIPTION PARTS LIST PART NO.

M119 3-8 INPUT NAND-GATES
The M121 module contains six AND/NOR gates that perform the function NOT (AB + DC). The exclusive OR, coincidence, and NOR functions can be performed by proper connection of signals to the AND inputs. Maximum propagation delay of an M121 gate is 22 ns.

The following are the input, output, and power characteristics of the M121 module.

**INPUTS:** Each input presents one unit load to the driving module.

**OUTPUTS:** Each output is capable of driving up to 10 unit loads.

**POWER:** Power dissipation of the M121 module is +5V at 50 mA (maximum).
The M127 module contains three general purpose AND/NOR gates that perform functions similar to the M121 module. By connecting signals to the AND inputs, these gates can be used to select and to place on a single output any of several input signals. Propagation delay of an M127 gate is 11 ns (maximum).

The following are the input, output, and power characteristics of the M127 module.

**INPUTS:** Each input presents 1.25 unit loads.

**OUTPUTS:** Each output is capable of driving 12.5 unit loads.

**POWER:** Power dissipation of the M127 module is 5V at 100 mA (maximum).
The M129 module contains four general purpose AND/NOR gates that perform functions similar to the M121 module. By connecting signals to the AND inputs, these gates can be used to select and to place on a single output any of several input signals. Propagation delay of an M129 gate is 11 ns (maximum).

The following are the input, output, and power characteristics of the M129 module.

**INPUTS:** Inputs H2, L2, N1, and V2 present 2.5 unit loads, and the remaining inputs present 1.25 unit loads.

**OUTPUTS:** Each output is capable of driving 12.5 unit loads.

**POWER:** Power dissipation of the M129 module is 5V at 50 mA (maximum).
UNLESS OTHERWISE INDICATED:
CAPACITORS ARE 0.01 MFD
IC'S ARE DEC 74H55M
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
The M133 module contains ten 2-input NAND gates, each performing the function NOT \((A \cdot B)\). The module is used for general purpose high-speed gating. Maximum output propagation delay to a logic 1 or 0 is 10 ns. The high-speed characteristic of these gates frequently solves tight timing problems in complex systems. Unused inputs on any gate must be returned to a source of logic 1 for maximum speed and noise immunity.

The following are the input, output, and power characteristics of the M133 module.

**INPUTS:** Each input presents 1.25 unit loads.

**OUTPUTS:** Each output is capable of driving 12.5 unit loads.

**POWER:** Power dissipated in the M133 module is +5V at 130 mA (maximum).
M135
NAND Gates

The M135 module contains eight high-speed 3-input NAND gates that perform the function NOT \((A \cdot B \cdot C)\). These gates are most commonly used for decoding, comparison, and control. Unused inputs on any gate must be returned to a source of logic 1 for maximum speed and immunity. Propagation delay of an M135 gate is 10 ns (maximum).

The following are the input, output, and power characteristics of the M135 module.

**INPUTS:** Each input presents 1.25 unit loads.

**OUTPUTS:** Each output is capable of driving 12.5 unit loads.

**POWER:** Power dissipated in the M135 module is 5V at 90 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1919 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
- IC'S ARE DEC74H10
- PIN 7 ON EACH IC = GND
- PIN 4 ON EACH IC = +5V
- CAPACITORS ARE 0.1 MFD 50V

DIAGRAM DESCRIPTION:

- A1, A2: 68MFD 35V
- B1: +5V
- C1: GND
- D1: E1
- E1: 7
- F1: 5
- H1: 3
- J1: 6
- K1: 4
- L1: 5
- M1: 8
- N1: 10
- P1: 3
- R1: 4
- S1: 5
- T1: U1
- U1: 2
- V1: 1

TRANSISTOR & DIODE CONVERSION CHART:

TITLE: 3 INPUT NAND GATE M135

DIGITAL EQUIPMENT CORPORATION

PRINTED CIRCUIT REV A
The M139 module contains three high-speed 8-input NAND gates that perform the NAND function NOT ($A \cdot B \ldots N$), depending on the number of inputs. These gates are most commonly used for decoding, comparison, and control. Unused inputs on any gate must be returned to a source of logic 1 for maximum speed and noise immunity. Propagation delay of an M139 gate is 10 ns (maximum).

The following are the input, output, and power characteristics of the M139 module.

**INPUTS:**
- Each input presents 1.25 unit loads.

**OUTPUTS:**
- Each output is capable of driving 12.5 unit loads.

**POWER:**
- Power dissipated in the M139 module is 5V at 40 mA (maximum).
UNLESS OTHERWISE INDICATED:
IC'S ARE DEC1074H30
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
CAPACITORS ARE .01 MFD, 100V, 20%
RESISTORS ARE 1/4W, 5%
The M149 module contains two sets of nine open-collector NAND gates. The NAND gates are OR wired together onto nine output pins having the standard TTL output levels. Each set of NAND gates is connected to operate in conjunction with a separate enable gate. The M149 module is used to gate desired signals onto an open-collector bus. (Refer to Engineering Drawings D-BS-KP15-0-38 through D-BS-KP15-0-43, and D-BS-KP15-0-60 through D-BS-KP15-0-62).

The following are the input, output, and power characteristics of the M149 module.

**INPUTS:**  Each input presents 1 unit load.

**OUTPUTS:**  Gate outputs are all open-collector and can sink 16 mA (maximum). The pulse amplifier output is capable of driving 10 unit loads.

**POWER:**  Power dissipation of the M149 module is 5V at 130 mA (maximum).
The M159 4-Bit Arithmetic Logic Unit (ALU) module contains a single DEC74181 integrated circuit. Nine of these ALU modules are used in the FP15 Floating-Point Processor to perform 36-bit arithmetic and logic operations, as shown on D-BS-FP15-0-19 through -28 of the FP15 drawings.

The integrated circuit is capable of performing 16 4-bit arithmetic operations when the MODE control and CN inputs are low and 16 logic functions when the MODE control input is high. The functions are selected by applying combinations of function select inputs S0 through S3. For FP15 applications, the function select and MODE control inputs are generated by the adder control logic shown on D-BS-FP15-0-33 of the FP15 drawings.

Only two arithmetic operations, A plus B and A minus B minus 1, are selected. Five logic functions, A, -A, B, -B, and logical 0, are performed. The combined ALU truth table for FP15 arithmetic operations and logic functions is listed as follows:

<table>
<thead>
<tr>
<th>MODE Control</th>
<th>Function Select Inputs</th>
<th>Output Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1 0 0 1</td>
<td>A plus B (arithmetic operation)</td>
</tr>
<tr>
<td>0</td>
<td>0 1 1 0</td>
<td>A minus B minus 1 (arithmetic operation)</td>
</tr>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td>A (logic function)</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 0</td>
<td>-A (logic function)</td>
</tr>
<tr>
<td>1</td>
<td>1 1 0 1</td>
<td>B (logic function)</td>
</tr>
<tr>
<td>1</td>
<td>0 1 0 1</td>
<td>-B (logic function)</td>
</tr>
<tr>
<td>1</td>
<td>0 0 1 1</td>
<td>Logical 0 (logic function)</td>
</tr>
</tbody>
</table>

In addition, a comparator output, A=B, is provided when the four A inputs are equal to the four B inputs. A full carry look ahead capability is provided for fast, simultaneous carry generation.

**INPUTS:** Each input presents 1 unit load.

**OUTPUTS:** All outputs are capable of driving 10 unit loads.

**POWER:**
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCuits ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1970 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01 UF, 100V, 20%
IC IS A DEC74181

+5V

L1 1
S1 2
R1 3
P1 4
N1 5
M1 6
T2 7
S2 8
L2 18
M2 19
K1 20
J1 21
H1 22
F1 23
A1 3

24

B0 17
A0 16
S2 15
S1 14
S0 13
Cn-4 12
P 11
E1 10
F2 9
F0 8

+5V,A2

C2,T1

68UF

35V

A

B

C

D
The M161 is a functional decoding module that can be used as a binary-to-octal or binary-coded decimal-(8421 or 2421 codes)-to-decimal decoder. In the binary-to-octal configuration, up to eight M161s can be linked together to provide decoding of up to six bits. Three ENABLE inputs are provided for selective enabling of modules in decoders of more than one digit. In the octal mode, the bit 2* input is connected to ground, which automatically inhibits the 8 and 9 outputs. Connections for a 5-bit binary/octet (4 modules) are shown in DEC’s Digital Logic Handbook, 1970 edition. The figure assumes that the inputs to the decoder are the outputs of flip-flops such as FF2° (1), 1 output side; and FF2° (0), 0 output side.

M161 Simplified Diagram

The propagation delay through the decoder is typically 55 ns in the binary-to-octal mode and 75 ns in the BCD-to-decimal mode. The maximum delay in the BCD-to-decimal mode is 120 ns, thereby frequency-limiting this module to 8 MHz when used in this fashion. The ENABLE inputs can be used to strobe output data, if inputs 2° - 2* have settled at least 50 ns prior to the input pulse.

*The 2-bit input may be of decimal value 2, 4, 6, or 8 if illegal combinations are inhibited before connections to the inputs, and the 4-2-1 part of the code is in binary.
The following are the input, output, and power characteristics of the M161 module.

**INPUTS:** The inputs to the M161 are: $2^0$ through $2^*$, 1 unit load each; ENABLE 1 through ENABLE 3, 2 unit loads each.

**OUTPUTS:** Each positive output is capable of driving 10 unit loads, and each negative output is capable of driving 9 unit loads.

**POWER:** Power dissipation of the M161 module is 5V at 120 mA (maximum).

*The 2-bit input may be of decimal value 2, 4, 6, or 8 if illegal combinations are inhibited before connections to the inputs, and the 4-2-1 part of the code is in binary.*
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly. Copyright 1987 by Digital Equipment Corporation.
The M162 module is a parity detector and contains two parity circuits. Each circuit indicates whether the binary data presented to it contains an odd or even number of 1s. The requirements of the data and its complement are shown in the illustration.

Indication of odd parity is given by a HIGH level at pins K1 and U2. Pins L1 and V2, when HIGH, indicate even parity or no input.

The following are the input, output, and power characteristics of the M162 module.

**INPUTS:** Each input presents four unit loads.

**OUTPUTS:** Pins L1 and V2 can each supply up to ten unit loads. Pin K1 and U2 can each supply up to six unit loads.

**POWER:** Power dissipation of the M162 module is +5V at 102 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1967 BY DIGITAL EQUIPMENT CORPORATION.

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01 MFD
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = 5V
E1, E2, E4, E5, E6, E7, E8, E10 & E11 ARE DEC7420N
E3 & E9 ARE DEC7430N

PARTS LIST IS A-PL-M162-0-0
The M164 module contains a 6-bit conditional sum adder. Three of these modules are connected in tandem to form the 18-bit adder used in the central processor of the PDP-15. (Refer to Engineering Drawings D-BS-KP15-O-1 through D-BS-KP15-O-18.) The adder can generate an 18-bit sum in 82 ns. This high speed is available because there is no carry propagated from one adder module to the next. Instead of having the carry propagated from module to module, which takes 48 ns per module, each 6-bit sum is performed twice simultaneously (see illustration). One sum, CA (carry anticipated), is formed without a carry inserted, while the other sum, NCA (no carry anticipated), is formed without a carry inserted. Combinational logic in each adder module
provides the control inputs SCA (select carry anticipated) or SNCA (select no carry anticipated) to the module handling the next six most significant bits. The sum from the first adder module during normal addition is always a sum without a carry inserted because the combinational logic is strapped to select the adder that has no carry inserted.

The following are the input, output, and power characteristics of the M164 module.

**INPUTS:** The M164 adder module is unbuffered; and all inputs must, therefore, remain stable for the entire add cycle. The following list shows all input connections and the TTL unit loading they present:

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Loading</th>
<th>True I</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>E1</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B0</td>
<td>D2</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>A1</td>
<td>F2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B1</td>
<td>H2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>A2</td>
<td>J2</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B2</td>
<td>K2</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>A3</td>
<td>L2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B3</td>
<td>R2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>A4</td>
<td>S2</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B4</td>
<td>T2</td>
<td>2.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>A5</td>
<td>U2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>B5</td>
<td>V2</td>
<td>8.0</td>
<td>+2.0</td>
</tr>
<tr>
<td>CA</td>
<td>L1</td>
<td>2.5</td>
<td>+2.0</td>
</tr>
<tr>
<td>SCA</td>
<td>M2</td>
<td>2.5</td>
<td>+2.0</td>
</tr>
<tr>
<td>SNCA</td>
<td>N2</td>
<td>2.5</td>
<td>+2.0</td>
</tr>
<tr>
<td>NCA</td>
<td>P2</td>
<td>2.5</td>
<td>+2.0</td>
</tr>
</tbody>
</table>

**OUTPUTS:** The M164 adder module generates a 6-bit sum in 78 ns and a carry in 42 ns. All output connections and TTL driving capabilities are shown below.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Drive</th>
<th>True I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Σ 0</td>
<td>B1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>Σ 1</td>
<td>A1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>Σ 2</td>
<td>S1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>Σ 3</td>
<td>C1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>Σ 4</td>
<td>V1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>Σ 5</td>
<td>U1</td>
<td>12.5</td>
<td>0.4</td>
</tr>
<tr>
<td>SNCA</td>
<td>J1</td>
<td>5.0</td>
<td>2.4</td>
</tr>
<tr>
<td>SCA</td>
<td>M1</td>
<td>5.0</td>
<td>2.4</td>
</tr>
<tr>
<td>CA</td>
<td>E2</td>
<td>5.0</td>
<td>0.4</td>
</tr>
<tr>
<td>NCA</td>
<td>D1</td>
<td>5.0</td>
<td>0.4</td>
</tr>
</tbody>
</table>

**POWER:** Power dissipated in the M164 module is 5V at 118 mA (maximum).
THIS SCHEMATIC IS FL.
ONLY FOR TEST AND MAINTENANCE PURPOSES. THE
CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.
COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION.

CONTROL OUTPUTS
UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01MF;
RESISTORS ARE 1/4W, 5%.
PIN 7 ON EACH IC (EXCEPT DEC7482N'S) = GND
PIN 14 ON EACH IC (EXCEPT DEC7482N'S) = +5V
E1, E2, E3, E5, E6, E9, E10 ARE DEC7488N
E3, E4, E7, E11 ARE DEC74H50N
E8 IS DEC74H52N.

CONTROL OUTPUTS
UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01MF.
RESISTORS ARE 1/4W, 5%.
PIN 7 ON EACH IC (EXCEPT DEC7482N'S) = GND
PIN 14 ON EACH IC (EXCEPT DEC7482N'S) = +5V
E1, E2, E3, E5, E6, E9, E10 ARE DEC7488N
E3, E4, E7, E11 ARE DEC74H50N
E8 IS DEC74H52N.

ADDERS
OUTPUT DRIVE (UNIT LOADS): A1, A2, A3, A4, A5
INPUT LOADS (UNIT): A1, A2, A3, A4, A5
CARRY SELECT: 5.0
A1, A2, A3, A4: 8
CARRY SELECT: 5.0
A0, A2, A4: 8
A5, A6: 8
OUTPUT SELECT: 2.5
A0, A2, A4, A5: 8

TRANSISTOR & DIODE CONVERSION CHART

DIGITAL EQUIPMENT CORPORATION

6 BIT ADDER M164

NOTE: This schematic is for test and maintenance purposes only. The circuits are proprietary in nature and should be treated accordingly. Copyright 1969 by Digital Equipment Corporation.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1970 BY DIGITAL EQUIPMENT CORPORATION.

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE 0.01U, 100V, 20%
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
E1, E2, E4, E5, E6, E7, E8, E9, E10, E11, ARE DEC74H20N
E3, E9, E11 ARE DEC74H30N
USE M68 ETCH BOARD

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>E1</td>
</tr>
<tr>
<td></td>
<td>E2</td>
</tr>
<tr>
<td></td>
<td>E3</td>
</tr>
<tr>
<td></td>
<td>E4</td>
</tr>
<tr>
<td></td>
<td>E5</td>
</tr>
<tr>
<td></td>
<td>E6</td>
</tr>
<tr>
<td></td>
<td>E7</td>
</tr>
<tr>
<td></td>
<td>E8</td>
</tr>
<tr>
<td></td>
<td>E9</td>
</tr>
<tr>
<td></td>
<td>E10</td>
</tr>
<tr>
<td></td>
<td>E11</td>
</tr>
<tr>
<td></td>
<td>E12</td>
</tr>
<tr>
<td></td>
<td>E13</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TRANSISTOR &amp; DIODE CONVERSION CHART</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC</td>
</tr>
<tr>
<td>-----</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TITLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIGITAL PARITY CIRCUIT M182</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DEPARTMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQUIPMENT</td>
</tr>
<tr>
<td>CORPORATION</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PRINTED CIRCUIT REV.</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIST. 354.034.425</td>
<td>3</td>
</tr>
</tbody>
</table>
This schematic is for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

Copyright 1969 by Digital Equipment Corporation.

Control Outputs

Unless otherwise indicated:

Capacitors are 0.01 MFD
Resistors are 1/4W; 5%
Pin 7 on each IC (except DECT7422N's) = GND
Pin 4 on each IC (except DECT7422N's) = +5V
E1, E2, E5, E6, E9, E10 are DECT7422N
E3, E4, E7, E11 are DECT7412N
E8 is DECT7422N

Control Outputs

Input Loads (Unit)

Output Drive (Unit Loads)

Output Select: 2.5

CARRY SELECT: 5.0

S0 = R + S1 = 12.5

A0, A2, A5 = 1

B0, B3, B5 = 0

A0, A2, A5 = 2

A0, A2, A5 = 2

OUTPUT SELECT: 2.5

6 Bit Adder M164
M191 Carry Look-Ahead Generator

The M191 Carry Look-Ahead Generator, consisting of two DEC 74182 integrated circuits, is a high-speed generator capable of anticipating a carry through a group of ALUs. A 13-ns delay occurs for each look-ahead level.

**Input Voltage:** 5.5 volts (with respect to network grand terminal).

**Supply Voltage:** 4.75 – 5.25 (5 v. nominal)

**Normalized Fan Out from Each Output:**
- High logic level 20
- Low logic level 10

Each carry look-ahead circuit in the M191 is associated with four ALUs (16 bits). The M191, when used in conjunction with the M159 ALU, provides carry, generate-carry, and propagate-carry functions for 36-bit words. Each circuit generates the anticipated carry through its respective group of ALUs, as well as providing a Generate (G) and Propagate (P) input to a third carry look-ahead circuit associated with the last ALU; hence, the term full-carry look-ahead in three levels (36 bits).

Depending on the selected function of the ALUs, the carry look-ahead circuitry determines whether a carry will be propagated through the particular ALU, or whether the selected function will generate a carry. If a carry is produced, it is directed into the next ALU in line. This sequence is continued for each of the four ALUs in the section. The carry look-ahead circuitry then "looks" at the G and P signals of all four ALUs and determines whether a carry should be inserted into the next four ALUs and into the third level of carry look-ahead. This process is continued for the second section of ALUs (next 16 bits). Finally, the third level of carry look-ahead determines whether a carry should be inserted into the final ALU by examining the resulting G and P inputs of the other two look-ahead circuits.

The truth table for the first-stage carry is as follows:

<table>
<thead>
<tr>
<th>P00</th>
<th>G00</th>
<th>C_{N00}</th>
<th>C_{N+X}</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
</tbody>
</table>
True Carry Insert = Low

<table>
<thead>
<tr>
<th>P00</th>
<th>G00</th>
<th>C_{N00}</th>
<th>C_{N+X}</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

The following are the logic equations for a carry look-ahead stage:

\[
C_{N01} = C_{N00} \cdot G_0 + G_0 \cdot P_0
\]

\[
C_{N02} = G_1 \cdot P_1 + P_0 \cdot G_0 + G_1 \cdot G_0 \cdot C_N
\]

\[
C_{N03} = P_2 \cdot G_2 + G_1 \cdot G_2 \cdot P_1 + G_0 + G_1 \cdot G_2 \cdot P_0 + G_0 \cdot G_1 \cdot G_2 \cdot C_N
\]

\[
G_{G00} = P_3 \cdot G_3 + P_2 \cdot G_3 \cdot G_2 \cdot P_1 + P_1 \cdot G_3 \cdot G_2 \cdot G_1 + G_3 \cdot G_2 \cdot G_1 \cdot G_0
\]

\[
P{P00} = P_3 + P_2 + P_1 + P_0
\]

where

\[
C_{NXX} = \text{True L}
\]

\[
G{XX} = \text{True H}
\]

\[
P{XX} = \text{True H}
\]

\[
G{GXX} = \text{True H}
\]

\[
P{PXX} = \text{True H}
\]

M191 Carry Look-Ahead Generator
36-Bit ALU, Full-Carry Look-Ahead in Three Levels

This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly. Copyright 1970 by Digital Equipment Corporation.

Unless otherwise indicated:
- E1, E2 are DEC74182
- Pin B = GND on E1, E2
- Capacitors are ±0.1µF, 100V, 20%

M159-ALU'S

M191-3
The M205 module contains five separate D-type flip-flops. Each flip-flop has independent DATA, CLOCK, SET, and CLEAR inputs. Information must be present on the DATA input 20 ns (maximum) before the CLOCK pulse, and the information should remain at the input at least 5 ns (maximum) after the CLOCK pulse has passed the threshold voltage. Data transferred into the flip-flop by the previous CLOCK pulse will be present on the 1 output of the flip-flop. Typical time duration of the CLOCK pulse preset and reset pulses is 30 ns each. Maximum delay through the flip-flop is 50 ns. Refer to the M206 description for additional details.

The following are the input, output, and power characteristics of the M205 module.

**INPUTS:**
- D inputs present 1 unit load each.
- C inputs present 2 unit loads each.
- SET inputs present 2 unit loads each.
- CLEAR inputs present 3 unit loads each.

**OUTPUTS:**
- Each output (0 and 1) is capable of driving 10 unit loads. Two +3V supplies (U1 and V1), capable of 25 unit loads, are available.

**POWER:**
- Power dissipation of the M205 module is +5V at 55 mA (average), 100 mA (maximum).
The M206 contains six separate D-Type flip-flops. Each flip-flop has independently gated DATA, CLOCK, and dc SET inputs.

Provision is made on the printed circuit board for changing the configuration of the two CLEAR lines to the flip-flops. All M206 modules are supplied with the 3-3 configuration, but the grouping can be changed as follows:

<table>
<thead>
<tr>
<th>Configuration</th>
<th>CLEAR 1 (A1)</th>
<th>CLEAR 2 (K2)</th>
<th>Delete Jumper</th>
<th>Add Jumper</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-3</td>
<td>FFO, 1, &amp; 2</td>
<td>FF3, 4, &amp; 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-2</td>
<td>FFO &amp; 1</td>
<td>FF2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF2</td>
</tr>
<tr>
<td>5-1</td>
<td>FFO</td>
<td>FF1, 2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF1</td>
</tr>
</tbody>
</table>

Information must be present on the D input 20 ns (maximum) prior to a standard CLOCK pulse and should remain at the input at least 5 ns (maximum) after the CLOCK pulse leading edge has passed the threshold voltage. Data transferred into the flip-flop is stable at the output within 50 ns (maximum). Typical width requirement for the CLOCK, dc RESET, and dc SET pulses is 30 ns each.

Information present on the D input is transferred to the output when the threshold is reached on the leading (positive-going voltage) edge of the CLOCK pulse.

The following are the input, output, and power characteristics of the M206 module.

**INPUTS:** D inputs present 1 unit load each. C inputs present 2 unit loads each. CLEAR lines present 3 unit loads per connected flip-flop. S inputs present 2 unit loads each.

**OUTPUTS:** Each output is capable of driving 10 unit loads.

**POWER:** Power dissipation of the M206 module is +5V at 87 mA (maximum).

A common clear for all six flip-flops can be obtained by externally wiring pins A1 and K2 together.

**CAUTION**
The loading of each CLEAR line is calculated on the basis of 3 unit loads per flip-flop. For example, the 4-2 configuration results in 12 unit loads at input K2 and 6 unit loads at input A1.
The M207 Flip-Flop module contains six J-K type flip-flops that can be used as buffers, control flops, shift registers, and counters. A truth table for clocked set and reset conditions is shown below:

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Initial State</td>
</tr>
<tr>
<td></td>
<td>C</td>
</tr>
<tr>
<td>H→L</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>H</td>
</tr>
</tbody>
</table>

Note that when both inputs are high, the flip-flop complements on each clock pulse.

Application of a low level to an R input for at least 30 ns unconditionally resets the flip-flop. Two CLEAR inputs are provided with jumper terminals for optional clearing in groups of 3 and 3 (standard), 4 and 2, 5 and 1, or 6 and 0.

J and K inputs must be stable during the leading-edge threshold of the standard clock input, and must remain stable during the positive state of the clock. Data transferred into the flop will be stable at the output within 30 ns (typical) of the clock pulse trailing-edge threshold (negative-going voltage).

Provision is made on the printed circuit board for changing the configuration of the two CLEAR lines to the flip-flops. All M207 modules are supplied with the standard 3-3 configuration but the grouping can be changed as follows:

<table>
<thead>
<tr>
<th>Clear Grouping</th>
<th>Clear 1 (A1)</th>
<th>Clear 2 (K2)</th>
<th>Delete Jumper</th>
<th>Add Jumper</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-3</td>
<td>FF0,FF1,FF2</td>
<td>FF3,FF4,FF5</td>
<td>FF1-FF2</td>
<td>K2-FF2</td>
</tr>
<tr>
<td>4-2</td>
<td>FF0,FF1</td>
<td>FF2,FF3,FF4, FF5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-1</td>
<td>FF0</td>
<td>FF1,FF2,FF3, FF4 and FF5</td>
<td>A1-FF1</td>
<td>K2-FF1</td>
</tr>
</tbody>
</table>
**INPUTS:**

Input characteristics are as follows:
- J and K inputs present one unit load
- C inputs present two unit loads.
- CLEAR inputs present two unit loads per connected flip-flop.

**OUTPUTS:**

Each output is capable of driving 10 unit loads.

**POWER:**

+5V, 96 mA (max.)
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

NOTES:
PIN 4 ON EACH IC = +5V
PIN 11 ON EACH IC = GND
----- INDICATES JUMPER
JUMPER CAN BE INSTALLED BY CUSTOMER BETWEEN FF2 & K2,
AND BETWEEN FF1 & K2

REFERENCES DESIGNATION DESCRIPTION PART NO.

PARTS LIST

BEGIN BY DRAWING

END BY DRAWING

DRAWN BY

CHECKED BY

PRINTED CIRCUIT REV.

EQUIPMENT SIZE CODE NUMBER

LICENSED TO

PRINTED CIRCUIT BOARD

DATE 5-27-67

DATE 5-27-67
The M211 is a 6-bit binary UP/DOWN counter. It can switch counting mode (UP or DOWN) without disturbing the contents of the counter. Maximum count rate is 10 MHz. SET/RESET inputs are available for each bit. Maximum carry propagation time is 80 ns per bit.

**ENABLE LINE:**

The Enable input must be negated 100 nsec prior to an UP/DOWN level command.

The Enable input must not be negated earlier than 500 nsec after the leading edge (positive going voltage) of the clock pulse.

The Enable input must be asserted at least 60 nsec prior to the first count.

**UP/DOWN Control Line:**

A logical 1 on this line will yield an up count. A logical 0 on this line will yield a down count.

**CARRY OUT:**

The Carry Out will yield a positive level change whenever a carry or borrow occurs.

**INPUTS:**

Count In — positive transition or pulse with less than 400 nsec risetime. Count In presents 2 unit loads. Reset — Each reset input presents 3 unit loads. Set — Each set input presents 2 units loads. All other inputs present 1 unit load.

**OUTPUTS:**

Each flip-flop output (1 or 0) can drive 8 unit loads. Carry Out can drive 10 unit loads. Each inverter output can drive 30 unit loads.

**POWER:**

+5.0V, 217 mA (max.)
NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
DEC7451N MAY BE USED IN PLACE OF DEC7450N

PARTS LIST

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>DESCRIPTION</th>
<th>REFERENCE DESIGNATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRANSISTOR &amp; DIODE CONVERSION CHART</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STYLE</td>
<td>BINARY UP/DOWN COUNTER M211</td>
<td></td>
</tr>
<tr>
<td>PART NO.</td>
<td>A-P-L-211-0-0</td>
<td></td>
</tr>
</tbody>
</table>

E1 INTEGRATED CFT. DEC7440N 1905579
E2 INTEGRATED CFT. DEC7400N 1905575
E2,4,5,6,7,8,10,11 INTEGRATED CFT. DEC7450N 1905580
E1,6,9 INTEGRATED CFT. DEC7474N 1905547
R1 RES. 3.9K 1/4W 5% CC 1304039
R1 RES. 7.5K 1/4W 5% CC 1301422
C1 THRU C11 CAP. 100V 20% DISC 1301010

This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly. Copyright 1967 by Digital Equipment Corporation.
The M212 module is an internally-connected left/right shift register/buffer that consists of six edge-triggered D-type flip-flops. The M212 features parallel selection and loading of either of two independent 6-bit sources, or serial loading and shifting of data in either the left or right direction.

All operations of this register, with the exception of clear, are effected by the leading edge of a positive pulse applied at pin C1. Four function enable inputs define the module operation. The enable inputs are: ENABLE RIGHT SHIFT, ENABLE LEFT SHIFT, ENABLE INPUT A, and ENABLE INPUT B.

**INPUTS:**

<table>
<thead>
<tr>
<th>Description</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data inputs present one unit load, logic 1 is +2.8V, or greater, logic 0 is +0.8V, or less.</td>
<td></td>
</tr>
<tr>
<td>Enable inputs present six unit loads, logic 1 is +2.8V, or greater, logic 0 is +0.8V or less.</td>
<td></td>
</tr>
<tr>
<td>Data and enable inputs must be stable at the gate inputs 50 ns before the clock threshold is attained.</td>
<td></td>
</tr>
<tr>
<td>Assertion of the clock input is a transition from 0 to +3.0V. The clock input presents 12 unit loads.</td>
<td></td>
</tr>
<tr>
<td>A direct clear input at pin B1 resets all flip-flops. A +3.0 to 0V transition at least 30 ns duration is required. The direct clear input presents 12 unit loads.</td>
<td></td>
</tr>
</tbody>
</table>

**OUTPUTS:**

Both the 0 and 1 output of each flip-flop are brought to output pins. Data transferred into each flip-flop will be stable at the output within 50 ns of the leading edge of the clock pulse.

Each 0 output will drive 10 unit loads. Each 1 output will drive 8 unit loads.

**POWER:**

+5V, 145 mA (max.)
The M214 module contains a 6-bit adder and a 6-bit storage register with input gating logic. Three of these modules are connected in tandem to form the 18-bit data storage register (DSR) used in the I/O processor of the PDP-15. (Refer to Engineering Drawings D-BS-KD15-0-1 through D-BS-KD15-0-3.) The register is used for exchanging data between memory and I/O devices. Input gating logic is included in the module for strobing the memory data lines (MDL), I/O buffer (IOB), and the I/O address (IOA) into the register.

The following are the input, output, and power characteristics of the M214 module.

**INPUTS:** The following list shows all input connections and the TTL unit loading they present:

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Loading</th>
</tr>
</thead>
<tbody>
<tr>
<td>CARRY-IN</td>
<td>U1</td>
<td>4</td>
</tr>
<tr>
<td>IOA to DSR</td>
<td>R2</td>
<td>6</td>
</tr>
<tr>
<td>IOB to DSR</td>
<td>R1</td>
<td>6</td>
</tr>
<tr>
<td>MDL to DSR</td>
<td>H1</td>
<td>6</td>
</tr>
<tr>
<td>DSR to DSR</td>
<td>M2</td>
<td>6</td>
</tr>
<tr>
<td>IOA</td>
<td>B2, C1, K2, J1, P2, P1 1 each</td>
<td></td>
</tr>
<tr>
<td>IOB</td>
<td>H2, F2, L2, L1, S2, T2 1 each</td>
<td></td>
</tr>
<tr>
<td>MDL</td>
<td>A1, D2, J2, F1, N2, N1 1 each</td>
<td></td>
</tr>
<tr>
<td>STROBE</td>
<td>V2</td>
<td>6</td>
</tr>
</tbody>
</table>

**OUTPUTS:** Each DSR output (pins E2, E1, K1, M1, U2, and V1) is capable of driving 9 unit loads, and the CARRY OUTPUT (pin D1) is capable of driving 5 unit loads. The STROBE pulse should occur at least 100 ns after the CARRY-IN and the input data have stabilized. DSR outputs should occur 50 ns (maximum) after the module is strobed.

**POWER:** Power dissipation of the M214 module is 5V at 280 mA (maximum).
The M216 module contains six separate D-type flip-flops with independent DATA-SET and CLOCK inputs. The CLEAR inputs to these flip-flops are connected to two clear input lines (three flip-flops to each line).

Data must be present on the D input 20 ns (maximum) before the CLOCK pulse and should remain at the input at least 5 ns (maximum) after the CLOCK pulse leading edge has passed the threshold voltage. Data transferred into the flip-flop is stable at the output within 50 ns (maximum). Typical width requirements for the CLOCK and dc RESET pulses are 30 ns each.

Data present on the D input is transferred to the output when the threshold is reached on the leading (positive-going voltage) edge of the CLOCK pulse.

The following are the input, output, and power characteristics of the M216 module.

**INPUTS:**
- D inputs present 1 unit load each.
- C inputs present 2 unit loads each.
- CLEAR inputs present 3 unit loads per connected flip-flop.
- SET inputs present 2 unit loads each.

**OUTPUTS:**
- Each output is capable of driving 10 unit loads.

**POWER:**
- Power dissipation of the M216 module is 5V at 87 mA (maximum).

A common clear line for all six flip-flops can be obtained by externally wiring pins A1 and K2 together.

**CAUTION**
The loading of each CLEAR line is calculated on the basis of 3 unit loads per flip-flop.
NOTES:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
The M218 module contains a 9-bit storage register with input gating and shifting logic. Two M218 modules are used in the PDP-15 central processor equipped with the EAE option to form the 18-bit MQ register. (Refer to Engineering Drawings D-BS-KE15-0-1 and D-BS-KE15-0-2.) This register extends the AC shifter (M227), facilitating high-speed arithmetic operations (shifting, normalizing, division, and multiplication) and double-precision results.

The following are the input, output, and power characteristics of the M218 module.

**INPUTS:** All inputs but the CLOCK input present 1.25 TTL unit loads. The CLOCK input presents 18 unit loads.

**OUTPUTS:** Each output is capable of driving 10 TTL unit loads.

**POWER:** Power dissipation of the M218 module is 5V at 310 mA (maximum).
UNLESS OTHERWISE INDICATED

DEVICES ARE SIP CERAMIC
SMD, CC, DO-214AC
一切都由此积累

PIN 1 ON EACH IC

PIN 1 ON EACH IC

C15S ARE IDENTIFIED
The M219 module contains a 7-bit synchronous step counter with input gating and EAE control logic. One of these modules is used in the PDP-15 central processor equipped with the EAE option. (Refer to Engineering Drawing D-BS-KE15-0-3.)

The following are the input, output, and power characteristics of the M219 module.

**INPUTS AND OUTPUTS:** Both inputs and outputs are standard TTL levels.

**POWER:** Power dissipated in the M219 module is 5V at 540 mA (maximum).
The M223 module contains two 4-bit registers with input gating logic. Five of these modules are used to form the 18-bit memory buffer (MB) register and the 13-bit memory address (MA) register that are used in each memory bank of the PDP-15. (Refer to Engineering Drawings D-BS-MM15-0-3 through D-BS-MM15-0-5.) The MA register receives the memory cell address from the central processor or the I/O processor and selects a specific core location. The data or instruction word to be read from or written into the specified core location travels through the MB register to or from the central processor and the I/O processor.

The following are the input, output, and power characteristics of the M223 module.

**INPUTS:** All input connections and the TTL unit loading they present are shown below.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Loading</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDL</td>
<td>D2, E2, F2, H2</td>
<td>1 each</td>
</tr>
<tr>
<td>MB LOAD</td>
<td>J1</td>
<td>8</td>
</tr>
<tr>
<td>MB CLEAR</td>
<td>J2</td>
<td>12</td>
</tr>
<tr>
<td>MA LOAD</td>
<td>P1</td>
<td>4</td>
</tr>
<tr>
<td>MA HOLD</td>
<td>P2</td>
<td>4</td>
</tr>
<tr>
<td>SA (MB D SET)</td>
<td>K2, L2, M2, N2</td>
<td>2 each</td>
</tr>
</tbody>
</table>

**OUTPUTS:** Each MB output (pins K1, L1, M1, and N1) is capable of driving 9 unit loads. Each MA output (pins R1, R2, S1, S2, U1, U2, V1, and V2) is capable of driving 10 unit loads.

**POWER:** Power dissipation of the M223 module is 5V at 175 mA (maximum).
The M226 module contains seven storage flip-flops providing 1 bit of storage for each of the following registers:

1. Data Switch (DS)
2. Index (XR)
3. Memory Address (MA)
4. Limit (LR)
5. Program Counter (PC)
6. Output Buffer to Memory (MO)
7. Memory Input (MI)

Eighteen M226 modules are used to form the registers in the central processor of the PDP-15. The registers require an 18-bit capacity. (Refer to Engineering Drawings D-BS-KP15-0-1 through D-BS-KP15-0-18.) Mixer-type logic for A bus, B bus, C bus, and I bus gating is also included on the M226 module.

The following are the input, output, and power characteristics of the M226 module.

**INPUTS AND OUTPUTS:** Inputs and outputs are standard TTL levels except for pin BM1, which is an open-collector output capable of sinking 16 mA (maximum).

**POWER:** Power dissipation of the M226 module is 5V at 260 mA (maximum).
The M227 module contains 9 bits of the accumulator with input gating and shifting logic. Two of these modules are used in the central processor of the PDP-15 to form the 18-bit accumulator (AC) shift register. (Refer to Engineering Drawings D-BS-KP15-0-1 through D-BS-KP15-0-18.) The register is used for manipulating data and temporarily storing results of arithmetic/logical operations.

The following are the input, output, and power characteristics of the M227 module.

**INPUTS:** All inputs but the CLOCK input present 1.25 TTL unit loads. The CLOCK input presents 18 unit loads.

**OUTPUTS:** Each output is capable of driving 10 TTL unit loads.

**POWER:** Power dissipation of the M227 module is 5V at 420 mA (maximum).
The M238 Synchronous Up/Down Counter consists of two DEC74193 4-bit synchronous up/down counter integrated circuits. The M238 is used in the EPA, DIR, and DAR registers of the FP15 Floating-Point Processor, where the counters are connected to provide eight bit counting capability.

Synchronous operations is provided by clocking all flip-flops in the counter simultaneously so that the outputs change in coincidence with each other. The flip-flops are master-slave flip-flops and the outputs are triggered by a positive-going transition of either of two clock inputs. One clock input is designated U (up count) and the other is designated D (down count). The direction of counting is determined by pulsing one clock input while the opposite clock input is kept high.

The outputs of the flip-flops may be preset to any state by entering the data at the data inputs while the load input (L) is low. The output will change to reflect the input, regardless of the clock pulses. The clear input is provided to clear all flip-flops, independent of the clock and load inputs.

Both the borrow and carry outputs are available for cascading the up-counting and down-counting operations. When counter underflow occurs, the borrow output produces the same width pulse as the down-count input. When counter overflow occurs, the carry output produces the same width pulse as the up-count input. Cascading is accomplished by applying the borrow and carry inputs to the down-count and up-count inputs of the next counter.

In the example of the DIR register, the UPCOUNT input is inhibited by +3V, indicating that the DIR can only be decremented.
The M240 module contains six R-S-type flip-flops. Each flip-flop consists of two NAND gates with cross-coupled outputs. Two inputs are provided for setting the flip-flops, and one input is provided for resetting the flip-flops. The following truth table defines the operation of the flip-flops. When the SET output (F1) is HIGH, both of the SET inputs (C1 and B1) are HIGH. When the SET output is LOW, either one or both SET inputs are LOW.

<table>
<thead>
<tr>
<th>Previous State</th>
<th>Input Condition</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0</td>
<td>SET  RESET</td>
<td>1 0</td>
</tr>
<tr>
<td>L H</td>
<td>L H</td>
<td>H L</td>
</tr>
<tr>
<td>H L</td>
<td>H L</td>
<td>L H</td>
</tr>
<tr>
<td>L H</td>
<td>H H</td>
<td>No Change</td>
</tr>
<tr>
<td>H L</td>
<td>H H</td>
<td>No Change</td>
</tr>
<tr>
<td>H L</td>
<td>L H</td>
<td>No Change</td>
</tr>
<tr>
<td>L H</td>
<td>H L</td>
<td>No Change</td>
</tr>
<tr>
<td>L H</td>
<td>L L</td>
<td>H H*</td>
</tr>
<tr>
<td>H L</td>
<td>L L</td>
<td>H H*</td>
</tr>
</tbody>
</table>

*Ambiguous state: In practice, the input that stays low longest assumes control.

Propagation delay time from SET or RESET to logical 1 (HIGH) level output is 10 ns (maximum). Propagation delay time from SET or RESET to logical 0 (LOW) level output is 20 ns (maximum).

The following are the input, output, and power characteristics of the M240 module.

**INPUTS:** Each input presents 1.25 TTL unit loads.

**OUTPUTS:** Each output is capable of driving 34 TTL unit loads.

**POWER:** Power dissipated in the M240 module is 5V at 185 mA.
UNLESS OTHERWISE INDICATED:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
CAPACITORS ARE .01 MF 100V
E1, E2, E3, E4, E5, E6 ARE 74H40N

TRANSISTOR & DIODE CONVERSION CHART
The M242 module contains three J-K flip-flops augmented by multiple-input AND gates for general use as gated control flip-flops or buffers. A truth table for the clocked set and reset conditions appears below. The J or K inputs are HIGH when the three inputs to their corresponding AND gate are HIGH; otherwise, they are LOW. Note that when the J and K inputs are both HIGH, the flip-flop complements on each CLOCK pulse.

<table>
<thead>
<tr>
<th>Starting Condition (Output)</th>
<th>Input Condition</th>
<th>Result at End of Standard CLOCK Pulse (Output)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0</td>
<td>J  K</td>
<td>1  0</td>
</tr>
<tr>
<td>L  H</td>
<td>L  L</td>
<td>No Change</td>
</tr>
<tr>
<td></td>
<td>L  H</td>
<td>No Change</td>
</tr>
<tr>
<td></td>
<td>H  L</td>
<td>H  L</td>
</tr>
<tr>
<td></td>
<td>H  H</td>
<td>H  L</td>
</tr>
<tr>
<td>H  L</td>
<td>L  L</td>
<td>No Change</td>
</tr>
<tr>
<td></td>
<td>L  H</td>
<td>L  H</td>
</tr>
<tr>
<td></td>
<td>H  L</td>
<td>No Change</td>
</tr>
<tr>
<td></td>
<td>H  H</td>
<td>L  H</td>
</tr>
</tbody>
</table>

The J and K inputs must be stable during the leading edge threshold of a standard CLOCK input and must remain stable during the positive state of the CLOCK. The J and K inputs do not have to remain stable after the CLOCK pulse reaches its trailing edge threshold (negative-going voltage). The minimum width of the CLOCK pulse should be 12 ns.

Application of a LOW level to the R input for at least 16 ns resets the flip-flop unconditionally. Application of a LOW level to the S input for at least 16 ns sets the flip-flop unconditionally. Propagation delay time to logical 1 level (HIGH) from trailing edge of the CLOCK pulse to output is 21 ns (maximum). Propagation delay time to logical level (LOW) from trailing edge of the CLOCK pulse to output is 27 ns (maximum).

Propagation delay time to logical 1 level (HIGH) from S and R input to output is 12 ns (maximum). Propagation delay time to logical 0 level (LOW) from S and R input to output is 24 ns. Maximum clock frequency is 24 MHz.

The following are the input, output, and power characteristics of the M242 module.

**INPUTS:** All inputs but the S and R input present 1.25 TTL unit loads. The S and R input presents 2.5 unit loads.

**OUTPUTS:** Each output is capable of driving 12 unit loads.

**POWER:** Power dissipation of the M242 module is 5V at 90 mA (maximum).
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

Copyright 1969 by Digital Equipment Corporation

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE 0.1MF, 100V
IC'S ARE DEC74H72N
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V

DIODE CONVERSION CHART

M242
The M248 Right Shift Parallel Load Register consists of two DEC7495 Right Shift, Parallel Load Register integrated circuits. The M248 is used in the EPB, FMA, FMB, and FMQ registers in the FP15 Floating-Point Processor. The modules are connected to allow right-shifting between four-bit sections so that each module is capable of handling eight bits. A sample FP15 Floating-Point Processor application is shown in the illustration.

When a logic 0 input is applied to the mode control (MC) input, the output of each flip-flop is applied to the succeeding flip-flop. The right shift operation is performed by clocking at the RS input. During this time, the left-shift (LS) input is inhibited.

When a logic 1 input is applied to the mode control input, the flip-flops are decoupled to prevent right shift and parallel inputs are loaded when the LS input is clocked. The register can be configured for left-shift operations by connecting the output of each flip-flop to the parallel input of the preceding flip-flop.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1970 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01UF, 100V, 20%
IC'S ARE DEC7495

TRANSPORT & DIODE CONVERSION CHART

DEC:  EIA:  DEC:  EIA:

4-BIT RT SHIFT PARALLEL
LD REG (DUAL) M248

EQUIPMENT
CORPORATION

DEC FORM NO.

RH 100
The M302 contains two delays (one-shot multivibrators, see Figure A) that are triggered by a level change from HIGH to LOW, or by a pulse to LOW whose duration is equal to or greater than 50 ns. When the input is triggered, the output changes from LOW to HIGH for a predetermined length of time and then returns to LOW. The basic delay range is determined by an internal capacitor. The delay range can be increased by selection of additional capacitance, which is available by connecting various module pins or by the addition of external capacitance. An internal potentiometer can be connected for fine delay adjustments within each range, or an external resistance can be used. If an external resistance is used, the combined resistance of the internal potentiometer and the external resistance should be limited to 10,000Ω.

The fall-time of the input trigger should be less than 400 ns.

The delay time is adjustable from 50 ns to 7.5 ms using the internal capacitors and can be extended by adding an external capacitor.

Care should be exercised in the selection of external capacitors to assure low leakage because leakage affects the time delay.

Recovery time is determined by the size of the capacitance used. The minimum recovery time of the M302 module is 30 ns when no additional capacitance is used. Recovery time with additional capacitance can be calculated by using the following formula:

\[ T_r = 300 \ C \]

Where \( T_r \) is in seconds and \( C \) is in farads

Recovery time is defined for this module as follows: Recovery time \( (T_r) \) is the minimum time interval that must exist before each trigger, with all inputs HIGH and the output LOW. The table below illustrates these conditions.
### Interconnections Required

<table>
<thead>
<tr>
<th>Delay Range</th>
<th>Capacitor Value</th>
<th>Delay 1</th>
<th>Delay 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 ns - 750 ns</td>
<td>100 pf (internal)</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>500 ns - 7.5 μs</td>
<td>1000 pf (internal)</td>
<td>D1 - L2</td>
<td>N1 - S2</td>
</tr>
<tr>
<td>5 μs - 75 μs</td>
<td>0.01 μF (internal)</td>
<td>H1 - L2</td>
<td>S1 - S2</td>
</tr>
<tr>
<td>50 μs - 750 μs</td>
<td>0.10 μF (internal)</td>
<td>J1 - L2</td>
<td>U1 - S2</td>
</tr>
<tr>
<td>500 μs - 7.5 ms</td>
<td>1.0 μF (internal)</td>
<td>E1 - L2</td>
<td>P1 - S2</td>
</tr>
<tr>
<td>Above 7.5 ms</td>
<td>Add external capacitors between specified pins</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For adjustable delays (D2 - E2 and V2 - R2), connect the pins to the internal adjustment potentiometer. Without a potentiometer, the delay will not recover. An external potentiometer of less than 10 ΩΩ can be used by connecting the potentiometer between E2 or R2 and ground pin C2. Use of an external adjustment resistor causes some increase in jitter. It is recommended that the leads to an external potentiometer be twisted pairs and be made as short as possible.

The following are the input, output, and power characteristics of the M302 module.

**INPUTS:** Each input presents 2.5 unit loads.

**OUTPUTS:** Each output is capable of driving 25 unit loads.

**POWER:** Power dissipation of the M302 module is +5V at 166 mA (maximum).
The M311 module contains two tapped delay lines. Each delay line has ten taps providing delays in 25 ns intervals from 25 ns through 250 ns (see simplified diagram). Pin J1 supplies the minimum delay of 25 ns and pin V1 supplies the maximum delay of 250 ns. The input NAND gate of the delay line provides an additional delay of 10 ns (maximum). Delay line tolerance is ±5%.

The following are the input, output, and power characteristics of the M311 module.

**INPUTS:** Each input presents 1.25 TTL unit loads.

**OUTPUTS:** Each output is capable of driving 1.25 unit loads. Maximum driving capability of the delay line is 6 unit loads, with a maximum line length of 8 ns.

**POWER:** Power dissipation of the M311 module is 5V at 170 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
EI IS DEC 74H40N
DELYS ARE 0-250NS IN 25NS STEPS
RESISTORS ARE 1/4W 5%
PIN 14 ON IC = 5V
PIN 7 ON IC = GND

---

TRANSPORT & DIODE CONVERSION CHART

<table>
<thead>
<tr>
<th>DEC</th>
<th>EIA</th>
<th>DEC</th>
<th>EIA</th>
</tr>
</thead>
</table>

---

TAP DELAY M311

---

DIGITAL EQUIPMENT CORPORATION

PRINTED CIRCUIT REV. A
The M312 module contains six delay lines. Five of these delay lines have fixed delays with ±5% tolerance, and one is variable. Delays and output pins are as follows:

<table>
<thead>
<tr>
<th>Delay (ns)</th>
<th>Output Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>No. 1</td>
</tr>
<tr>
<td>30</td>
<td>F1</td>
</tr>
<tr>
<td>50</td>
<td>F2</td>
</tr>
<tr>
<td>30</td>
<td>L1</td>
</tr>
<tr>
<td>50</td>
<td>L2</td>
</tr>
<tr>
<td>50</td>
<td>R1</td>
</tr>
<tr>
<td>0-40</td>
<td>R2</td>
</tr>
</tbody>
</table>

The input NAND gates of the delay lines provide an additional delay of 10 ns.

The following are the input, output, and power characteristics of the M312 module.

**INPUTS:** Each input presents 1.25 TTL unit loads.

**OUTPUTS:**
- 30 ns delay lines - Each output of the 30 ns delay line is capable of driving 6 unit loads. However, the total number of unit loads on both outputs of the delay line should not exceed six.
- 50 ns lines - Output No. 1 of each 50 ns delay line is capable of driving 6 unit loads, and output No. 2 is limited to 4 unit loads. The total unit load capability of each delay line should not exceed 6 unit loads.
Variable delay line - Output No. 1 of the variable delay line is capable of driving 5 unit loads, and output No. 2 is limited to 1 unit load. The total unit load capability of this delay line should not exceed 5 unit loads.

**POWER:** Power dissipation of the M312 module is 5V at 275 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
- IC'S ARE DEC 74H40N
- PIN 7 ON EACH IC = GND
- PIN 14 ON EACH IC = +5 V
- RESISTORS ARE 1/4 W, 5 %
The M401 Variable Clock is a stable RC-coupled multivibrator that produces standard timing pulses at adjustable repetition rates.

The module is intended for use as the primary source of timing signals in a digital system. Repetition rate is adjustable from 175 Hz to 10 MHz in five ranges. Internal capacitors, selected by jumper pin connections, provide coarse frequency control. An internal potentiometer provides continuously variable adjustment within each range.

A 2-input OR gate input is provided for start-stop control of the pulse train. A level change from HIGH to LOW with fall time less than 400 ns is required to enable the clock.

Delay between enabling inputs and output pin E2 is 50 ns.

<table>
<thead>
<tr>
<th>Frequency Range</th>
<th>Interconnections Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5 MHz to 10 MHz</td>
<td>(100 pF) None</td>
</tr>
<tr>
<td>175 kHz to 1.75 MHz</td>
<td>(1000 pF) N2 - R2</td>
</tr>
<tr>
<td>17.5 kHz to 175 kHz</td>
<td>(.01 µF) N2 - S2</td>
</tr>
<tr>
<td>1.75 kHz to 17.5 kHz</td>
<td>(0.1 µF) N2 - T2</td>
</tr>
<tr>
<td>175 Hz to 1.75 kHz</td>
<td>(1.0 µF) N2 - P2</td>
</tr>
</tbody>
</table>

Fine frequency adjustment is controlled by an internal potentiometer. No provision is made for any external connections.

External capacitance can be added by a connection between pin N2 and ground.
The M401 can also be voltage controlled by applying a control voltage to pin M. This feature is available only in M401 modules using printed circuit board revision “E” or a later revision. The voltage applied to pin M should be limited to the range of 0V to +10V. This voltage swing allows the frequency to be shifted by approximately 30 percent in the frequency range, using the internal capacitors of 1.0, 0.1, 0.01 and 0.001 μfd. If the voltage applied to pin M is dc or low frequency (below 1 KHz), pin M appears as a +1V source with a Thevenin resistance of 800Ω. Modulating the M401 with a 10V peak-to-peak signal about a center frequency, as derived by the application of a mean voltage of +5V to pin M, yields a typical frequency excursion of -0 in excess of ±15% about the center frequency. Typical frequency excursions that may be obtained are shown below.

<table>
<thead>
<tr>
<th>Voltage (V) applied to Pin M</th>
<th>CAPACITOR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1.0 μfd</td>
</tr>
<tr>
<td>0</td>
<td>1.000</td>
</tr>
<tr>
<td>+1</td>
<td>1.054</td>
</tr>
<tr>
<td>+2</td>
<td>1.101</td>
</tr>
<tr>
<td>+3</td>
<td>1.147</td>
</tr>
<tr>
<td>+4</td>
<td>1.193</td>
</tr>
<tr>
<td>+5</td>
<td>1.238</td>
</tr>
<tr>
<td>+6</td>
<td>1.282</td>
</tr>
<tr>
<td>+7</td>
<td>1.325</td>
</tr>
<tr>
<td>+8</td>
<td>1.368</td>
</tr>
<tr>
<td>+9</td>
<td>1.408</td>
</tr>
<tr>
<td>+10</td>
<td>1.443</td>
</tr>
</tbody>
</table>

Output frequency in kHz

The following are the input, output, and power characteristics of the M401 module.

**INPUTS:** Each ENABLE input represents 1 unit load. For pin M, refer to above text.

**OUTPUTS:** The positive output can drive 10 unit loads; the negative output, 9 unit loads.

**POWER:** Power dissipation of the M401 module is +5V at 80 mA (maximum).
This page intentionally left blank.
The 402 module contains a stable RC-coupled multivibrator that produces standard 100-ns timing pulses at adjustable repetition rates.

The module is intended for use as a source of timing signals in a digital system. Repetition rate is adjustable from 1 Hz to 500 kHz in two ranges. An internal capacitance, selected by a jumper wire, facilitates coarse frequency control; and an internal light source provides continuously variable adjustment within the selected range.

A 2-input OR gate input is provided for start-stop control of the pulse train. A level change from HIGH to LOW with fall time less than 400 ns is required to enable the clock.

Fine frequency adjustment is obtained by applying a control voltage to pins L2 and M2. This voltage changes the intensity of a lamp inside the module, which in turn adjusts the recovery time of the multivibrator. The voltage applied between pins L and M should be limited to the range of 0 V to 5 V.

The following are the input, output, and power characteristics of the M402 module.

**INPUTS:** Each ENABLE input presents 1 unit load. For input characteristics of pins L and M, refer to text above.

**OUTPUTS:** Output pin D supplies positive 100 ns pulses capable of driving 10 unit loads. Output pin E supplies pulses that are the reverse of pin D. This output is capable of driving 9 unit loads.

**POWER:** Power dissipation of the M402 module is 5 V at 100 mA (maximum).
M420
Phase-Lock Clock

The M420 Phase-Lock Clock is used in the data separator control of the RP15 Disk Pack Control. Inputs include a reference signal at pin BE2 and a controlled input at pin BH2. The controlled input is the output frequency of the M420 at pin BK2 divided by 1, 2, or 4. This 5 MHz output has a 50 percent duty cycle.

The M420 contains a phase error detector and a voltage controlled oscillator (VCO). The phase error detector output is connected to the VCO input by a jumper between pins AV2 and AU2.

**INPUTS:**
Inputs at pins BE2 and BH2 present two unit loads.

**OUTPUTS:**
The output at pin BK2 can drive eight unit loads.

**POWER:**
- 13 mA at -15V (MAX)
- 10 mA at +10V (MAX)
- 108 mA at +5V (MAX)
UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/8W, 1%.
CAPACITORS ARE 0.1muF, 100V, 20%
DIODES ARE 0604
TRANSISTORS ARE 2N4258
R25 IS A CUSTOMER OPTION
E1 IS EL84HQO
E2 IS OEC74H111
E4-6 ARE LM301A
E3 IS OEC74H50
E2, E3, E4 ARE 10K, 1/4W, 1%
The M452 is a free-running clock that generates the necessary timing signals for the Teletype control in a digital system. Frequency adjustment of this module is limited to less than 5 percent, and the overall clock stability with respect to supply voltage and temperature variations is approximately 1 percent. The available output frequencies are 880 Hz and 220 Hz. A pulse amplifier is provided for the generation of nominal 150 ns pulses.

The following are the input, output, and power characteristics of the M452 module.

**INPUTS:** The pulse amplifier input presents 1 unit load.

**OUTPUTS:** Pin J2 drives 30 unit loads at 880 Hz. Pins N2 and M2 drive 9 unit loads at 330 Hz. Pin L2 drives 9 unit loads at 220 Hz. Pin K2 drives 30 unit loads at 220 Hz. Pin R2 drives 10 unit loads with a nominal 150 ns positive output pulse. Under normal operating conditions, pins L2, M2, and N2 are used as test points.

**POWER:** Power dissipation of the M452 module is +5V at 77 mA (maximum).

---

M452 Simplified Diagram
The M500 Converter - I/O Bus Receiver module is an M-series single-height module containing eight converter - I/O bus receivers that can accept negative logic levels and convert them to positive levels. Each converter - bus receiver has a negative input clamped to 0V and -3V. The threshold switching level is -1.5V with an input current of 100 μA. Inverted and noninverted outputs are supplied by each receiver.

The following are the input, output, and power characteristics of the M500 module.

**INPUTS:**
- Input characteristics are as follows:
  - Minimum input impedance at 0V - 30 kΩ
  - Maximum current load to bus - 100 μA
- Inputs are standard negative logic levels of 0V and -3V.

**OUTPUTS:**
- Outputs are standard TTL positive logic levels with the following driving capability:
  - Output No. 1 - 12 unit loads
  - Output No. 2 - 11 unit loads

**DELAYS:**
- Input/Output No. 1 delay - 50 ns
- Input/Output No. 2 delay - 40 ns

**POWER:**
- Power dissipation in the M500 module is 750 mW (maximum) from -15V and 800 mW (maximum) from +5V.
The M500 module was designed to receive PDP-9 I/O bus signals for devices using positive logic. It provides a high input impedance. This module is pin compatible with the M510 module.
This page intentionally left blank.
The M510 module is an M-series single-height module containing eight PDP-15 I/O bus receivers. The receiver circuit consists of a two-stage emitter follower with two TTL output buffer gates to supply both inverted and noninverted outputs.

The following are the input, output, and power characteristics of the M510 module.

**INPUTS:**
- Input characteristics are:
  - Minimum input impedance - 22.5 kΩ
  - Maximum current load to bus - 100 μA
  - Inputs are standard PDP-15 I/O Positive Bus levels.

**OUTPUTS:**
- Outputs are standard TTL positive logic levels with the following driving capability:
  - Output No. 1 - 10 units
  - Output No. 2 - 12 units

**DELAYS:**
- Input/Output No. 1 delay - 50 ns (maximum)
- Input/Output No. 2 delay - 60 ns (maximum)

**POWER:**
- The power dissipation of the M510 module is 900 mW (maximum).

The M510 module was designed to receive PDP-15 I/O bus signals for devices using positive logic. It provides a high input impedance that yields a switching threshold between the HIGH and LOW levels of the propagated signals. This feature reduces loading and noise problems. The M510 module is pin compatible with the M500 module.

![M510 Simplified Diagram](image-url)
UNLESS OTHERWISE INDICATED
IC'S ARE DIP-16
PIN 1 OR E0 OR IC - 1ND
PIN 14 ON EACH IC = 16V
DIODES ARE 6.64
RESISTORS ARE 1/4W 10%
TRANSISTORS ARE DEC 3300
The M515 module contains a real time clock that converts conventional sinusoidal power waveforms into timing gates. Complementary timing gates are available at the output pins of the module (see illustration).

The following are the input, output, and power characteristics of the M515 module.

**INPUTS:** The input is 12 Vac.

**OUTPUTS:** The output at pin D2 is capable of driving 36 unit loads, and the output at pin E2 is capable of driving 31 unit loads.

**POWER:** Power dissipation of the M515 module is 5V at 55 mA and 10V at 30 mA.
The M602 contains two pulse amplifiers that provide power amplification, standardize pulse amplitude and width, and transform level changes into a standard pulse. A negative pulse output is produced when the input is triggered by a transition from HIGH to LOW. Propagation time between input and output thresholds is 30 ns (maximum). An internal capacitor is brought out to pin connections to permit the standard 50 ns output pulse to be increased to 110 ns (nominal). Recovery time is equal to that of the output pulse width. The input must have a fall time (10 percent to 90 percent points) of less than 400 ns and must remain below 0.8V for at least 30 ns. Maximum PRF is 10 MHz.

The following are the input, output, and power characteristics of the M602 module.

**INPUTS:** Each input presents 2.5 unit loads.

**OUTPUTS:** Each output is capable of driving 30 unit loads.

**POWER:** Power dissipation of the M602 module is 5V at 213 mA (maximum).
UNLESS OTHERWISE INDICATED:
TRANSISTORS ARE DEC36398
DIODES ARE D664
RESISTORS ARE 1/4W, 5%
CAPACITORS ARE .01 MFD
PIN 7 ON IC = GND
PIN 14 ON IC = +5V
IC IS DEC74H40N

TRANSISTOR & DIODE CONVERSION CHART

<table>
<thead>
<tr>
<th>DEC 36398</th>
<th>2N3639</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC30098</td>
<td>2N3009</td>
</tr>
<tr>
<td>DEC36398</td>
<td>2N3639</td>
</tr>
<tr>
<td>IN645</td>
<td>IN545</td>
</tr>
<tr>
<td>IN644</td>
<td>IN546</td>
</tr>
</tbody>
</table>

PULSE GENERATOR M602

DATE: DEC 67
REVISION: B
M/N: M602-0.1

Copyright 1967 by Digital Equipment Corporation

THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1967 BY DIGITAL EQUIPMENT CORPORATION
The M606 module contains six separate pulse generators. Each generator produces a pulse to ground in response to an input level shift from HIGH to LOW (see illustration). Duration of the pulse must be at least 30 ns, and the pulse can be no wider than 100 ns. Each pulse generator is also equipped with an inhibit gate that blocks the output if grounded. A logic 1 level should be applied to the inhibit gate if a continuous output is required. Each pulse generator can be used for setting or clearing flip-flops by connecting the output to the DIRECT CLEAR or SET inputs of up to 15 flip-flops.

The following are the input, output, and power characteristics of the M606 module.

**INPUTS:** The TRIGGER input presents two TTL unit loads, and the INHIBIT input presents one unit load.

**OUTPUTS:** All pulse generator outputs present 30 unit loads. Output pin V1 is a source of a logic 1 level that is capable of driving 10 unit loads.

**POWER:** Power dissipation of the M606 module is 5V at 188 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION.
The M611 module contains 14 high-speed power inverters. Each inverter has a maximum propagation delay of 12 ns.

The following are the input, output, and power characteristics of the M611 module.

**INPUTS:** Each inverter input presents 1.25 TTL unit loads.

**OUTPUTS:** Each inverter output is capable of driving up to 36 unit loads.

**POWER:** Power dissipation of the M611 module is 5V at 240 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION.

UNLESS OTHERWISE INDICATED
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
IC'S ARE DEC 74H40
CAPACITORS ARE .01 MFD 100V
RESISTORS ARE 220 1/4W 10%
The M617 contains six 4-input NAND gates, each capable of driving up to 30 unit loads. Gate propagation delay is 25 ns (maximum). Physical configuration and logical operation are identical to the M117.

The following are the input, output, and power characteristics of the M617 module.

**INPUTS:** Each input presents 1 unit load.

**OUTPUTS:** Each output is capable of driving 30 unit loads.

**POWER:** Power dissipation of the M617 module is 5V at 97 mA (maximum).
The M621 module contains six open-collector AND-NOR gate drivers. Two separate data inputs can be strobed through each driver. The strobe inputs are common to all six drivers. Propagation delay with a 68Ω resistive load is 55 ns (maximum) for outputs going HIGH and 35 ns (maximum) for outputs going LOW.

The following are the input, output, and power characteristics of the M621 module.

**INPUTS:** Data inputs present 1.25 unit loads. Strobe inputs present 8 unit loads.

**OUTPUTS:** Each driver output can sink 100 mA to ground.

**POWER:** Power dissipation of the M621 module is 5V at 200 mA.
UNLESS OTHERWISE INDICATED
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
E1, E3, E5 ARE DEC TAHSON
E2, E4 ARE DEC TAHSON
CAPACITORS ARE .01µF, 20%
RESISTORS ARE 1/4W, 10%
TRANSISTORS ARE DEC3009B-S
The M622 I/O Bus Driver is an M-series single-height module containing eight I/O bus drivers. Each driver consists of an AND/OR integrated circuit gate and a discrete component open-collector driver.

The following are the input, output, and power characteristics of the M622 module.

**INPUTS:**
- Inputs are standard TTL positive logic levels.
- The input load is 1.25 units.

**OUTPUTS:**
- Outputs are standard PDP-15 positive I/O bus signals. Output characteristics are:
  - Risetime - 15 ns at the input to the cable
  - Current sink - 100 mA (maximum) at $V_{cesat} = 0.4V$ (maximum)
  - Falltime - 10 ns at the input to the cable
  - Input-Output Delay - 45 ns (maximum)

**POWER:**
- The power dissipation of the M622 module is 1.05W (maximum) at +5V.

The M622 module was designed specifically to drive PDP-15 I/O bus signals for devices that use positive logic modules. The M622 module is pin compatible with the M632 module.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
- CAPACITORS ARE 100MMF
- RESISTORS ARE 220Ω; 1/4W; 10%
- TRANSISTORS ARE DEC3009B
- IC'S ARE DEC74H50

PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
The M627 combines power amplification with high-speed gating for high fan-out of clock or shift pulses that are to be expanded counters and shift registers. Propagation time between input and output transitions is 12 ns (maximum). To utilize the timing accuracy of this module, wire runs of minimum length are recommended.

The M627 module can also be used as a 4-input NAND gate. In the pulse amplifier application, unused inputs should be connected to the +3V pins provided.

The following are the input, output and power characteristics of the M627 module.

**INPUTS:** Each input presents 2.5 unit loads.

**OUTPUTS:** Each output is capable of driving 40 unit loads.

**POWER:** Power dissipation of the M627 module is +5V at 136 mA (maximum).
M628
Block-Bank Address Card

The M628 module contains two 2-position switches, a 2-bit adder, and output gating logic. A maximum of three M628 modules are used in one MX15A memory multiplexer. Address bits 03 and 04 are modified by the module to select the desired memory bank in the PDP-15 system. The module also contains a set of input-output connections that can be jumpered to select a specific memory block.

The following are the input, output, and power characteristics of the M628 module.

**INPUTS:**
D1 presents 5.25 unit loads and C1 presents 2.25 unit loads.

**OUTPUTS:**
L1 and K1 are capable of driving 12 unit loads each, while L2 and K2 can drive only 9 unit loads.
E2 and H2 are open-collector outputs capable of sinking up to 100 mA (maximum).
Total propagation delay through the adder and one driver is 100 ns (maximum).

**POWER:**
Power dissipation of the M628 module is 5V at 150 mA (maximum).
UNLESS OTHERWISE INDICATED:
TRANSISTORS ARE DEC30098
RESISTORS ARE 1/4W, 5%
CAPACITORS ARE .01uF, 100V, 20%
O indicates split lugs
L indicates jumpers
E1 IS DEC74H50
E2 IS DEC74H00
E3 IS OEC7482
PIN 70N E1, E2 = GND
PIN 14 ON E1, E2 = 5V
S1 & S2 ARE MICRO
SWITCH TYPE 6 AT 56-T2
The M632 is an M-series single-height module containing eight converter-I/O bus driver circuits. It accepts positive logic signals and converts them to negative logic levels. Each driver consists of a TTL input gate and a negative open-collector output driver clamped to ground and -3V.

The following are the input, output, and power characteristics of the M632 module.

**INPUTS:** The inputs to the M632 are standard TTL positive logic levels. The input current load at 0V is 1.25 units.

**OUTPUTS:** Outputs are standard negative logic levels. Output characteristics are:
- Risetime - 15 ns
- Falltime - 15 ns with 1.5 kΩ to -15V at output
- Input-Output Delay - 50 ns (maximum)

**POWER:** Power dissipation in the M632 module is 600 mW from -15V (maximum) and 900 mW from +5V (maximum).

This driver is used to convert positive logic signals to negative logic levels that drive the PDP-9 negative I/O bus. The M632 module is pin-compatible with the M622 module.
The M706 Teletype Receiver is a serial-to-parallel Teletype code converter self-contained on a double-height module. This module includes all of the serial-to-parallel conversion, buffering, gating, and timing (excluding only an external clock) necessary to transfer information in an asynchronous manner between a serial data line or Teletype device and a parallel binary device. Either a 5-bit serial character consisting of 7.0, 7.5, or 8.0 units; or an 8-bit serial character of 10.0, 10.5, or 11.0 units can be assembled into parallel form by the M706 through the use of different pin connections on the module. In the PDP-15, the Teletype receiver is connected to assemble 8-bit
characters consisting of 11 units. When conversion is complete, the start and stop bits accompanying the serial character are removed. The serial character is expected to be received with the start bit first, followed by bits 1 through 8 in order, and completed by the stop bits. Coincident with reception of the center of bit 8, the FLAG output goes LOW, indicating that a new character is ready for transmission into the parallel device. The parallel data is available at the BIT 1 through BIT 8 outputs until the beginning of the start bit of a new serial character is received on the SERIAL input (see the timing diagram for additional information).

M706 Timing Diagram

In addition to the above listed features, the M706 includes the necessary logic to provide rejection of spurious start bits less than 1/2-unit long, and to also provide half-duplex system operation in conjunction with the M707. Device selector gating is also provided; thus, this module can be used on the positive I/O bus of a digital system.

The following are the input, output, and power characteristics of the M706 Teletype Receiver.

INPUTS: All inputs present one TTL unit load (except where noted). When input pulses are required, they must have a width of 50 ns or greater.

CLOCK: The clock frequency must be eight times the serial input bit rate (baud rate). This input can be either pulses or a square wave. Input loading on the CLOCK line is three unit loads.

ENABLE: The ENABLE input, when brought to ground, inhibits reception of new characters. It can be grounded any time during character reception, but returned HIGH only between the time the FLAG output goes to ground and a new character start bit is received at the serial input. When not used, the ENABLE input should be tied to a source of +3V.
I/O CLEAR: A HIGH level or positive pulse at this input clears the flag and initializes the state of the control. When not used, or during reception, the I/O CLEAR input is grounded.

CODE SELECT Inputs: When a positive AND condition occurs at the CODE SELECT inputs, the following signals can assume their normal control functions: FLAG STROBE; READ BUFFER; and CLEAR FLAG 1. These inputs are frequently used to multiplex receiver modules when a signal such as READ BUFFER is common to many modules. The inputs are also used for device selector inputs when the M706 is used on the positive I/O bus of a digital system. The CODE SELECT inputs must be present at least 50 ns prior to any of the three signals that they enable. If it is desired to bypass the CODE SELECT inputs, they can be left open and the ENABLE D. S. line tied to ground.

CLEAR FLAG 1: A HIGH level or positive pulse at the CLEAR FLAG 1 input while the CODE SELECT inputs are all HIGH clears the flag. When not used, this line should be grounded. Propagation delay from input rise until the flag is cleared is a maximum of 100 ns. The flag cannot be set if this input is held HIGH.

CLEAR FLAG 2: A HIGH level or positive pulse at the CLEAR FLAG 2 input, independent of the state of the CODE SELECT inputs, clears the flag. All other characteristics are identical to those of CLEAR FLAG 1.

FLAG STROBE: If the flag is set and the CODE SELECT inputs are all HIGH, a positive pulse at the FLAG STROBE input generates a negative-going pulse at the STROBED FLAG output. Propagation delay from the strobe to output is a maximum of 30 ns.

READ BUFFER: A HIGH level or positive pulse at the READ BUFFER input while the CODE SELECT inputs are all HIGH transfers the state of the shift register to outputs BIT 1 through BIT 8. Final parallel character data can be read by this input as soon as the FLAG output goes to ground. Output data is available a maximum of 100 ns after the rising edge of this input. See the timing diagram for additional information.

READER ON: A LOW level or ground at the READER ON input turns on the internal reader flip-flop. This element is turned off at the beginning of a received character start bit. The READER ON input can also be pulsed by tying it to one of the signals derived at output pins AE2 or BE2.

SERIAL Input: Serial data received on the SERIAL input has a logical 0 (space) equal to +3V and a logical 1 (mark) of ground. The input receiver on the M706 is a Schmitt trigger with hysteresis thresholds of nominal 1.0V and 1.7V. This allows the SERIAL input data to be filtered up to 10 percent of bit width on each transition to remove noise. The SERIAL input is diode-protected from voltage overshoot above +5.9V and from voltage undershoot below -0.9V. Input loading is four unit loads.
OUTPUTS: All outputs can drive ten unit loads (unless otherwise specified).

BITS 1 through 8: A READ BUFFER input signal transfers the shift register contents to those outputs with a received logical 1 appearing as a ground output. If the READ BUFFER input is not present, all outputs are at logical 1. When the M706 is used for reception of 5-bit character codes, the output data appears on output lines BIT 1 through 5; and BITS 6, 7, 8 receive logical zeros.

ACTIVE (0): The ACTIVE (0) output goes LOW at the beginning of the start bit of each received character and returns HIGH at the completion of reception of bit 8 for an 8-bit character, or bit 5 for a 5-bit character. Because this signal uses from 0V to +3V (at 1/2-bit time after the FLAG output goes to ground) it can be used to clear the flag through the CLEAR FLAG 2 input while the FLAG output, after being inverted, can strobe parallel data out when connected to READ BUFFER.

If an M706 and M707 are to be used in half-duplex mode, this output should be tied to the WAIT input of the M707 to inhibit M707 transmission during M706 reception. Output drive is eight unit loads.

FLAG: The FLAG output falls from +3V to ground when the serial character data has been fully converted to parallel form. Relative to serial bit positions, this occurs during the center of either bit 8 or bit 5, depending on the respective character length. If the M706 is receiving at a maximum character rate (i.e., one character immediately following another), the parallel output data is available for transfer from the time the FLAG output falls to ground until the beginning of a new start bit. This is stop-bit time plus 1/2-bit time.

STROBED FLAG: The STROBED FLAG output is the NAND realization of the inverted FLAG output and FLAG STROBE.

READER (1): Whenever the internal reader flip-flop is set by the READER ON input, the READER output rises to +3V. The flip-flop is cleared whenever a start bit of a new character is received on the SERIAL input.

READER RUN: The READER RUN output is used with DEC modified 33 ASR and 35 ASR Teletypes that have relay-controlled paper tape readers. The READER RUN output can drive a load of 20 mA at +0.7V. The common end of the load can be returned to any negative voltage not exceeding -20V.

PIN AE2: The PIN AE2 output is the logical realization of NOT (CLEAR FLAG 1 or CLEAR FLAG 2 or I/O CLEAR) and is a +3V-to-ground output level or pulse, depending on the input. The signal is used to pulse READER ON for control of READER RUN in the system.

PIN BE2: The PIN BE2 output is brought from +3V to ground by an enabled CLEAR FLAG 1 input. It can be connected to READER ON for a different form of control of READER RUN.

+3 VOLTS Pin AD1 can drive ten unit loads at a +3V level.

POWER: Power dissipation of the M706 is 5V at 400 mA (maximum).
This page intentionally left blank.
M707
Teletype Transmitter

The M707 Teletype Transmitter is a parallel-to-serial Teletype code converter self-contained on a double-height module. This module includes all of the parallel-to-serial conversion, buffering, gating, and timing (excluding only an external clock) necessary to transfer information in an asynchronous manner between a parallel binary device and a serial data line or Teletype device. Either a 5-bit or an 8-bit parallel character can be assembled into a 7.0, 7.5, or 8.0 unit serial character (or a 10.0, 10.5, or 11.0 unit serial character) by the M707 through the use of different pin connections on the module. When conversion is complete, the necessary start bit and selected stop bits (1.0, 1.5, or 2.0 units) have been added to the original parallel character and transmitted over the serial line. In the PDP-15, the Teletype transmitter is connected to assemble 8-bit characters consisting of 11 units.
The serial character is transmitted with the start bit first, followed by bits 1 through 8 in order, and completed by the stop bits. Coincident with the stop bit being put on the serial line, the FLAG output goes LOW indicating that the previous character has been transmitted and a new parallel character can be loaded into the M707. Transmission of this new character does not occur until the stop bits from the previous character are completed. See the timing diagram for additional information.

In addition to the above listed features, the M707 includes the necessary gating so that it can be used in a half-duplex system with the M706. Device selector gating is also provided to allow this module to be used on the positive bus of a digital system.

The following are the input, output, and power characteristics of the M707 Teletype Transmitter.

**INPUTS:** All inputs present one TTL unit load with the exception of the CLOCK input, which presents ten unit loads. Where the use of input pulses is required, the pulse width must be 50 ns or greater.

**CLOCK:** The clock frequency must be twice the serial output bit rate. The CLOCK input can be either pulses or a square wave.

**BITS 1 through 8:** A HIGH level at the BITS 1 through 8 inputs is reflected as a logic 1 or mark in the serial output. When a 5-bit code is used, BIT inputs 1 through 5 should contain the parallel data; BIT 6 should be considered as an enable; and BITS 7, 8, and ENABLE should be grounded.

**ENABLE:** The ENABLE input provides the control flexibility necessary for transmitter multiplexing. When grounded during a LOAD BUFFER pulse, the ENABLE input prevents transmission of a character. The ENABLE input can be driven from the output of an M161 for scanning purposes or, in the case of a single transmitter, tied to +3V.
WAIT: If the WAIT input is grounded prior to the stop bits of a transmitted character, the input then holds transmission of a succeeding character until the input is brought to a HIGH level. A ground on this line does not prevent a new character from being loaded into the shift register. This line is normally connected to ACTIVE (0) on a M706 in half-duplex two wire systems. When not used, the line should be tied to +3V.

CODE SELECT Inputs: When a positive AND condition occurs at the CODE SELECT inputs, the following signals assume their normal control functions: FLAG STROBE; LOAD BUFFER; and CLEAR FLAG 1. These inputs are frequently used to multiplex transmitter modules when signals such as LOAD BUFFER are common to numerous modules. The CODE SELECT inputs can also be used for device selector inputs when the M707 is used on the positive bus of a digital system. The CODE SELECT inputs must be present at least 50 ns prior to any of the three signals that they enable. If it is desired to bypass the CODE SELECT inputs, they can be left open and the ENABLE D.S. line tied to ground.

CLEAR FLAG 1: A HIGH level or positive pulse at the CLEAR FLAG 1 input while the CODE SELECT inputs are all HIGH clears the flag. When not used, this line should be grounded. Propagation delay from input rise until the flag is cleared at the FLAG output is a maximum of 100 ns. The flag cannot be set if the CLEAR FLAG 1 input is held at logic 1.

CLEAR FLAG 2: A LOW level or negative pulse at the CLEAR FLAG 2 input clears the flag. When not used, the CLEAR FLAG 2 input should be tied to +3V. The flag remains cleared if this input is grounded. Propagation from input fall to flag output rise is a maximum of 80 ns. If it is desired to clear the flag on a LOAD BUFFER pulse, CLEAR FLAG 2 can be tied to pin AR1 of the module.

FLAG STROBE: If the flag is set and the CODE SELECT inputs are all HIGH, a positive pulse at the FLAG STROBE generates a negative-going pulse at the STROBED FLAG output. Propagation delay from the strobe to output is a maximum of 30 ns.

I/O CLEAR: A HIGH level or positive pulse at the I/O CLEAR input clears the flag, clears the shift register, and initializes the state of the control. This signal is not necessary if the first serial character transmitted after power turn-on is not required to be correct. When not used, or during transmission, the I/O CLEAR input should be at ground.

LOAD BUFFER: A HIGH level or positive pulse at the LOAD BUFFER input while the CODE SELECT inputs are all HIGH loads the shift register buffer with the character to be transmitted. If the ENABLE input is HIGH when the LOAD BUFFER input occurs, transmission begins as soon as the stop bits from the previous character are counted out. If a level is used, it must be returned to ground within one bit time (twice the period of the clock).
OUTPUTS: All outputs present normal TTL logic levels except the serial output driver, which is an open collector PNP transistor with emitter returned to +5V.

SERIAL Output: This open collector PNP transistor output can drive 20 mA into any load returned to a voltage between +4V and -15V. A logical output or mark is +5V, and a logical 0 or space is an open circuit. If inductive loads are driven by this output, diode protection must be provided by connecting the cathode of a high-speed silicon diode to the output and the diode anode to the coil supply voltage.

LINE: The LINE output can drive ten TTL unit loads and presents the SERIAL output signal with a logical 1 as +3V and a logical 0 as ground.

FLAG: The FLAG output falls from +3V to ground at the beginning of the stop bits driving a character transmission. The M707 can then be reloaded and the flag cleared (set to +3V). The FLAG output can drive ten TTL unit loads.

STROBED FLAG: The STROBED FLAG output is the NAND realization of the INVERTED FLAG output and FLAG STROBE. Output drive is ten TTL unit loads.

+3V: Pin BJ1 can drive ten TTL unit loads at a +3V level.

POWER: The power dissipation of the M707 is +5V at 375 mA (maximum).
This page intentionally left blank.
The M717 module contains the timing and control circuits required by the VP15 point-plotting display. Since any one of three scopes can be used in the VP15 display, the M717 module incorporates the necessary control circuits for all three scopes. The scopes that can be used are the Tektronix RM503, the DEC VR12, and the Tektronix 611 storage tube in both the store and nonstore modes. A simple patching arrangement selects the required control circuits for a specific scope. The timing circuits on the module provide the necessary deflection settling time delays and intensification pulses for all scopes. Light pen circuitry is provided for use with the RM503 and the VR12. A display-done flag circuit and an erase control circuit are included for the 611. In addition, a two-bit brightness register is provided for controlling brightness on the RM503 and the VR12.

The power dissipation characteristics of the M717 module are:

- 10V at 10 mA
- 15V at 10 mA
- 5V at 130 mA
- 30V at 20 mA
The M770 module contains a 6-bit timing generator and EAE control logic. One of these modules is used in the PDP-15 central processor equipped with the EAE option (refer to Engineering Drawing D-BS-KE15-0-4).

The following are the input, output, and power characteristics of the M770.

**INPUTS AND OUTPUTS:** M770 EAE control module inputs and outputs are standard TTL levels.

**POWER:** The power dissipation of the M770 module is 5V at 500 mA (maximum).
The M771 module contains combinational logic circuits to decode bits 6 through 13 of the Input/Output Transfer (IOT) instructions of the PDP-15.

The following are the input, output, and power characteristics of the M771 module.

**INPUTS:** The table below lists all input connections and the TTL unit loading they present.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Loading</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOT INT DS00</td>
<td>A1</td>
<td>5</td>
</tr>
<tr>
<td>INT DS01</td>
<td>P2</td>
<td>4</td>
</tr>
<tr>
<td>INT DS02</td>
<td>D2</td>
<td>4</td>
</tr>
<tr>
<td>INT DS03</td>
<td>V2</td>
<td>6</td>
</tr>
<tr>
<td>INT DS04</td>
<td>U2</td>
<td>5</td>
</tr>
<tr>
<td>INT DS05</td>
<td>V1</td>
<td>5</td>
</tr>
<tr>
<td>INT SD00</td>
<td>M2</td>
<td>5</td>
</tr>
<tr>
<td>INT SD01</td>
<td>N1</td>
<td>4</td>
</tr>
<tr>
<td>INT IOP1</td>
<td>S2</td>
<td>4</td>
</tr>
<tr>
<td>INT IOP2</td>
<td>S1</td>
<td>4</td>
</tr>
<tr>
<td>INT IOP4</td>
<td>M1</td>
<td>4</td>
</tr>
<tr>
<td>INT IOP1</td>
<td>D1</td>
<td>1</td>
</tr>
<tr>
<td>MEM</td>
<td>F1</td>
<td>1</td>
</tr>
</tbody>
</table>

**OUTPUTS:** Each decoder output (except IOT 03XX pin P1) is capable of driving 10 unit loads. Pin P1 is capable of driving 7 unit loads.

**POWER:** The power dissipation of the M771 module is 5V at 74 mA.
UNLESS OTHERWISE INDICATED:
PIN 7 ON EACH IC = GND
PIN 14 ON EACH IC = +5V
E4, E5, E6, E7, E9, E10 ARE DEC7400N
E2, E6, E7, E9, E10 ARE DEC7402N
E3, E4, E8, E11, E12 ARE OEC7430N
CAPACITORS ARE 0.1µF, ±5%, 20%

R1 330Ω 1/4W
R2 750Ω 1/4W
R3 3.9K 07-1%
The M772 module contains 12 storage flip-flops and output gating circuits for generating 24 register strobes in response to a 12-position rotary switch and a slide switch. The module is used in the console of the PDP-15 to provide the strobes required for displaying selected data (refer to Engineering Drawing D-BS-KP15-0-44).

The following are the input, output, and power characteristics of the M772 module.

**INPUTS AND OUTPUTS:** M772 inputs and outputs are standard TTL levels.

**POWER:** Power dissipated in the M772 module is 5V at 440 mA (maximum).
The M773 module decodes the console switch and key signals. A 6-count register generates timing pulses that strobe the address, data switches, and key functions such as STOP, START, CONTINUE, EXAMINE, and DEPOSIT) to the I/O processor. The M773 module also contains logic circuits for controlling the repeat speed functions (refer to Engineering Drawing D-BS-KP15-0-45).

The following are the input, output, and power characteristics of the M773 module.

**INPUTS AND OUTPUTS:** M773 inputs and outputs are standard TTL levels.

**POWER:** The power dissipated in the M773 module is 5V at 500 mA (maximum).
The M775 module contains a 5-18 MHz variable clock and a four-stage ring counter. This module is used in the central processor of the PDP-15 to divide each of the three time states of each cycle into four phases. The clock frequency is adjusted to obtain a period equivalent to one time phase.

The following are the input, output, and power characteristics of the M775 module.

**INPUTS:** The table below lists all input connections and the TTL loading they present.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Loading</th>
</tr>
</thead>
<tbody>
<tr>
<td>REPEAT TS2</td>
<td>F1</td>
<td>1.25</td>
</tr>
<tr>
<td>SING TIME LOOP</td>
<td>E1</td>
<td>3.75</td>
</tr>
<tr>
<td>TS2</td>
<td>C1</td>
<td>1.25</td>
</tr>
<tr>
<td>ADD<em>TS2</em>E</td>
<td>A1</td>
<td>1.25</td>
</tr>
<tr>
<td>ADD<em>TS2</em>E</td>
<td>P2</td>
<td>1.25</td>
</tr>
<tr>
<td>CLOCK</td>
<td>R2</td>
<td>10</td>
</tr>
<tr>
<td>CLEAR</td>
<td>T2</td>
<td>10</td>
</tr>
<tr>
<td>STOP CLOCK</td>
<td>P1</td>
<td>1.25</td>
</tr>
</tbody>
</table>

**OUTPUTS:** The table below lists all output connections and their unit load-driving capabilities.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
<th>Drive</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIME STATE 1</td>
<td>J1</td>
<td>9</td>
</tr>
<tr>
<td>TIME STATE 1</td>
<td>K2</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 1</td>
<td>L1</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 2</td>
<td>H2</td>
<td>9</td>
</tr>
<tr>
<td>TIME STATE 2</td>
<td>J2</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 2</td>
<td>L2</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 2A</td>
<td>D1</td>
<td>8</td>
</tr>
<tr>
<td>TIME STATE 2A</td>
<td>M2</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 3</td>
<td>V2</td>
<td>9</td>
</tr>
<tr>
<td>TIME STATE 3</td>
<td>D2</td>
<td>36</td>
</tr>
<tr>
<td>TIME STATE 3</td>
<td>N2</td>
<td>36</td>
</tr>
<tr>
<td>HS CLOCK</td>
<td>E2</td>
<td>11</td>
</tr>
<tr>
<td>HS CLOCK</td>
<td>F2</td>
<td>36</td>
</tr>
</tbody>
</table>

**POWER:** Power dissipated in the M775 module is 5V at 325 mA (maximum).
The M776 module contains two 6-bit buffer registers, output gates, and control logic. The module is used in Reader Control PC15 to serve as the interface between Paper Tape Reader PC05 and the PDP-15, transferring 8-bit or 18-bit data words. For the 18-bit data transfers, three characters from the reader are automatically assembled by the module.

The following are the input, output, and power characteristics of the M776 module.

**INPUTS AND OUTPUTS:** M776 Reader Register inputs and outputs are standard TTL levels.

**POWER:** Power dissipated in the M776 module is 5V at 470 mA.
The M901 module allows 36 lines to be used as signals and/or grounds. The 100Ω resistors connected in series with the module pins A2, B2, U1, and V1 are provided to afford some measure of protection if these pins are inadvertently connected to a source of supply voltage.

The recommended current per line is 100 mA (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 1968 BY DIGITAL EQUIPMENT CORPORATION

<table>
<thead>
<tr>
<th>REFERENCE DESIGNATION</th>
<th>DESCRIPTION</th>
<th>PARTS LIST</th>
<th>PART NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLEXPRINT CABLE #1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLEXPRINT CABLE #2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TRANSISTOR &amp; DIODE CONVERSION CHART</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC</td>
</tr>
<tr>
<td>DEC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FLEXPRINT CABLE CONNECTOR M901</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQUIPMENT SIZE CODE NUMBER electromagnetic properties</td>
</tr>
</tbody>
</table>
The M902 module contains 18 terminating resistors connected to ground. Each resistor value is 100Ω, 1/4W at 5%. This single-height board replaces the output cable of the last memory used on the PDP-15 memory bus.

Two of these boards are required for each PDP-15 system.

Ground pins are:

C2; F2; J2; L2; N2; R2; U2;
A1; C1; F1; K1; N1; R1; and T1.

The following are the input, output, and power characteristics of the M902 module.

**INPUTS:** There are 18 inputs, one to each resistor.

**OUTPUTS:** There are no outputs.

**POWER:** The power dissipation of the M902 is 1.125W (maximum).
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1988 BY DIGITAL EQUIPMENT CORPORATION.

RI - R18
RES. 100 1/4W 5% CC

<table>
<thead>
<tr>
<th>PARTS LIST</th>
<th>A-PL-M902-0-0</th>
</tr>
</thead>
</table>

REFERENCE DESIGNATION
M902 TERMINATOR

PARTS LIST

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>PART NO.</th>
</tr>
</thead>
</table>

TRANISTOR & DIODE CONVERSION CHART

<table>
<thead>
<tr>
<th>DEC</th>
<th>EIA</th>
<th>DEC</th>
<th>EIA</th>
</tr>
</thead>
</table>

RESISTOR

TERMINATOR M902
The M904 connector is a single-size, double-sided board.

This connector provides high-density cable connections using coaxial cable. Provisions are made for connection of two 9-conductor coaxial cables to the M904 connector. Eighteen signal leads and grounds are used.

The signal leads are:

B1; D1; E1; H1; J1; L1; M1; P1; S1
D2; E2; H2; K2; M2; P2; S2; T2; and V2.

The common (ground) leads are:

A1; C1; F1; K1; N1; R1; T1;
C2; F2; J2; L2; N2; R2; and U2.
This is a standard single-height M-series board with 18 terminating resistors connected to ground. All the resistors are 68Ω, 1/4W at 5%.

GND Pins are: C2; F2; J2; L2; N2; R2; U2; A1; C1; F1; K1; N1; R1; and T1.

The following are the input, output, and power characteristics of the M909 module.

**INPUTS:** There are 18 inputs; one to each resistor.

**OUTPUTS:** There are no outputs.

**POWER:** The power dissipation of the M909 is 1.8W (maximum).

These boards replace the output cable of the last peripheral on the positive PDP-15 I/O bus.
UNLESS OTHERWISE INDICATED
RESISTORS ARE 68 1/4W 5%
The M910 module contains eighteen 68Ω terminating resistors. Each resistor is connected to a common +5V source. The resistors are used as load resistors to terminate the I/O bus lines in the PDP-15.

Power dissipation is 1.8W (minimum) and 7.2W (maximum).
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

Copyright by Digital Equipment Corporation.

+5V
GND

UNLESS OTHERWISE INDICATED:
CAPACITORS ARE 6.8 MFD
RESISTORS ARE 68 1/2W, 5%

Transistor & Diode Conversion Chart

DEC
EA
DEC
EA

Digital Equipment Corporation

M910

CP Terminator Card

M910-0-1

REV
The M911 module contains eighteen 100Ω terminating resistors. Each resistor is connected to a common +5V source. The resistors are used as load resistors to terminate all the memory bus lines at the CP end in the PDP-15.

Power dissipation is 1.25W (minimum) and 5.0W (maximum).
UNLESS OTHERWISE INDICATED
CAPACITORS ARE 68MFD
RESISTORS ARE 100 1/2W 5%
The M912 module is a double-height and double-sided FLIP CHIP connector card used in fabricating I/O bus interconnect cables for peripheral devices.

Four of these cards are required to fabricate a BC09B cable, and two cards are needed to fabricate a BC09C cable.
The M915 module is used in conjunction with the M901 module and a Flexprint cable to fabricate the I bus interconnect cable. The M915 module contains twenty-four 750Ω terminating resistors and twenty-four 0.01 μF bypass capacitors. Each resistor is connected to a common +5V source. The resistors are used as load resistors to terminate the I bus lines in the PDP-15 console, and the capacitors bypass the I bus lines to ground.

Power dissipation of the M915 module is 5V at 330 mA.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT © 1978 BY DIGITAL EQUIPMENT CORPORATION

RESISTORS ARE 390, 1/4 W, 5%

UNLESS OTHERWISE INDICATED
The M1701 Data Selector contains two DEC74153 Dual 4-Line-to-1-Line Data Selector/Multiplexer integrated circuits. These modules are used as input multiplexers in the ALU section of the FP15 Floating-Point Processor. Complete block schematics of these input multiplexers are shown on FP15 drawings D-BS-FP15-0-19 through -28.

For each section of each IC, one of four data inputs is selected by combinations of address input signals A and B. The selected data input is strobed to the output when the S (strobe) input goes low. Refer to the following truth table.

<table>
<thead>
<tr>
<th>Address Inputs</th>
<th>Data Inputs</th>
<th>Strobe</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A  B</td>
<td>0 1 2 3</td>
<td>S</td>
<td></td>
</tr>
<tr>
<td>x  x</td>
<td>x x x x</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0  0</td>
<td>0 x x x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0  0</td>
<td>1 x x x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1  0</td>
<td>x 0 x x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1  0</td>
<td>x 1 x x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0  1</td>
<td>x x 0 x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0  1</td>
<td>x x 1 x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1  1</td>
<td>x x x 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1  1</td>
<td>x x x 1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

x indicates irrelevancy. Address inputs A and B are common to both sections of each IC.

**INPUTS:** Each input represents 1 unit load.

**OUTPUTS:** Each output is capable of driving 10 unit loads.

**POWER:** Typical power dissipation is 170 mW for each IC on the module.
This schematic is furnished only for test and maintenance purposes. The circuits are proprietary in nature and should be treated accordingly.

Copyright 1970 by Digital Equipment Corporation

- Capacitors are 0.1uf, 100v, 20%
- IC's are DEC74153

Transistor & Diode Conversion Chart

<table>
<thead>
<tr>
<th>DEC</th>
<th>SMA</th>
<th>DEC</th>
<th>SMA</th>
</tr>
</thead>
</table>

Data Selector M1701

Printed Circuit Rev. D

Rev. X
The M1713 16-To-1 Data Selector contains a single DEC74150 integrated circuit. It is used in the output multiplexer section of the FP15 Floating-Point Processor where up to 16 major register outputs are selected for transfer to the common MPO bus. The block schematic of the output multiplexer is shown on D-BS-FP15-0-03 of the FP15 drawings.

Data inputs are selected by combinations of data select signals MXA, MXB, MXC, and MXD, which are generated by the multiplexer control logic shown on D-BS-FP15-0-05. The strobe inputs are wired to ground so that each IC is always enabled. A typical truth table for the 16-To-1 Data Selector is shown in the following table.

<table>
<thead>
<tr>
<th>Data Select Inputs</th>
<th>Data Input* Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>MXD MXC MXB MXA</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>DIR12</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>JEA12</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>ADD30</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>ADD12</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>FMQ30</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>FMQ12</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>FMB30</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>FMB12</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>EPB12</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>FMA30</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>FMA12</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>EPA12</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>IR12</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>BMB30</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>BMB12</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>MPI12</td>
</tr>
</tbody>
</table>

*Signal mnemonics vary as shown on D-BS-FP15-0-03. Note that the output is the complement of the selected input.

**Inputs:** Each input represents 1 unit load.

**Outputs:** The output is capable of driving up to 10 unit loads.

**Power:** Typical power dissipation is 200 mw.
UNLESS OTHERWISE INDICATED:
CAPACITORS ARE .01µF, 100V, 20%
IC IS A 74150

+5V

S2 5
T2 7
M1 6
M2 5
R1 4
R2 3
S1 2
L1 1
F1 23
H1 22
J1 21
M1 20
N2 19
L2 18
K2 17
N1 16
F2 15
H2 14
J2 13
N2 12
R2 9

+5V, A2

C2, C2, 35V

C2, C3

TRANSISTOR & DIODE CONVERSION CHART

DIGITAL EQUIPMENT CORPORATION

M173-0-1

PRINTED CIRCUIT REV.
The W010 module contains fifteen identical 10 mA clamped loads, each consisting of a resistor and a diode. Each load resistor is connected to a common -15V source. The clamping diodes are connected to a -3V source, which is obtained by a resistor-diode voltage divider.

Power dissipation of the W010 module is 15V at 250 mA.
THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.

COPYRIGHT 19•• BY DIGITAL EQUIPMENT CORPORATION

UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4; 5%
DIODES ARE 0664

CLAMPED LOADS WO10

TRANSISTOR & DIODE CONVERSION CHART

<table>
<thead>
<tr>
<th>DATE</th>
<th>CODE</th>
<th>DEC</th>
<th>DEC</th>
<th>CODE</th>
<th>DEC</th>
<th>DEC</th>
<th>DEC</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

B: BCS WO10-0-1

PRINTED CIRCUIT REV. A
W028

Cable Connector for Levels and Pulses

The W028 module provides cable connections to the FLIP CHIP mounting panel. The cable is a 19-conductor ribbon with 9 signal leads and 10 shields. The signal leads are connected to pins D, E, H, K, M, P, S, T, and V. The shields are internally connected together and to pins C, F, J, L, N, R, and U.
The W076 module is a universal interface module used in controlling a Teletype from logic using positive voltages of +5V or +10V. The module is soldered to a cable that connects the Teletype to a computer. Networks contained on the module set the current through the keyboard contacts and selector drive magnet. Either -15V or -30V can be used across the commutator.

Power dissipation of the W076 is +5V at 25 mA or +10V at 25 mA; -15V at 4 mA or -30V at 51 mA.
The W714 module contains two switches accessible at the back of the module. These switches are used as bank selection switches for the MM15 memory extension and the MX15A multiplexer.
The W850 module is a double-height FLIP CHIP connector card used in fabricating I/O bus interconnect cables for peripheral devices.

Two of these modules are used to terminate each side of a cable having 36 twisted pairs, thus forming the BL09A cable assembly. One wire of every twisted pair is connected to ground, while the signals carried by each of the 36 signal wires are clamped to -0.6V and -3.0V by diodes.

Power dissipation of the W850 module is 15V at 250 mA (maximum).