Preliminary

ICD 278
FOR
Z80

OPERATION
MANUAL

Copyright© 1984, ZAX Corporation. All Rights Reserved under International and Pan-American Copyright Conventions. No part of this publication may be reproduced in any manner whatsoever without written permission from ZAX Corporation.

Prepared by
ZAX Corporation
2572 White Road, Irvine, California 92714

Operation Manual: Part No. 20-100-06, Rev.B includes;

User's Guide (278/Z80) : Part No. 20-100-XX
Software Specification Guide (278/Z80): Part No. 20-100-XX
Command Reference Guide : Part No. 20-100-03

Printed: June 1984
# LIST OF EFFECTIVE PAGES

The total number of pages in this publication is 151, consisting of:

<table>
<thead>
<tr>
<th>Page No.</th>
<th>Issue Date/Revision Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>TITLE</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>B</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>I THROUGH VII</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>1-1 THROUGH 1-6</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>2-1 THROUGH 2-8</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>3-1 THROUGH 3-40</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4-1 THROUGH 4-2</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4A-1 THROUGH 4A-4</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4B-1 THROUGH 4B-2</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4C-1 THROUGH 4C-16</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4D-1 THROUGH 4D-4</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4E-1 THROUGH 4E-12</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4F-1 THROUGH 4F-4</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>4G-1 THROUGH 4G-8</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>11</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>5-1 THROUGH 5-12</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>6-1 THROUGH 6-20</td>
<td>JUNE 1984/REV.B</td>
</tr>
<tr>
<td>A THROUGH B</td>
<td>JUNE 1984/REV.B</td>
</tr>
</tbody>
</table>

**Note:** The pages affected by changes are noted by * and indicated by issue dates and revision letters printed next to the page number. The original issue of this publication is Revision B, June 1984.
# TABLE OF CONTENTS

## PART I - USER'S GUIDE

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td></td>
</tr>
<tr>
<td>INTRODUCTION and DESCRIPTION</td>
<td>1-1</td>
</tr>
<tr>
<td>Introduction</td>
<td>1-1</td>
</tr>
<tr>
<td>Description</td>
<td>1-1</td>
</tr>
<tr>
<td>ICD Major Components</td>
<td>1-2</td>
</tr>
<tr>
<td>Specifications (General)</td>
<td>1-3</td>
</tr>
<tr>
<td>Specifications (Emulation)</td>
<td>1-4</td>
</tr>
<tr>
<td>II</td>
<td></td>
</tr>
<tr>
<td>CONTROLS and COMPONENTS</td>
<td>2-1</td>
</tr>
<tr>
<td>Introduction</td>
<td>2-1</td>
</tr>
<tr>
<td>ICD Control and Component</td>
<td>2-1</td>
</tr>
<tr>
<td>Description</td>
<td>2-1</td>
</tr>
<tr>
<td>Top View</td>
<td>2-1</td>
</tr>
<tr>
<td>Side View</td>
<td>2-1</td>
</tr>
<tr>
<td>End View (A)</td>
<td>2-2</td>
</tr>
<tr>
<td>Baud Rate Switch Settings</td>
<td>2-3</td>
</tr>
<tr>
<td>End View (B)</td>
<td>2-4</td>
</tr>
<tr>
<td>External Break Connector</td>
<td>2-5</td>
</tr>
<tr>
<td>Event Trigger Connector</td>
<td>2-5</td>
</tr>
<tr>
<td>CPU Plug Probe</td>
<td>2-6</td>
</tr>
<tr>
<td>External Break Cable</td>
<td>2-7</td>
</tr>
<tr>
<td>External Trigger Cable</td>
<td>2-7</td>
</tr>
<tr>
<td>III</td>
<td></td>
</tr>
<tr>
<td>SYSTEM CONFIGURATION/START-UP SEQUENCE and COMMAND GUIDE</td>
<td>3-1</td>
</tr>
<tr>
<td>Introduction</td>
<td>3-1</td>
</tr>
<tr>
<td>System Configuration</td>
<td>3-2</td>
</tr>
<tr>
<td>Start-up Sequence</td>
<td>3-3</td>
</tr>
<tr>
<td>Command Guide</td>
<td>3-5</td>
</tr>
<tr>
<td>IV</td>
<td></td>
</tr>
<tr>
<td>TECHNICAL REFERENCES</td>
<td>4-1</td>
</tr>
<tr>
<td>Introduction</td>
<td>4-1</td>
</tr>
<tr>
<td>A - Emulation Select Switch</td>
<td>4A-1</td>
</tr>
<tr>
<td>B - Data Bus Emulation Connector</td>
<td>4B-1</td>
</tr>
<tr>
<td>C - Serial Interface</td>
<td>4C-1</td>
</tr>
<tr>
<td>S-791 SIO Module Description</td>
<td>4C-1</td>
</tr>
<tr>
<td>Transmission Format Switch</td>
<td>4C-2</td>
</tr>
<tr>
<td>Serial Interface Specifications</td>
<td>4C-3</td>
</tr>
<tr>
<td>RS-232C Interface (Terminal)</td>
<td>4C-4</td>
</tr>
<tr>
<td>RS-232C Interface (Host/Aux)</td>
<td>4C-5</td>
</tr>
<tr>
<td>Current Loop Interface</td>
<td>4C-7</td>
</tr>
<tr>
<td>TTL Interface (Terminal)</td>
<td>4C-9</td>
</tr>
<tr>
<td>TTL Interface (Host/Aux)</td>
<td>4C-10</td>
</tr>
<tr>
<td>Control Signal Timing</td>
<td>4C-12</td>
</tr>
</tbody>
</table>
Section

IV
(cont.)

D - ICD Program Memory
User Memory
Memory Mapping

4D-1
4D-2
4D-3

E - CPU Emulation
ICD Program Memory Cycle
Z80 Machine Cycles
Clock Switch
Reset Switch
Monitor Switch (Interrupt)
Bus Control
REFRESH Signal
Signal Timing

4E-1
4E-2
4E-3
4E-5
4E-7
4E-8
4E-9
4E-10
4E-11

F - Probes
Event Trigger Probe
Emulation Qualify
Output Probe
Map Control Probe

4F-1
4F-2
4F-3

G - Control Modules
Introduction and Description
S-730 Indicator Panel
S-791 Serial Interface Output
S-795 Realtime Trace Storage
S-793 Central Processing Unit
S-792 Emulation Memory Unit
ICD Disassembly/Module
Removal

4G-1
4G-2
4G-3
4G-4
4G-5
4G-6
4G-7
# PART II - SOFTWARE SPECIFICATION GUIDE

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION and DESCRIPTION</td>
<td>II</td>
</tr>
<tr>
<td>Introduction</td>
<td>II</td>
</tr>
<tr>
<td>Description</td>
<td>II</td>
</tr>
</tbody>
</table>

## V SOFTWARE COMMANDS

<table>
<thead>
<tr>
<th>Introduction</th>
<th>5-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZICE Keywords</td>
<td>5-2</td>
</tr>
<tr>
<td>ZICE Format</td>
<td>5-3</td>
</tr>
<tr>
<td>Load Command</td>
<td>5-5</td>
</tr>
<tr>
<td>Save Command</td>
<td>5-6</td>
</tr>
<tr>
<td>Verify Command</td>
<td>5-7</td>
</tr>
<tr>
<td>Quit Command</td>
<td>5-8</td>
</tr>
</tbody>
</table>

Z Subcommands
- Z Log Subcommand | 5-8 |
- Z Batch Subcommand | 5-8 |
- Z Comment | 5-9 |
- Z Wait Subcommand | 5-9 |
- Z Directory Subcommand | 5-10 |
- Z Help Subcommand | 5-10 |
- Z Repeat Subcommand | 5-11 |
- Z Print Subcommand | 5-11 |

## VI HOST COMPUTER SYSTEM COMMUNICATION

<table>
<thead>
<tr>
<th>Introduction</th>
<th>6-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Communication Terminology</td>
<td>6-2</td>
</tr>
<tr>
<td>System Configuration</td>
<td>6-3</td>
</tr>
</tbody>
</table>

Idle
- Idle Program | 6-4 |
- Idle Program Flowchart | 6-5 |

Display Text
- Display Text Sequence | 6-6 |
- Display Text Sequence Diagram | 6-6 |
- Display Text Program | 6-7 |
- Display Text Flowchart | 6-7 |

Command Input Request Program
- Command Input Request Sequence | 6-8 |
- Command Input Request Sequence Diagram | 6-8 |
- Command Request Program | 6-9 |
- Command Request Flowchart | 6-9 |

Object File Load/Verify
- Object File Load/Verify Sequence | 6-10 |
- Object File Load/Verify Sequence Cont. | 6-11 |
- Object File Load/Verify Sequence Diagram | 6-11 |
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>VI (cont.)</td>
<td></td>
</tr>
</tbody>
</table>

Object File Save

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Object File Save Sequence</td>
<td>6-12</td>
</tr>
<tr>
<td>Object File Save Sequence Diagram</td>
<td>6-13</td>
</tr>
</tbody>
</table>

Z Command

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z Command Sequence</td>
<td>6-14</td>
</tr>
<tr>
<td>Z Command Sequence Diagram</td>
<td>6-14</td>
</tr>
<tr>
<td>Z Command Program</td>
<td>6-15</td>
</tr>
<tr>
<td>Z Command Flowchart</td>
<td>6-15</td>
</tr>
</tbody>
</table>

Quit

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quit Sequence</td>
<td>6-17</td>
</tr>
<tr>
<td>Quit Sequence Diagram</td>
<td>6-17</td>
</tr>
<tr>
<td>Quit Program</td>
<td>6-17</td>
</tr>
<tr>
<td>Quit Flowchart</td>
<td>6-17</td>
</tr>
</tbody>
</table>

Display Symbolic Text

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display Symbolic Text Sequence</td>
<td>6-18</td>
</tr>
<tr>
<td>Display Symbolic Text</td>
<td></td>
</tr>
<tr>
<td>Sequence Diagram</td>
<td>6-18</td>
</tr>
<tr>
<td>Display Symbolic Text Program</td>
<td>6-19</td>
</tr>
<tr>
<td>Display Symbolic Text Flowchart</td>
<td>6-19</td>
</tr>
</tbody>
</table>

Console Key Check

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Console Key Check Sequence</td>
<td>6-20</td>
</tr>
<tr>
<td>Console Key Check</td>
<td></td>
</tr>
<tr>
<td>Sequence Diagram</td>
<td>6-20</td>
</tr>
</tbody>
</table>
# LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>ICD Controls and Components</td>
<td>2-1</td>
</tr>
<tr>
<td>2-2</td>
<td>ICD Controls and Components, cont.</td>
<td>2-2</td>
</tr>
<tr>
<td>2-3</td>
<td>ICD Controls and Components, cont.</td>
<td>2-4</td>
</tr>
<tr>
<td>2-4</td>
<td>CPU Plug Probe</td>
<td>2-6</td>
</tr>
<tr>
<td>2-5</td>
<td>External Break Cable Diagram</td>
<td>2-7</td>
</tr>
<tr>
<td>2-6</td>
<td>Event Trigger Cable Diagram</td>
<td>2-7</td>
</tr>
<tr>
<td>4-A.1</td>
<td>Emulation Select Switch</td>
<td>4A-1</td>
</tr>
<tr>
<td>4-A.2</td>
<td>E. S. Switch Factory Settings</td>
<td>4A-1</td>
</tr>
<tr>
<td>4-A.3</td>
<td>Emulation Data Bus Block Diagram</td>
<td>4A-2</td>
</tr>
<tr>
<td>4-A.4</td>
<td>Emulator READ Signal Block Diagram</td>
<td>4A-3</td>
</tr>
<tr>
<td>4-A.5</td>
<td>Wait States</td>
<td>4A-4</td>
</tr>
<tr>
<td>4-B.1</td>
<td>DB. EMUL (Data Bus Emulation) Connector</td>
<td>4B-1</td>
</tr>
<tr>
<td>4-B.2</td>
<td>DB. EMUL Connector Configuration</td>
<td>4B-2</td>
</tr>
<tr>
<td>4-C.1</td>
<td>S-791 SIO Module</td>
<td>4C-1</td>
</tr>
<tr>
<td>4-C.2</td>
<td>Transmission Format Switch</td>
<td>4C-2</td>
</tr>
<tr>
<td>4-C.3</td>
<td>RS-232C Standard Jumper Settings</td>
<td>4C-6</td>
</tr>
<tr>
<td>4-C.4</td>
<td>CLI Standard Jumper Settings</td>
<td>4C-8</td>
</tr>
<tr>
<td>4-C.5</td>
<td>TTL Standard Jumper Settings</td>
<td>4C-11</td>
</tr>
<tr>
<td>4-C.6</td>
<td>BUSY and DTR Input Signal Diagram</td>
<td>4C-12</td>
</tr>
<tr>
<td>4-C.7</td>
<td>BUSYOUT and DSR Output Signal Diagram</td>
<td>4C-13</td>
</tr>
<tr>
<td>4-C.8</td>
<td>RSTP Output Signal Diagram</td>
<td>4C-13</td>
</tr>
<tr>
<td>4-C.9</td>
<td>S-771 SIO Interface Circuit Diagram (Terminal)</td>
<td>4C-14</td>
</tr>
<tr>
<td>4-C-10</td>
<td>S-771 SIO Interface Circuit Diagram (Host/Aux)</td>
<td>4C-15</td>
</tr>
<tr>
<td>4-D.1</td>
<td>ICD Program Memory Diagram</td>
<td>4D-1</td>
</tr>
<tr>
<td>4-D.2</td>
<td>User Memory Timing Diagram</td>
<td>4D-2</td>
</tr>
<tr>
<td>4-D.3</td>
<td>Mapping Configuration</td>
<td>4D-3</td>
</tr>
<tr>
<td>4-E.1</td>
<td>Emulator/Target System Interface</td>
<td>4E-1</td>
</tr>
<tr>
<td>4-E.2</td>
<td>Clock Configuration</td>
<td>4E-5</td>
</tr>
<tr>
<td>4-E.3</td>
<td>Setting of Internal Clock</td>
<td>4E-6</td>
</tr>
<tr>
<td>4-E.4</td>
<td>Reset Configuration</td>
<td>4E-7</td>
</tr>
<tr>
<td>4-E.5</td>
<td>Interrupt Signal Configuration</td>
<td>4E-8</td>
</tr>
<tr>
<td>4-E.6</td>
<td>BUSRQ Signal Configuration</td>
<td>4E-9</td>
</tr>
<tr>
<td>4-E.7</td>
<td>REFRESH Signal Configuration</td>
<td>4E-10</td>
</tr>
<tr>
<td>4-F.1</td>
<td>Event Trigger Output Timing Diagram</td>
<td>4F-1</td>
</tr>
<tr>
<td>4-F.2</td>
<td>Emulation Qualify Output Timing Diagram</td>
<td>4F-2</td>
</tr>
<tr>
<td>4-F.3</td>
<td>Map Control Timing Configuration</td>
<td>4F-3</td>
</tr>
</tbody>
</table>
LIST OF TABLES

Table | Title | Page
--- | --- | ---
2-1 | ICD Baud Rates | 2-3
2-2 | External Break Connector | 2-5
2-3 | Event Trigger Connector | 2-5
3-1 | System Configuration | 3-2
3-2 | Start-Up Sequence | 3-3
4-C.1 | RS232C Interface Pin Designation (Terminal) | 4C-4
4-C.2 | RS232C Interface Pin Designation (Host/Aux) | 4C-5
4-C.3 | Current Loop Interface Pin Designation (Term/Host/Aux) | 4C-7
4-C.4 | TTL Interface Pin Designation (Terminal) | 4C-9
4-C.5 | TTL Interface Pin Designation (Host/Aux) | 4C-10
4-C.1 | Emulator Bus Connector - Pin Assignment | 4C-5
4-E.1 | ICD-278 Signal Timing Diagram | 4E-11
SECTION I
INTRODUCTION and DESCRIPTION

INTRODUCTION

This Operation Manual contains information concerning the ZAX ICD-278 for Z80 IN-CIRCUIT EMULATOR. Revision and update information is contained in supplements issued periodically to Operation Manual recipients.

Part I of this manual acts as a USER'S GUIDE and describes the ICD-278, including controls, system configuration, and start-up sequence. A system command guide with general examples is included in Part I. This guide illustrates and explains the basic command syntax parameters and functions of the ICD commands. A complete listing of Technical References may also be found in Part I. ICD communication with a Host Computer system is contained in Part II; SOFTWARE SPECIFICATION GUIDE, and describes the proper connection, communication protocol and program construction.

Always refer to the specific information you are concerned with, as general knowledge of certain operations and procedures may not prove fully satisfactory in obtaining the desired results; moreover, the design engineer is highly encouraged to become familiar with the entire contents of this manual in order to thoroughly realize the ICD-278's capabilities.

DESCRIPTION

The ZAX ICD-278 IN-CIRCUIT EMULATOR functions as a stand-alone device for developing and maintaining hardware and software of Z80B microprocessors. The ICD-278 comes standard with 64K Bytes of static memory for mapping, displays in HEX/ASCII or disassembled Intel code with a 2K by 40 real time trace buffer and 29 major software commands.

For field applications, the ICD-278 can be connected to any communications device that has either RS232C or 20 mA current loop input.
Terminology:
- **ICD 278**
- **In-Circuit Probe**
- **TERMINAL Connector**
- **HOST/AUX Connector**

**ICD Major Components**
<table>
<thead>
<tr>
<th>SPECIFICATIONS (General)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Dimensions</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Probe Length</strong></td>
</tr>
<tr>
<td><strong>Weight</strong></td>
</tr>
<tr>
<td><strong>Power Requirements</strong></td>
</tr>
<tr>
<td><strong>Operating Temperature</strong></td>
</tr>
<tr>
<td><strong>Storage Temperature</strong></td>
</tr>
<tr>
<td><strong>Humidity</strong></td>
</tr>
<tr>
<td><strong>Processors</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Memory Size</strong></td>
</tr>
<tr>
<td><strong>Memory Mapping</strong></td>
</tr>
<tr>
<td><strong>Real Time Trace Buffer</strong></td>
</tr>
<tr>
<td><strong>System Commands</strong></td>
</tr>
<tr>
<td><strong>Usable I/O Ports</strong></td>
</tr>
<tr>
<td><strong>Breakpoints</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Communication Ports</strong></td>
</tr>
<tr>
<td><strong>Baud Rates</strong></td>
</tr>
<tr>
<td><strong>Operating Temperature</strong></td>
</tr>
<tr>
<td><strong>Storage Temperature</strong></td>
</tr>
<tr>
<td><strong>Humidity</strong></td>
</tr>
</tbody>
</table>
SPECIFICATIONS (Emulation)

Applied CPU

<table>
<thead>
<tr>
<th>CPU</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z80</td>
<td>500K, 2.5 MHz</td>
</tr>
<tr>
<td>Z80A</td>
<td>500K, 4 MHz</td>
</tr>
<tr>
<td>Z80B</td>
<td>500K, 6 MHz</td>
</tr>
</tbody>
</table>

Memory Area

Program memory: The entire area of the program memory (64K-bytes) is open. This memory is composed of high-speed static RAM.

User memory: The entire area of 64K-byte memory space is open to the target system.

Mapping: Both the program and user memory can be mapped in 1K-byte units. Four types of mapping modes are available:

- User Memory
- Emulation Read/Write Memory
- Emulation Read Only Memory
- Non Memory

I/O Port: All 256 ports are open.

Breakpoints: 3 Hardware, 8 Software and External trigger break.

Hardware Break specification: A,B,C and Event trigger

A,B,C Breaks: Address 16 bits, BHE. Each bit may be specified 0,1 or "don't care."

Status: OP code fetch
Memory access
Memory read
Memory write
I/O access
I/O read
I/O write
Execution of instruction

Arm: Break occurs only at the breakpoint after an event trigger is generated.
Event Trigger
break :Address 16 bits, BHE. Each bit may be specified 0,1 or "don't care."

Status:
OP code fetch Memory access
Memory read Memory write
I/O access I/O read
I/O write Instruction execution

Data: 8 bits. Each bit may be specified 0,1 or "don't care."

External Trigger
break :Breakpoint; 1 channel - TTL level
Functional specification; HIGH edge or LOW edge.

Software Break :8 points; 0 - 7
User breakpoint :Any point may be specified by using the LDA, A instruction.

Specification :Specify enable/disable of all software points.

Function :A break is caused in the target system when the CPU reads 7FH as an OP code (which represents a LDA,A instruction). Its execution does not effect the registers or flags. Software breaks are suppressed when disabled.

Realtime trace :The addresses, data and status during emulation may be stored in storage memory in realtime.

Trace capacity :2K x 32 bits
Fixed trace data :A0-15, D0-7, MREQ;IORQ, RD;WR, MI

Trigger function :End monitor
Begin monitor
End event
Begin event
Center event
Multiple event

Realtime counter :Count bit width; 32 bit
Count time; 716 sec, 6 MHz
SECTION II
CONTROLS and COMPONENTS

INTRODUCTION

This section introduces the various controls, components and functions of the ICD-278. The system controls are represented by four different views of the unit. The user may also wish to examine the photographs of the ICD-278 found at the beginning of Section I.

1. POWER switch. This switch is used to supply power to the ICD-278.

2. CLOCK select switch. This switch is used to select between the external target (EXT) and the internal clock (INT).

3. RESET switch. This momentary switch is used to reset the ICD-278 monitor. It is activated when the MONITOR lamp is on.

4. MONITOR break switch. This momentary switch is used to return control to the ICD monitor during emulation.

5. HALT lamp. This LED comes on when the ICD CPU has stopped after executing a HALT instruction or when BUSY ACKNOWLEDGE (BUSAK) is in progress.

6. MONITOR lamp. This LED comes on to indicate that control is currently in the ICD monitor. It is off during emulation.

7. ICE (In-circuit Enable) lamp. This LED comes on when the ICD is operating in the incircuit mode (I1 or I2) with the target system.

8. POWER lamp. This LED comes on when the ICD is on.

9. POWER select switch. This switch is used to select the proper power requirements for the ICD. Set the switch to 110/117V to run on a power supply of 110-120VAC or select 200/240V to run on a power supply of 200-240VAC. Set this switch BEFORE connecting the power plug.

10. Power connector. This connector is for the AC power plug.
Figure 2-1. ICD Controls and Components
10 TERMINAL port connector. This connector attaches a console to the ICD-278. In a standalone configuration (LOCAL), it is used to input or output ICD operator commands. In REMOTE mode it is used for an auxiliary I/O.

11 HOST/AUX (Host/Auxiliary) port connector. This connector is used to connect a Host Computer system or auxiliary I/O to the ICD-278. In a standalone configuration (LOCAL), objects, registers or memory dumps interface to a host computer, printer, teletypewriter, etc., thru this port. In REMOTE mode it can be used to input or output ICD operator commands under control of the host computer.

12 LOCAL/REM (Local/Remote) select switch. This switch is used to select the ports through which the ICD operator commands are entered.

13 DCE/DTE select switch. This switch is used to set the HOST/AUX port to RS232C data terminal equipment(DTE) or data circuit-terminating equipment(DCE). Factory setting is DTE.

Figure 2-2. ICD Controls and Components
BAUDRATE set switch. This switch is used to set the baud rates for the TERMINAL and the HOST/AUX port (Table 2-1). To set the baud rate, turn dial using flat-head screwdriver or equivalent.

NOTE: There are 14 usable baud rates available. Baud rate switch numbers E and F are not recommended.

Factory setting = 1(9600bps) for TERMINAL and HOST/AUX ports.

<table>
<thead>
<tr>
<th>TERMINAL</th>
<th>HOST/AUX</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image.png" alt="Diagram of TERMINAL and HOST/AUX ports" /></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BAUD RATE SET SWITCH NO.</th>
<th>BAUD RATE(BPS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19,200</td>
</tr>
<tr>
<td>1</td>
<td>9,600</td>
</tr>
<tr>
<td>2</td>
<td>4,800</td>
</tr>
<tr>
<td>3</td>
<td>2,400</td>
</tr>
<tr>
<td>4</td>
<td>1,200</td>
</tr>
<tr>
<td>5</td>
<td>600</td>
</tr>
<tr>
<td>6</td>
<td>300</td>
</tr>
<tr>
<td>7</td>
<td>150</td>
</tr>
<tr>
<td>8</td>
<td>75</td>
</tr>
<tr>
<td>9</td>
<td>110</td>
</tr>
<tr>
<td>A</td>
<td>134.5</td>
</tr>
<tr>
<td>B</td>
<td>200</td>
</tr>
<tr>
<td>C</td>
<td>1,800</td>
</tr>
<tr>
<td>D</td>
<td>2,000</td>
</tr>
<tr>
<td>E</td>
<td>--</td>
</tr>
<tr>
<td>F</td>
<td>--</td>
</tr>
</tbody>
</table>

Table 2-1. ICD Baud Rates
15 CPA In-circuit probe plug connector.
16 CPB In-circuit probe plug connector.

NOTE: It is not necessary to connect the in-circuit when running the ICD in the IO mode (in-circuit mode 0) only.

CAUTION: DO NOT REVERSE PLUG PROBE CONNECTIONS. CPA/CPB MISMATCH WILL CAUSE DAMAGE TO THE ICD-278.

17 DB. EMUL (Data Bus Emulator) connector. This connects directly to the data bus of a target system (in-circuit) when decoding the 'RET I' instruction (See Technical References).

18 EXT. BRK. (External Break) connector. This is used to connect an external break cable to the ICD (Table 2-2).

19 EVENT TRG. (Event Trigger) connector. This is used to connect an event trigger cable to the ICD (Table 2-3).

20 E.M.SEL (Emulation Select) switch. This switch is used to set the machine cycle operation of the target system (See Technical References).

Figure 2-3. ICD Controls and Components
**Table 2-2. External Break Connector Diagram**

- **Ground.** Connects to the target system GND line.
- **Mapping Control.** Setting this terminal to LOW level during IN-CIRCUIT MODE emulation sets all mapping to the user memory side. It is used when 64K (or more) bytes of memory are selectively used on the target system.
- **Not connected.**
- **External Break.** External trigger input terminal. This causes the ICD to generate a break using a TTL signal at any arbitrary point in a target system.

---

**Table 2-3. Event Trigger Connector Diagram**

- **Ground.** Connects to the target system GND line.
- **Emulation Qualify.** Outputs a LOW level (TTL) signal while the ICD is emulating the target system.
- **Event Trigger.** Outputs a LOW level pulse (TTL; min 150 ns at 6 MHz) when event conditions match. Used as a trigger for logic analyzer, synchroscope, etc.
CSA/CSB In-circuit Probe Socket Connector (Figure 2-4) Connects CPA to CSA and CPB to CSB.

21 CSA In-circuit Socket A.
22 CSB In-circuit Socket B.
23 Pin #1 Plugs into CPU socket. Note proper polarity.
24 Polarity mark.
25 Pin #1.

Figure 2-4. CPU Plug Probe
External Break Cable (Figure 2-5). Connects to the EXT. BRK. socket of the unit.

26 External Break Probe (red).
27 Map Control Probe (yellow).
28 Ground clip (black).

Figure 2-5. External Break Cable

Event Trigger Cable (Figure 2-6). Connects to the Event TRG. socket of the unit.

29 Event Trigger Probe (green).
30 Emulation Qualifier Probe (white).
31 Ground clip (black).

Figure 2-6. Event Trigger Cable
SECTION III

SYSTEM CONFIGURATION / START-UP / COMMAND GUIDE

This section introduces the user to the various ICD system configurations, including communication with host computer systems. Refer to this section when interfacing the ICD-278 to other devices. This section also shows the correct start-up procedure for the ICD-278.

Additionally, a complete listing of emulator commands and examples are included in this section. Before using the emulator, first construct the proper system configuration for the ICD-278 and then execute the start-up sequence.

The ICD-278 may be set up to run in one of three different system configurations:

1) LOCAL Basis (standalone configuration)

   In this mode the ICD-278 is connected to a console terminal thru which commands may be entered. The Host/Aux port may be used to connect a printer, teletypeewriter, etc. Hardcopy operations may then be produced by issuing a "Print" command.

2) LOCAL Basis (standalone with host computer)

   In this mode the ICD-278 performs object file input/output with a host computer. ICD operator commands may be entered from the console terminal. The "User" command enables direct communication between the ICD console terminal and the host computer.

3) REMOTE Basis

   In this mode input/output from the host computer is performed by the utility software program; ZICE. The ICD-278 may be furnished with the ZICE command for batch processing and other applications (see Part II, Software Specification Guide).

The three system configurations are illustrated by symbolic notation (Table 3-1). The start-up sequence is then performed (Table 3-2) after constructing the proper system configuration. The ICD-278 is initialized when its mainframe is first powered up or when the RESET switch is pressed after powering up.
<table>
<thead>
<tr>
<th><strong>SYSTEM CONFIGURATION</strong></th>
<th><strong>ICD</strong></th>
<th><strong>LOCAL</strong></th>
<th><strong>DCE</strong></th>
<th><strong>TERMINAL</strong></th>
<th><strong>HOST/AUX</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCAL (standalone)</td>
<td><img src="image1" alt="Diagram" /></td>
<td><img src="image2" alt="Diagram" /></td>
<td><img src="image3" alt="Diagram" /></td>
<td><img src="image4" alt="Diagram" /></td>
<td><img src="image5" alt="Diagram" /></td>
</tr>
<tr>
<td>LOCAL (standalone with Host Computer)</td>
<td><img src="image6" alt="Diagram" /></td>
<td><img src="image7" alt="Diagram" /></td>
<td><img src="image8" alt="Diagram" /></td>
<td><img src="image9" alt="Diagram" /></td>
<td><img src="image10" alt="Diagram" /></td>
</tr>
<tr>
<td>REMOTE</td>
<td><img src="image11" alt="Diagram" /></td>
<td><img src="image12" alt="Diagram" /></td>
<td><img src="image13" alt="Diagram" /></td>
<td><img src="image14" alt="Diagram" /></td>
<td><img src="image15" alt="Diagram" /></td>
</tr>
</tbody>
</table>

**Table 3-1. System Configuration**
System Configuration Description

Use Table 3-1 to establish the correct system configuration for the LOCAL or REMOTE modes. Before constructing the system make sure that the power to each component is OFF.

First set the LOCAL/REM and DCE/DTE switches to the positions specified in the configuration diagram.

The ICD-278 uses three cables to connect it to various communication devices and the target system. The two blue-colored ribbon cables are used to connect the ICD to: 1) a console terminal through the TERMINAL port connector, and 2) an auxiliary printer or a host computer (Figure 2-2). Connect these cables to the device selected and then to the ICD HOST/AUX or TERMINAL port male sockets.

The CPU Plug Probe cable (Figure 2-4) connects the ICD to the target processor socket. Remove the existing CPU (Z80) from the target system and insert the plug probe (Z80 40-pin end) into the adaptor socket and then carefully insert the assembly into the target system CPU socket. Do not bend the pins.

NOTE: Do not place the cables close to the power supply or interference will result.

Next connect the CSA/CSB Incircuit sockets to the ICD CPA/CPB connectors (Figure 2-3 and 2-4). The cable with the longest length (CSB socket B) MUST be connected to the UPPER (CPB) Incircuit plug probe connector on the ICD.

NOTE: THE CABLE WITH THE LONGEST LENGTH (CSB) MUST BE CONNECTED TO THE UPPER INCIRCUIT PLUG PROBE CONNECTOR (CPB).

CAUTION: DO NOT REVERSE PLUG PROBE CONNECTIONS. MISMATCH OF CSA/CSB AND CPA/CPB WILL CAUSE SEVERE DAMAGE TO THE ICD-278.

Once the system is constructed, refer to the ICD start-up sequence illustrated in Table 3-2.
Connect the ICD and target system to the same primary power supply. Be sure all power is OFF before connecting components.

Select the proper voltage requirement by setting the POWER select switch located on the ICD mainframe.

Set the CLOCK switch located on the ICD Operator Panel to either EXT (External/Target clock) or INT (Internal/ICD clock).

Turn the target system power ON.

Turn the console terminal power ON.

Turn the ICD power ON. A response message will then be displayed on the console terminal, after which the ICD will wait for a command entry.

Table 3-2. ICD Start-up Sequence
COMMAND GUIDE

The information contained in this COMMAND GUIDE relates to the ZAX ICD-278 for Z80 series emulators.

This Command Guide contains two parts. Part one acts as a reference guide and details the format and parameters of each command. Part two is a quick-reference guide that omits the parameter explanations for the experienced operator.

The ICD-278 for Z80 is capable of executing 29 major software commands. A portion of these commands are divided into various sub-groups for a total of 61 different command formats.

*Example of command format structure:

1. History format display - displays in disassembled or machine cycle format;

2. \*H M|D , int.point , term.point (cr)

3. M D
   4. **:display in machine cycle format.
   5. 7:display with assembled codes.

6. int.point
   5. :display or search initiation storage pointer [decimal 1 to 2047]

7. term.point
   6. :display or search termination storage pointer [decimal 1 (default to 2047)]

Where -

1. - Command name.
2. - Command description.
3. - Command format including available parameters.
4. - User supplied keywords, showing input choices.
5. - User supplied address/data keywords.
6. - Address/data parameters.
7. - Keyword/address/data explanations.
Assemble

Break status
Hardware Break specification
Hardware Break designation
Software Break specification
Software Break designation
Software Break op code specification
External Break hi/lo designation
External Break on/off designation
Event Break designation
Timeout Break designation
Write protect Break designation
Hardware arm/individual designation
Break initialize
Break event with passcount

Calculation
Compare
Disassemble
Dump

Event status
Event specification
Event designation

Examine only
Examine and change
Fill
Go

History - realtime trace status
History - realtime trace counter reset
History - monitor trigger storage
History - event trigger
History - format display
History - search

Identification
Incircuit status
Incircuit specification
Load
Move
Mapping status
Mapping specification
Next

Offset status
Offset specification
Pin status
Pin specification

Port examination
Port examination and change
Print
Quit
Register status
Register reset
Register change

Save
Search
Supervisor status
Supervisor specification

Trace status
Trace designation
Trace specification

User
Verify
Zice
Command Notes:

*Keywords/key characters are displayed as; M / , etc, or as BOLD characters. They represent words, letters, and characters which must be entered. Any combination of upper/lower case letters may be used.

*Lowercase letters show items which the user must supply, such as "filename" in which the user would enter the name of a selected file.

*A vertical line "|" is shown to indicate a choice between separated information which must be selected, such as;

```
ON|OFF
```

ON or OFF may be entered, but not both.

*Include all punctuation such as commas, equal signs, colons, slashes, feature keys. Etc.

*Available address/data parameters are given at the end of the explanations and grouped as "[hex16/hexdata/ L byte/ASCII 32, etc]."

These address/data parameters include;

- `[hex16]`: hexadecimal 16-bit memory address.
- `[hexdata]`: word or byte data (8/16 bit). Valid range is 0-F and X.
- `[L byte]`: number of bytes. Hexadecimal 16-bit, 0-F.
- `[ASCII 32]`: ASCII codes. All ASCII A thru Z characters(32) are available.
- `decimal`: decimal values are specified within the brackets.

*Commands are divided into different sub-groups based on their operation. This is shown whenever one command can perform several different functions, such as the Event Command. In this case such sub-groups as Status, Designation and Specification are used.

Status means; COMMAND name (cr).
Designation means; COMMAND name ON/OFF or ON/OFF/CLR.
Specification means; COMMAND name address, data, etc.

Other sub-groups are individually identified by selective titles (i.e. COMMAND: change, reset, display, etc).
INTERRUPTION Process

Emulation stop
with GO command : press MONITOR swith on Operator Panel.

Stop : pressing <ESC> key on console keyboard stops the corresponding command.

Interrupt <SP> : pressing the (space) bar on the console keyboard interrupts sequence after one line is displayed on screen. To restart display, press (space) bar again.

<DC3> : pressing the (CTR-S) key on the console keyboard immediately interrupts display.

<DC1> : pressing the (CTL-Q) key on the console keyboard restarts the interruption.

INPUT STATEMENT CORRECTION

Correction of one character : <DEL> (delete) Data is cancelled by the number of Rub out specifications and the corresponding characters are displayed.

Backspace : <BS> (backspace) Backspace operation is performed by the specified number and corresponding data cancelled.

Cancellation of all data entry : <NAK> Pressing (CTL-U) cancels all entry data.
## Error Messages

<table>
<thead>
<tr>
<th>ERROR MESSAGE</th>
<th>COMMAND OCCURRENCE</th>
<th>DISPLAYED WHEN;</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNABLE BREAK ADDRESS</td>
<td>Break</td>
<td>a software break is specified in the non-RAM area</td>
</tr>
<tr>
<td></td>
<td>Go</td>
<td></td>
</tr>
<tr>
<td>MULTI BREAK ADDRESS</td>
<td>Break</td>
<td>a software break is duplicated at the same address</td>
</tr>
<tr>
<td></td>
<td>Go</td>
<td></td>
</tr>
<tr>
<td>WARNING UNABLE SOFT BREAK</td>
<td>Break</td>
<td>a software break is set at the address presently not mapped in RAM</td>
</tr>
<tr>
<td>*** FILE NOT FOUND</td>
<td>All</td>
<td>no file exists</td>
</tr>
<tr>
<td>*** DISK READ ERROR</td>
<td>All</td>
<td>a disk read error occurs</td>
</tr>
<tr>
<td>*** DISK WRITE ERROR</td>
<td>All</td>
<td>a sum check error occurs</td>
</tr>
<tr>
<td>*** NO DIRECTORY SPACE</td>
<td>All</td>
<td>no blank area available</td>
</tr>
<tr>
<td>C?&gt;</td>
<td>All</td>
<td>a command code error occurs</td>
</tr>
<tr>
<td>P?&gt;</td>
<td>All</td>
<td>a parameter code error occurs</td>
</tr>
<tr>
<td>/?&gt;</td>
<td>All</td>
<td>a modifier code error occurs</td>
</tr>
<tr>
<td>MEMORY WRITE ERROR AT XXX</td>
<td>Assemble,Examine</td>
<td>there is a memory modification error.</td>
</tr>
<tr>
<td></td>
<td>Load,Move,Fill</td>
<td></td>
</tr>
<tr>
<td>MEMORY TIMEOUT ERROR AT XXXX</td>
<td>Assemble,Dump,Fill</td>
<td>memory I/O in the target system does not respond to ICD access.</td>
</tr>
<tr>
<td></td>
<td>Examine,Load,Move</td>
<td></td>
</tr>
<tr>
<td>I/O TIMEOUT ERROR AT XX</td>
<td>Port,Verify,Save</td>
<td>timeouts a waitstate</td>
</tr>
<tr>
<td></td>
<td>Compare,Search</td>
<td></td>
</tr>
<tr>
<td>XXXX INPUT ERROR</td>
<td>Examine,Assemble,</td>
<td>as an input error</td>
</tr>
<tr>
<td></td>
<td>Port</td>
<td></td>
</tr>
<tr>
<td>BREAK BUSY</td>
<td>Break,Go</td>
<td>the break specification exceeds the limit</td>
</tr>
</tbody>
</table>
THIS PAGE INTENTIONALLY BLANK
Commands

ASSEMBLE specification - changes 280 assemble codes to 280 machine codes and modifies the storage contents;

\[\text{\textgreater\textgreater\textgreater \texttt{A mem.addr\ (cr)}}\]
\[\text{xxxx (Z80 assemble code)\ (cr)}\]
\[\text{xxxx\ (cr)}\]

\[\text{mem.addr :memory address [hex16].}\]
\[\text{xxxx :ICD displays address then input Z80 assemble code.}\]

EXAMPLE:

MOVE THE DATA THAT RESIDES IN THE TARGET SYSTEM MEMORY
\[0 - 0\text{FFF}\] TO THE EMULATOR MEMORY. START AT THE ICD ADDRESS, \[0\];
\[\text{\textgreater\textgreater\textgreater 0, FFF,0,UP}\]

---------------------------------------------------------------

BREAK status - displays the existing break status;

\[\text{\textgreater\textgreater\textgreater B \ (cr)}\]

---------------------------------------------------------------

Hardware BREAK specification - sets a hardware break;

\[\text{\textgreater\textgreater\textgreater B/ A|B|C\ stat , addr , passcount \ (cr)}\]

\[\text{A|B|C :hardware break name.}\]

\[\text{stat >>> break status;}\]
\[\text{M :memory access}\]
\[\text{P :port access}\]
\[\text{MR :memory read}\]
\[\text{MW :memory write}\]
\[\text{PW :port write}\]
\[\text{PR :port read}\]
\[\text{OF :operation code fetch}\]
\[\text{IA :interrupt acknowledge}\]

\[\text{addr :break address [hex16].}\]
\[\text{passcount :break passing count [decimal 1 (default) to 65535].}\]
Hardware BREAK designation - turns on, off or clears a specified hardware breakpoint;

● B/ A|B|C ON|OFF|CLR (cr)

A|B|C :hardware breakpoint name.
______________________________

Software BREAK specification - sets a software break;

● B/. 0-7 addr, passcount (cr)

0-7 :software break name
addr :break address [hex16].
passcount :specifies break passing count (loop counter) [decimal 1 (default) to 65535].
______________________________

Software BREAK designation - turns on, off or clears a specified software break;

● B/ 0-7 ON|OFF|CLR (cr)

0-7 :software break name
______________________________

Software BREAK op code specification - specifies to place a software break in the enable (EN) state or the disabled (DI) state;

● B S= EN|DI (cr)
______________________________

External BREAK hi/low designation - specifies an external break to occur at the HI or LOw edge;

● B/X HI|LO (cr)
______________________________

External BREAK designation - turns on, off or clears an external break;

● B/X ON|OFF|CLR (cr)
Event BREAK designation - turns an event break on or off;

\[\text{\textgreater B/E ON|OFF (cr)}\]

Timeout BREAK designation - turns a timeout break on or off;

\[\text{\textgreater B/T ON|OFF (cr)}\]

Write protect BREAK designation - turns a write protect break on or off;

\[\text{\textgreater B/W ON|OFF (cr)}\]

Hardware arm/individual BREAK specification - used with a specified hardware break name (A, B or C). Arm enables a break to occur after an event trigger takes place. INDividual allows a break to occur without regard to an event trigger;

\[\text{\textgreater B/ A|B|C ARM|IND (cr)}\]

A|B|C :hardware break name

BREAK initialize - clears the event passing condition and resets the ARM specification;

\[\text{\textgreater B INI (cr)}\]

BREAK event with passcount - specifies the number of software pass counts;

\[\text{\textgreater B/E passcount (cr)}\]

passcount :specifies break passing count [decimal 1 (default) to 65535].
EXAMPLES (BREAK command):

DISPLAY break status without hardware break on;
> B
T (ON)
S (DI)
W (OFF)

DISPLAY a break status with hardware break on;
> B OF,100
> B
A (ON) OF 0100 1 0 IND (0000_0001_0000_0000)
T (ON)
S (DI)
W (OFF)

SET break status with a 16-bit physical address and issue a break status command;
> B/A M,0000_1111X_0000
> B
A (ON) M XXX0 1 0 IND (0000_1111X_0000)
T (ON)
S (DI)
W (OFF)

SET a software break using a hexadecimal address;
> B/7 1234
> B
A (ON) M XXX0 1 0 IND (0000_1111X_0000)
7 (ON) 1234 1 0
T (ON)
S (DI)
W (OFF)

SET arm break for hardware break A;
> B/A ARM
> B
A (ON) M XXX0 1 0 ARM (0000_1111X_0000)
7 (ON) 1234
T (ON)
S (DI)
W (OFF)

ENABLE a software break;
> B S=EN
> B
A (ON) M XXX0 1 0 ARM (0000_1111X_0000)
7 (ON) 1234
T (ON)
S (EN)
W (OFF)
CALCULATION - allows subtraction and addition of hex and decimal numbers. Both subtraction and addition operations can be performed on the same line.

\[ \text{\texttt{C data ± data ± data ... (cr)}} \]

data : operation data. Decimal valid for -8388608 to 8388607, hex valid for 0 to FFFFFFF(H).

EXAMPLE:

EXECUTE MULTIPLE HANDLING OF SUBTRACTION AND ADDITION USING HEX AND DECIMAL DATA INTERCHANGLABLY;

\[ \text{\texttt{C 1234+1234}} \]

H: 000004A
D: 2468

\[ \text{\texttt{C 1000H-FFFH}} \]

H: 0000001
D: 1

COMPARE - compares the contents of a specified memory and displays the unmatching data;

\[ \text{\texttt{CO beg.addr , end addr , comp.addr , UP|PU (cr)}} \]

beg.addr : comparison beginning address [hex16].
end addr : ending comparison address [hex16/L byte].
comp.addr : memory address to be compared [hex16].
UP : use beg.addr for the user memory and comp.addr for the ICD program memory.
PU : use beg.addr for the ICD program memory and comp.addr for the user memory.

EXAMPLE:

MEMORY COMPARISON OF THE RANGE: 0 TO 0001

\[ \text{\texttt{CO 0,FFF,0001,UP <cr>}} \]

1 2 3 4
ADDRESS 0000 M ADDRESS 0001 M
C3 0000 FF
0001 06 0001 8F

\[ \text{\texttt{NOTE:}} \]

1 - TARGET SYS MEMORY ADDRESS
2 - TARGET SYS MEMORY CONTENTS
3 - EMULATOR MEMORY ADDRESS
4 - EMULATOR MEMORY CONTENTS

3-15
DISASSEMBLE - disassembles the memory contents and displays it;

▷ DI beg.addr, end addr (cr)

beg.addr : beginning memory address [hex16].
end addr : ending memory address [hex16/L byte].

EXAMPLE:

```
>DI 100
0100 210050  LD HL, B000H
0103 110040  LD DE, AAAH
0106 7E      LD A,(HL)
0107 B7      OR A
0108 C20003  JP NZ, 0300H
010B 12      LD (DE),A
010C 23      INC HL
010D 13      INC DE
010E C30601  JP 0106H
```

DUMP - displays the memory contents in either byte or word units. The contents is represented by a hex number or ASCII code;

▷ D/ W beg.addr, end addr (cr)

w : dump memory contents on a word basis (default is a byte basis).

beg.addr : beginning memory address [hex16].
end.addr : ending memory address [hex16/L byte].

EXAMPLE:

```
DUMP MEMORY CONTENTS FROM 0 TO 30:

>D 0,30
0000 21 FF 00 11 34 12 77 12 13 23 06 00 00 00
0010 01 00 00 00
0020 00 00 00
0030 00

DUMP MEMORY CONTENTS INTO WORD:

>D/W A000, L40
```

A000 F07F A18F F005 900F F01D AFAF F00D 001C .P.I.X..P//.P...
A010 F017 E5AF F005 240F F005 BDAF F0ED 180F .P.E..P./M..P...
A020 D00 84AF F009 010F D21F A74F F025 021F .P..P..P0%..P...
A030 F00D A125 F005 000F F30F A7AF F045 520F .P%1..P..s/Ep.R

3-16
EVENT status - displays the current event status;

●>EV (cr)

EVENT specification - sets or releases an event trigger;

●>EVST=stat A=addr D=data (cr)

stat >>> event trigger status;
M : memory access
MR : memory read
MW : memory write
P : port access
PR : port read
PW : port write
OP : operation code fetch
IA : interrupt acknowledge

addr : directs event trigger at a specified break address [hex16].
data : specifies event data [hexdata].

EVENT designation - turns on, off or clears an event trigger;

●>EV ON|OFF|CLR (cr)

EXAMPLES (EVENT command):

SPECIFY AN EVENT HEX ADDRESS USING 'DON'T CARE';

>EV A=AXX0
>EV
(CON)
STATUS = ANY
ADDRESS = AXX0 (1010_XXXX_XXXX_0000)
DATA = XX (xxxx_XXXX)

SPECIFY EVENT DATA;

>EV D=0010_11XX
>EV
(CON)
STATUS = OF
ADDRESS = AXX0 (1010_XXXX_XXXX_0000)
DATA = XX (0010_11XX)

SET EVENT COMMAND USING ADDRESS, DATA AND STATUS;

>EV A=OFF D=12 ST=MR
>EV
(CON)
STATUS = MR
ADDRESS = 00FF (0000_0000_1111_1111)
DATA = 12 (0000001_001)
EXAMINE only - examines the memory contents and displays it in either ASCII or hex data;

\>
\>E/ W addr (cr)

W  : examine memory contents on a word basis (the default is a byte basis).
addr : beginning address of examined memory [hex16].

EXAMINE and change - examines and changes the memory contents to either ASCII or hex data;

\>
\>E/ W beg.addr = mod.data (cr)

W  : change memory contents on a word basis (the default is a byte basis).
beg.addr : beginning memory address to be changed [hex16].
mod.data : memory modification data [hexdata/ASCII32].

note: multi-display of data;

xxx xx=data (cr) : displays data at next address after change.
, (cr) : displays data at same address after change.
\cr) : displays data at address decremented by 1 after change.
/(cr) : terminates Examine command after change.

When data is omitted, memory contents remain unchanged.

EXAMPLE:

EXAMINE AND CHANGE MEMORY IN BYTE DATA;

\>E 0100 <cr>
0100 FA = CHANGE DATA <cr>
0101 03 =
0102 21 =
0103 1F =
0104 FD =
0105 11 =
0106 AB =
0107 FD =

EXAMINE AND CHANGE MEMORY IN WORD DATA;

\>E/W 100 <cr>
0100 03FA = CHANGE DATA <cr>
0102 1F21 =
0104 11FD =
0106 FDAB =
0108 200E =
010A FECD =

3-18
FILL - used to fill memory with either hex or ASCII codes;

\[ \text{\textbf{\textgreater F W beg.addr , end addr , data (cr)}} \]

\begin{itemize}
  \item W : fill memory contents on a word basis (the default is a byte basis).
  \item beg.addr : beginning address to be filled [hex16].
  \item end addr : end memory address [hex16/L byte].
  \hspace{1cm} (default = data to be filled from the beginning address is written).
  \item data : specifies data to be filled [hexdata/ASCII32].
\end{itemize}

\textbf{EXAMPLE:}

\begin{verbatim}
FILL MEMORY WITH "0" FROM ADDRESS 0000 TO 00FF;
\end{verbatim}

\begin{verbatim}
">F 0000,00FF,0
\end{verbatim}

\begin{verbatim}
FILL MEMORY WITH ASCII CHARACTER FROM 0 TO FF;
\end{verbatim}

\begin{verbatim}
F 0000,0FF,'ZAX'
\end{verbatim}

\textbf{GO} - executes the user program;

\[ \text{\textbf{\textgreater G beg.addr , end addr , end addr* (cr)}} \]

\begin{itemize}
  \item beg.addr : beginning executable address [hex16].
  \item end addr : ending executable address [hex16].
  \item end addr* : optional second end address [hex16].
\end{itemize}

\textbf{EXAMPLE:}

\begin{verbatim}
EXECUTE A USER PROGRAM STARTING AT OH;
\end{verbatim}

\begin{verbatim}
>G 0,B
\end{verbatim}

\begin{verbatim}
PC MC OP SP AF BC DE HL IX IY I IF(SP)
0000 1103E0 LD DE,DE0000H FFFC 0000 0000 B000 A000 0000 00 00 0400
\end{verbatim}

\begin{verbatim}<BREAK HARDWARE A>
\end{verbatim}

\textbf{CONTINUE THE EXECUTION AFTER BREAK;}

\begin{verbatim}
>G
\end{verbatim}

\begin{verbatim}
PC MC OP SP AF BC DE HL IX IY I IF(SP)
15DC 3A003A LD A,(3A00H) FFB6 3A00 1410 B001 9FD1 0000 0000 00 0 0300
\end{verbatim}

\begin{verbatim}<BREAK MONITOR>
\end{verbatim}
HISTORY - implements the trigger modes (6 types) for realtime tracing, and displays or searches for the user program operation to be traced.

Realtime trace status (HISTORY) - displays the current trace status;

○>H (cr)

Realtime trace counter reset (HISTORY) - clears (resets) the realtime trace counter;

○>H CLR (cr)

Monitor trigger storage (HISTORY) - specifies the begin, end, center or multiple monitor trigger;

○>H BM|EM|CE|ME , range (cr)

BM :begin monitor trigger storage. Trace section is initiated by emulation start and terminated at a predetermined breakpoint specified by the range.

EM :end monitor trigger storage. After initiating emulation with the Go or Next command, the monitor will respond with a break when the trace is terminated. Maximum range is 2048.

CE :center event trigger. Trace section is recognized both before and after the event point.

ME :multiple event trigger. Trace is performed each time an event point is passed during loop processing.

range :trace range [decimal 1 to 2047]
End trigger (HISTORY) - sets the end monitor or end event trace specification;

●>H EM|EE (cr)

EM : end monitor trigger. Emulation begins using the GO or NEXT command to start trace and ends when control returns to monitor by passing a breakpoint.

EE : end event. Terminates trace after event point is passed. Trace range is 2047.

--------------------

HISTORY format display - displays in disassembled or machine cycle format;

●>H M|D , int.point , term.point (cr)

M : display in machine cycle format.
D : display data with assemble codes.

int.point : display or search initiation storage pointer [decimal 1 to 2047].

term.point : display or search termination storage pointer [decimal 1 (default) to 2047].

--------------------

HISTORY search - searches for the contents of the real time trace buffer;

●>HS,/addr/data/cycle , int.point , term.point (cr)

addr : search address [hex] (word address="addr W")
data : search data [hexdata].

cycle >>> specifies the type of machine cycle;
IA : interrupt acknowledge
MR : memory read
MW : memory write
PR : port read
PW : port write
OF : operation code fetch
HA : halt acknowledge

int.point : search initiation storage pointer [decimal 1 to 2047].

term.point : search termination storage pointer [decimal 1 (default) to 2047].
EXAMPLES (HISTORY command):

**Display the History Status:**

```plaintext
>\text{H}
\text{Clock Counter} = \text{000000AA/}
\text{Storage Mode} = \text{EM}
\text{Storage Size} = \text{14/ 14}
```

**Display the Real Time Trace in Machine Cycle:**

```plaintext
>\text{HM, 20}
\text{POINT} \text{ ADDR} \text{ DT} \text{ ST}
0020 0003 11 M1
0019 0004 00 MR
0018 0005 04 MR
0017 0006 E5 M1
0016 0005 03 MW
0015 0004 00 MW
0014 0007 D5 M1
0013 0003 04 MW
0012 0002 00 MW
0011 0008 21 M1
0010 0009 00 MR
0009 000A A0 MR
0008 000B 11 M1
0007 000C 00 MR
0006 000D 00 MR
0005 000E 7E M1
0004 A000 3A MR
0003 000F 77 M1
0002 A000 3A MW
```

**Display the Realtime Trace in Machine Cycle and Disassemble Code:**

```plaintext
>\text{HD}
\text{POINT} \text{ ADDR} \text{ DT} \text{ ST} \text{ OP}
0023 0000 210003 \text{LD} \text{HL,0300H}
0020 0003 110004 \text{LD} \text{DE,0400H}
0017 0006 E5 \text{PUSH} \text{HL}
0016 0005 03 MW
0015 0004 00 MW
0014 0007 D5 LW \text{HL,0A000H}
0013 0003 04 MW
0012 0002 00 MW
0011 0008 21000A \text{LD} \text{HL,0A000H}
0008 000B 110000 \text{LD} \text{DE,0B000H}
0005 000E 7E \text{LD} \text{A, (HL)}
0004 A000 3A MR
0003 A000 77 \text{LD} \text{(HL),A}
0002 A000 3A MW
```

**Search for the Contents of Real Time Trace for a Memory Read:**

```plaintext
>\text{H S,///MR}
\text{POINT} \text{ T} \text{ ADDR} \text{ DT} \text{ ST}
0013 0101 00 MR
0012 0102 A0 MR
0010 0104 00 MR
0009 0105 00 MR
0007 A000 FF MR
```

3-22
IDENTIFICATION - displays an ICD device name and a version of the installed firmware;

○>ID (cr)

INCIRCUIT status - displays the current incircuit mode;

○>I (cr)

INCIRCUIT specification - sets the ICD mapping mode;

○>I 0|1|2 (cr)

0 : System mode enables debugging (software only) using the ICD program memory. In this mode the target system I/O and interrupt signals are ignored.

1 : Partial mode. Enables debugging using the ICD program and target system memories. In this mode the specified mapping, I/O and interrupt signals all become valid.

2 : All mode. Enables debugging using only the target system memory. R/W and RO memories are operated as user memory (US).

note: default = current state displayed
LOAD - loads either a hex file on diskette or the object program (Intel format) from the specified port;

$>$L/ T|P|A|H filename , bias (cr)

T :terminal port (ignore software handshake)
P :terminal port (perform software handshake)
A :auxiliary port
H :host port

filename : (available with ZICE software only).

bias : if omitted, starting address is specified [L byte].

EXAMPLE:

LOAD THE TEST HEX FILE ON DISKETTE;

$>$L TEST 100
$>$L/T ,100 200

------------------------

MOVE - moves memory between the ICD and target system;

$>$M beg.addr , end addr , mov.addr , UP|PU (cr)

beg.addr : beginning memory address [hex16].
end addr : ending memory address [hex16/L byte].
mov.addr : beginning address where data is transferred to [hex16].

UP|PU >>> optional parameter;

UP : data is moved from the target memory to the ICD program memory.
PU : data is moved from the ICD program memory to the target memory.

EXAMPLE:

MOVE MEMORY OF 0H THROUGH FFFH;

$>$M 0,FFF,0,LP
MAPPING status - displays the current map status;

>MA (cr)

-----------------------------------------------

MAPPING specification - sets the ICD memory map. The target system or ICD program memory is specified on a 1K byte basis;

>MA beg.addr , end addr = RO|RW|NO|US (cr)

beg.addr : beginning address of mapping [hex16].
end addr : ending address of mapping [hex16/L byte]
         note: default (beg.addr/end addr)=1K byte.
RO : read only memory
RW : read/write memory
NO : non memory area (a break occurs in this area if accessed by a program)
US : user (target system) memory

EXAMPLE:

SPECIFY 0 TO FFF AS THE USER MEMORY;
>MA 0,FFF = US

DISPLAY THE STATUS OF THE MEMORY MAP;
>MA
IN-CIRCUIT MODE 1 (US=RW)
0000-0FFF = US
1000-FFFF = RW

DISPLAY THE STATUS OF THE MEMORY MAP WHEN THE INCIRCUIT MODE IS NOT 1;
>MA
IN-CIRCUIT MODE 0 (US=RW)
0000-0FFF = US
1000-FFFF = RW
NEXT - executes n-step All trace display from the current pointer;

●>N steps (cr)

steps : specifies number of single steps [decimal 1 (default=1) to 15535].

EXAMPLE:

PERFORM A SINGLE STEP TRACE, FIVE STEPS FROM THE CURRENT PC;

> N 5

<table>
<thead>
<tr>
<th>PC</th>
<th>MC</th>
<th>OP</th>
<th>SP</th>
<th>AF</th>
<th>BC</th>
<th>DE</th>
<th>HL</th>
<th>IX</th>
<th>IY</th>
<th>I</th>
<th>IF(SP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0103</td>
<td>3A00</td>
<td>LD A,(0A000H)</td>
<td>002E</td>
<td>050E</td>
<td>0301</td>
<td>0301</td>
<td>0312</td>
<td>0000</td>
<td>0000</td>
<td>00</td>
<td>0001A</td>
</tr>
<tr>
<td>0104</td>
<td>FE05</td>
<td>OP 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0106</td>
<td>C200</td>
<td>JP NZ,0100H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0109</td>
<td>2100</td>
<td>LD HL,0A000H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0A00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PERFORM A SINGLE STEP TRACE FOR FIVE STEPS CHANGING PC;

>R PC,200
> N 5

<table>
<thead>
<tr>
<th>PC</th>
<th>MC</th>
<th>OP</th>
<th>SP</th>
<th>AF</th>
<th>BC</th>
<th>DE</th>
<th>HL</th>
<th>IX</th>
<th>IY</th>
<th>I</th>
<th>IF(SP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0200</td>
<td>3A00</td>
<td>LD A,(3A00H)</td>
<td>002E</td>
<td>3A42</td>
<td>0301</td>
<td>0301</td>
<td>0312</td>
<td>0000</td>
<td>0000</td>
<td>00</td>
<td>00000</td>
</tr>
<tr>
<td>0203</td>
<td>00</td>
<td>NOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0204</td>
<td>3A00</td>
<td>LD A,(3A00H)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0207</td>
<td>00</td>
<td>NOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0208</td>
<td>3A00</td>
<td>LD A,(3A00H)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OFFSET status - displays the current offset set value;

●>0 (cr)

OFFSET specification - sets a value (1 of 4) in an offset register for relative addressing. All offset registers can be used for ICD memory addressing parameters;

●>0 &1&2&3&4 = addr (cr)

addr : offset register set value [hex16]
PIN status - displays the current pin status;

●>PI (cr)

PIN specification - masks or unmaskss the target system interruption signal when the incircuit mode is I1. Interruptions are ignored in the I1 mode and accepted in the I2 mode.

●>PI level=EN|DI (cr)

level >>> specifies bus request or interrupt level;

BUSRQ : bus request
NMI : non-maskable
INTR : interrupt

EN : interruption or hold signal enable.
DI : interruption or hold signal disable.

note: default = current specification and mask states are displayed.

EXAMPLE:

DISPLAY PIN STATUS;

>PI
IN-CIRCUIT MODE 1
NMI (EN) = 0
BUSRQ (EN)
INTR (EN) = 0

DISABLE BUSREQUEST AND DISPLAY THE STATUS;

>PI BUSRQ = DI
>PI
IN-CIRCUIT MODE 1
NMI (EN) = 0
BUSRQ (DI)
INTR (EN) = 0
PORT examination - examines the current port contents;

● >P port (cr)

port :conversion start port address [hex16/Lbyte].

PORT examination and change;

● >P port = data (cr)

port :conversion start port address [hex16/Lbyte].
data :port conversion data [hex16/ASCII 32].

note: multi-display of data is possible using the formats below:

xxxx xx : data (cr) - display data at next address after change.
,(cr) - display data at same address after change.
(cr) - display data at address that is decremented by 1 after the change.
/(cr) - terminates Examine command after change.

EXAMPLE:

EXAMINE AND WRITE OUT A PORT;

>P FF=12 12 34 56 78

READ AND CHANGE PORT IN BYTES USING MULTI-DISPLAY FORMAT;

>P 55
55 55:12
56 56:23
57 57:'B'
58 58:'D'
58 58:00
59 59:12
58 58:/

READ AND CHANGE PORT IN WORDS USING MULTI-DISPLAY FORMAT;

>P 23
23 23:00
24 24:12
25 25:33
26 26:1/
PRINT - outputs data sent from the ICD to the Terminal or Host/Aux ports simultaneously.

●>PR ON|OFF (cr)

ON :output data to both Terminal and Host/Aux ports.

OFF :output data to the console only.

QUIT - returns control to the host system (valid when used with ZICE software only);

●>Q (cr)

REGISTER status - displays the current register status;

●>R (cr)

EXAMPLE:

DISPLAY REGISTER WITH TITLES;

R

PC SP SZHPNC A BC DF ..... 00 0 0021 21

REGISTER RESET - initializes all registers to 0 by pushing the RESET switch on the Operator Panel;

●>R (push)RESET (cr)
REGISTER change - changes the Z80 CPU register and program counter:

\[>R \text{ reg = data (cr)}\]

\text{reg >>> register name;}

A' F' B' C' D' E' H' L' I'
A' F' B' C' D' E' H' L' I'
BC DH HL IX IY SP
BC' DH' HL'
CY S Z HC P N IF(FFI)

\text{data : register change data [hexdata].}

**EXAMPLE:**

CHANGE HL TO A VALUE OF A000;

\[>R \text{ HL=A000}\]

\[>R\]

PC SP SZHCNC A BC DE ...... 00 00 00 00 00 21 3A

SAVE - saves a user program on diskette (HEX file) or dumps the user program to a specified port:

\[>SA/ T | P | A | H \text{ filename,beg.addr,end addr,user addr (cr)}\]

T : terminal port (ignore software handshake)
P : terminal port (perform software handshake)
A : auxiliary port
H : host port

filename : (available with ZICE software only).

beg.addr : beginning memory address [hex16].
end addr : ending memory address [hex16/L byte].
user addr : beginning user program address [hex16].

**EXAMPLE:**

GENERATE THE TEST.HEX FILE ON DISKETTE;

\[>SA \text{ TEST,0,37FF,0}\]
SEARCH - searches for the memory contents and displays the matched or unmatched address:

○ > S/W /D beg.addr, end addr, data (cr)

/W : search on a word basis (default is a byte basis).
/D : search for unmatched data (default searches for matched data).

beg.addr : beginning memory search address [hex16].
end addr : ending memory search address [hex16/L byte].
data : search data [hexdata/ASCII32].

EXAMPLE:
> S 0, L 30, 12 0012

> S/W 100, 110, 1234

> S/D 0, 10, 00
0001
0002
0003

SUPERVISOR status - displays the current supervisor state:

○ > SU (cr)
SUPERVISOR specification - sets a breakpoint as a supervisor call. When executed, data is directly transferred between the program being emulated and the ICD;

○>S U/C7/U ON|OFF (cr)

C: hardware break C as a supervisor call.
7: software break 7 as a supervisor call.
U: user software break as a supervisor call.

ON: set if used as a supervisor call.
OFF: set is not used as a supervisor call.

EXAMPLE:

CHECK THE TERMINAL PORT INPUT STATE:

```plaintext
>ON 9000,900C
9000 1E01 LD E,1
9002 00 NOP
9003 B7 OR A
9004 CA0290 JP Z,9002H
9007 77 LD (HL),A
9008 04 INC B
9009 FE00 OP 00H
900B CB RET Z
900C 77 LD (HL),A
>SU/7 ON
>B/S 9002
>G 9000,9008
```

PC MC OP SP AF BC DE HL IX IY I IF(SP)
9008 04 INC B 002E FF08 000E 0301 4000 0000 0000 00 0 0 0

<BREAK HARDWARE A>

TRACE status - displays the current trace mode;

○>T (cr)

TRACE designation - makes the current trace mode valid invalid or clears the trace setting;

○>T ON|OFF|CLR (cr)
TRACE specification – sets the ICD trace mode:

• >T /S AIJ, beg.addr, end addr (cr)

/S
: single step mode. In this mode the All or Jump trace is executed each time the space bar or (cr) is pressed.

A
: all commands are traced and displayed.

J
: jump trace (only branch command is traced and displayed).

beg.addr
: beginning trace address [hex16].

end addr
: ending trace address [hex16] (default=FFFF).

EXAMPLE:

Set the trace mode:

>T A,100,405

Display trace status:

>T (ON) ALL 0100-0300

Execute trace example:

>G 100

<table>
<thead>
<tr>
<th>PC</th>
<th>MC</th>
<th>OP</th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>2100A0</td>
<td>LD HL,0A4000H</td>
</tr>
<tr>
<td>0103</td>
<td>110000</td>
<td>LD DE,000000H</td>
</tr>
<tr>
<td>0106</td>
<td>D5</td>
<td>PUSH DE</td>
</tr>
<tr>
<td>0107</td>
<td>110003</td>
<td>LD DE,030000H</td>
</tr>
<tr>
<td>010A</td>
<td>7E</td>
<td>LD A,(HL)</td>
</tr>
<tr>
<td>010B</td>
<td>12</td>
<td>LD (DE),A</td>
</tr>
<tr>
<td>010C</td>
<td>13</td>
<td>INC DE</td>
</tr>
<tr>
<td>010D</td>
<td>C1</td>
<td>POP BC</td>
</tr>
<tr>
<td>010E</td>
<td>C30004</td>
<td>JP 0400H</td>
</tr>
<tr>
<td>0400</td>
<td>018016</td>
<td>LD BC,1600H</td>
</tr>
<tr>
<td>0403</td>
<td>80</td>
<td>ADD A,B</td>
</tr>
<tr>
<td>0404</td>
<td>03</td>
<td>INC BC</td>
</tr>
</tbody>
</table>

Release the trace mode:

>T CLR

• NOTE: Trace displays ">" with the <ESC> key to accept a command.

• NOTE: Trace is executed by the "GO" command, which starts the display.
USER - allows the console terminal (connected to the ICD Terminal port) to be used as the terminal for the host system;

- \texttt{\textgreater U code (cr)\

  code : terminator code

  note: \texttt{<ESC>, <NAK>, <SP>, <BS> and <cr>} cannot be used as terminator codes.

  EXAMPLE:

  \texttt{USER COMMAND WITH DESIGNATED TERMINATOR;}

  \texttt{>U !

  >A DIR B:

  B: PIP \hspace{1cm} COM : STAT \hspace{1cm} COM : DUMP \hspace{1cm} COM : LOAD

  B: ED \hspace{1cm} COM : ASM \hspace{1cm} COM : SYSGEN \hspace{1cm} COM : MOVCPM

---

VERIFY - compares the object in the Intel format (from the host computer file or specified port) with the ICD memory contents;

- \texttt{\textgreater V/ T|P|A|H filename, bias (cr)\

  T : terminal port (ignore software handshake)

  P : terminal port (perform software handshake)

  A : auxiliary port

  H : host port

  filename : object name to compare (valid with ZICE software only).

  bias : bias of file or object to compare [hexdata].

  EXAMPLE:

  \texttt{COMPARE THE TEST.HEX FILE ON DISKETTE WITH THE MEMORY CONTENTS;}

  \texttt{>V TEST ADRS M 0 0000}

  \texttt{>V/T,100 ADRS M 0 0200}

  \texttt{NOTE: "ADRS", "M" AND "O" INDICATE THE MEMORY ADDRESS, CONTENTS OF THE MEMORY ADDRESS AND OBJECT, RESPECTIVELY.}
ZICE command

The Zice command is used exclusively for ZICE. When the ICD is used in the remote operation (host computer) the ZICE utility software is required for controlling the ICD. ZICE expands the commands not built into the ICD (see software specification for details).

(Z command & parameter)

Z commands include:

ZB : batch processing. Executes commands of the filename. BAT file in the host system by batch processing.

ZC : comment. Inserts a comment in a batch file of the host system or in the middle of repeat processing and outputs it to the console.

ZD : directory. Displays a directory of the *.BAT or *.HEX file in the host system by directory format.

ZH : help. Displays command list.

ZM : menu. Enter data by command menu method.

ZP : print. Outputs the contents displayed on the console screen to a list device.

ZR : repeat. Repeats a specified command.

ZW : wait. Places a temporary pause in a repeat or batch subcommand.
Quick-Commands

ASSEMBLE specification:
> A mem.addr (cr)
xxxx (Z80 assemble code) (cr)
xxxx (cr)

BREAK status:
>B (cr)

Hardware BREAK specification:
>B/ A|B|C M MR PW OF, addr, passcount (cr)

Hardware BREAK designation:
>B/ A|B|C ON|OFF|CLR (cr)

Software BREAK specification:
>B/ 0-7 addr, passcount (cr)

Software BREAK designation:
>B/ 0-7 ON|OFF|CLR (cr)

Software BREAK op code specification:
>B S= EN|DI (cr)

External BREAK hi/low designation:
>B/X HI|LO (cr)

External BREAK designation:
>B/X ON|OFF|CLR (cr)

Event BREAK designation:
>B/E ON|OFF (cr)

Timeout BREAK designation:
>B/T ON|OFF (cr)

Write protect BREAK designation:
>B/W ON|OFF (cr)

Hardware arm/individual BREAK specification:
>B/ A|B|C ARM|IND (cr)

BREAK initialize:
>B INI (cr)

BREAK event with passcount:
>B/E passcount (cr)
CALCULATION:
> C data ± data ± data ... (cr)

COMPARE:
> CO beg.addr, end addr, comp.addr, UP|PU (cr)

DISASSEMBLE:
> DI beg.addr, end addr (cr)

DUMP:
> D/ B|W|L beg.addr, end addr (cr)

EVENT status:
> EV (cr)

EVENT specification:
> EVST= M|MR|PR|OP A=addr D=data (cr)
P|MWM|PW|IA

EVENT designation:
> EV ON|OFF CLR (cr)

EXAMINE only:
> E/ W addr (cr)

EXAMINE and change:
> E/ W beg.addr = mod.data (cr)

FILL:
> F W beg.addr, end addr, data (cr)

GO:
> G beg.addr, end addr, 2nd end addr (cr)

Realtime trace status (HISTORY):
> H (cr)

Realtime trace counter reset (HISTORY):
> H CLR (cr)

Monitor trigger storage (HISTORY):
> H BM|EM|CE|ME, range (cr)

Event trigger (HISTORY):
> H EM|EE (cr)

HISTORY format display:
> H M|D, int.point, term.point (cr)

HISTORY search:
> HS,/addr/data/ IA MR PR OF , int.pointer, term.pointer (cr)

|MW|PW|HA |
IDENTIFICATION:
> ID (cr)

INCIRCUIT status:
> I (cr)

INCIRCUIT specification:
> I 0|1|2 (cr)

LOAD:
> L/ T|P|A|H filename , bias (cr)

MAPPING status:
> MA (cr)

MAPPING specification:
> MA beg.addr , end addr = RO|RW|NO|US (cr)

MOVE:
> M beg.addr , end addr , mov.addr , UP|PU (cr)

NEXT:
> N steps (cr)

OFFSET status:
> O (cr)

OFFSET specification:
> O &1&2&3&4 = addr (cr)

PIN status:
> PI (cr)

PIN specification:
> PI BUSRQ|NMI|INTR = EN|DI (cr)

PORT examination:
> P beg.addr (cr)

PORT examination and change:
> P beg.addr = data (cr)

PRINT:
> PR ON|OFF (cr)

QUIT:
> Q (cr)

REGISTER:
> R (cr)

REGISTER reset:
> R (push)RESET (cr)
REGISTER change:
> R reg = data (cr)
(reg>>>) A F B C D E H L I
 A'F'B'C'D'E'H'L'I'
 BC DH HL IX IY SP
 BC'DH'HL'
 CY S Z HC P N IF(IFFI)

SAVE:
> SA/ T|P|A|H filename , beg.addr , end addr , user addr (cr)

SEARCH:
> S/ W / D beg.addr , end addr , data (cr)

SUPERVISOR status:
> SU (cr)

SUPERVISOR specification:
> SU/ C|7|U ON|OFF (cr)

TRACE status:
> T (cr)

TRACE specification:
> T /S A|J, beg.addr , end addr (cr)

TRACE designation:
> T ON|OFF|CLR (cr)

USER:
> U code

VERIFY:
> V/ T|P|A|H filename , bias (cr)

Zice command:
> Z B|C|D|H|M|P|R|W (Z command & parameter) (cr)
THIS PAGE INTENTIONALLY BLANK
SECTION IV
TECHNICAL REFERENCES

INTRODUCTION
This section contains specific technical information on the ICD-278 and is included to allow the user to become familiar, in detail, with specific emulator operations, techniques and procedures. The areas covered in this section relate to; A) Emulation Select switch, B) Data Bus Emulation connector, C) Serial Interface, D) Memory Emulation, E) CPU Emulation, F) Probes, G) Control Modules.

A comprehensive listing of the specific headings for each chapter may be found in the Table of Contents located at the beginning of this manual.

Section IV Technical References

A Emulation Select switch
Describes the various settings and functions of the 4-bit emulation switch.

B Data Bus Emulation connector
Describes the function and use of the Data Bus Emulation connector.

C Serial Interface
Describes the components and functions of the S-791 Serial Interface module. Includes the procedure to connect the ICD-278 to a console terminal or host computer.

D Memory Emulation
Describes the relationship between the ICD and Target System with regard to memory transfer and mapping.

E CPU Emulation
Highlights differences between the Z80 microprocessor and the emulator. Also describes prerequisite conditions for integrating the ICD-278 with a target system.

F Probes
Describes the functions of the various plug probes used with the ICD-278.

G Control Modules
Describes and illustrates the four Control Modules within the ICD-278 and details their removal and installation.
The Emulation Select switch allows the user to implement specialized conditions for the ICD-278 by modifying the machine cycle operation to the target system. The information contained here shows the various settings and functions of this switch (Figure 4-A.1) including the factory setting (Figure 4-A.2).

The Emulation Select switch is a 6-bit, ON/OFF type switch that is located on the CPA/CPB In-circuit connector side of the ICD-278. To change the bit settings, insert a small, pointed tool and set accordingly.

Figure 4-A.1. Emulation Select Switch

Figure 4-A.2. Factory Setting
OFF - Disables emulator data bus D0-D7 from the target system data bus.

ON - Normal setting. D0-D7 outputs to target system from the emulator data bus.

Figure 4-A.3. Emulation Data Bus Block Diagram
2 ON - RD signal outputs to the target system independently of the Mapping command.

3 OFF - Use in the I1 mode only. Map command dependent.

2 OFF - Use in the I1 mode only. Map command dependent.

3 ON

Example: >I1 (cr)
>MA 0,0FFF=RW [ICD memory]
>MA 1000,FFFF=US [target memory]

RD signal does not output to the target system when executing out of emulator memory (RD signal outputs to the target system when executing from the target memory).

Figure 4-A.4. Emulator READ Signal Block Diagram
ON - 1, 2 or 3 clock wait is inserted in each machine cycle.
OFF - No clock wait is inserted in machine cycle.

The wait state produced by the ICD-278 can hold for a period of two (optional one or three) clocks (wait states) by connecting the WT, 1C and 2C points on the S-793 CPU module.

Setting the wait state;

**Figure 4-A.5. Wait States**
The DB (Data bus) Emulation connector is used to forcibly output the "RETI" (return from interrupt) instruction to I/O devices on the target system (used in the I1 mode only). This connector is used when executing the RETI instruction out of emulator memory (absence of MREQ from data bus direction control).

Connect the DB Emulation connector directly (in-circuit) to the outside of the data bus buffer (memory and I/O side) of the target system.

Figure 4-B.1. DB. EMUL Connector
Figure 4-B.2. DB. EMUL Connector Configuration
Option jumper socket - JA is an optional jumper socket to connect the interface signal of the Terminal port to the current loop and TTL.

JB is an optional jumper socket to connect the interface signal of the Host/Aux port to the current loop and TTL. (RS-232C interface is standard)

Terminal and Host/Aux line drivers - SN75188 is mounted in the RS-232C and current loop interface. For TTL interface, JA3,4 & 5 or JB3,4 & 5 must be changed for replacement with SN7438.

Terminal line driver

Host line driver

JA3,4 & 5 power supply jumpers - used for Terminal line driver IC. JA3 and 5 supplies +12V to SN75188. JA4 supplies +5V to SN7438.

JB3,4 & 5 power supply jumpers - used for Host/Aux line driver IC. JB3 and 5 supplies +12V to SN75188. JB4 supplies +5V to SN7438.

Transmission format switch - used to set data and stop bits for Terminal and Host/Aux ports (Figure 4-B.1, B.2).

Sets transmission format of the Terminal port

Sets transmission format of the Host/Aux port
Figure 4-C.1. S-791 SIO Module
When the Transmission Format switch is set to OFF (TBMT* & TEOC*), the ICD sends data in the signal buffer and monitors the BUSY signal. When set to ON (TBMT), the ICD sends data in the double buffer and does not monitor the BUSY signal.

Factory settings:

<table>
<thead>
<tr>
<th>Terminal:</th>
<th>Host/Aux:</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 data bits</td>
<td>8 data bits</td>
</tr>
<tr>
<td>2 stop bits</td>
<td>2 stop bits</td>
</tr>
<tr>
<td>no parity bit</td>
<td>no parity bit</td>
</tr>
<tr>
<td>bit 8=0</td>
<td>bit 8=0</td>
</tr>
<tr>
<td>OFF-TBMT &amp; TEOC*</td>
<td>ON-ONLY TBMT*</td>
</tr>
</tbody>
</table>

* TBMT - Transmitted Buffer Empty. The transmitted buffer empty flag goes to a logic "1" when the data bits holding register may be loaded with another character.

* TEOC - Transmitted End of Character. This line goes to a logic "1" each time a full character is transmitted. It remains at this level until the start of transmission of the next character.
SERIAL INTERFACE SPECIFICATIONS

Interface channel: Two channels (Terminal & Host/Aux)

Interface signals: RS-232 C (standard specifications)
20mA current loop
TTL

The current loop and TTL can be set according to Terminal and Host/Aux by changing jumper sockets JA and JB on the S-791 board or line driver IC.

Communication method: Full-duplex, asynchronization

Transmission format: Start bit - 1
Data bits - 7 or 8 (factory; 8)
Stop bits - 1 or 2 (factory; 2)
Parity bit- Odd/Even or none (factory; none)

The data, stop and parity bits are set by dip switches DSW3 and 4 on the S-791 board.

Transmission codes: ASCII codes

Baud Rate: 19,200 9,600 4,800 2,400
2,000 1,200 1,800 600
300 200 134.5 110 75

The baud rate is set by the Baud Rate switch on the communication panel (Figure 4-C.1).
RS-232C INTERFACE (TERMINAL)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Signal Name</th>
<th>Meaning</th>
<th>In/Out</th>
<th>JA No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FG</td>
<td>FRAME GROUND</td>
<td>IN</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>SD</td>
<td>SEND DATA</td>
<td>OUT</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RD</td>
<td>RECEIVE DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RTS</td>
<td>REQUEST</td>
<td>IN*1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>CTS</td>
<td>CLEAR TO SEND</td>
<td>OUT*1</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>DSR</td>
<td>DATA SEND READY</td>
<td>OUT*2</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>DTR</td>
<td>DATA TERMINAL READY</td>
<td>IN</td>
<td>J6, J20</td>
</tr>
<tr>
<td>7</td>
<td>SG</td>
<td>SIGNAL GROUND</td>
<td></td>
<td>J6, J20</td>
</tr>
</tbody>
</table>

Table 4-C.1. RS-232C Interface Pin Designation (Terminal)

*1 CTS and RTS are looped back (null modem) within the ICD and pulled up to +5V.

*2 DTR and DSR are looped back (null modem) within the ICD by connecting JA6 and 20 (pins 15 & 16) together. DTR is used as the BUSY signal for an ICD terminal by connecting JA20. DSR may be used as the BUSY signal by connecting JB6.

When JA6 is connected, the loopback jumper between JA6 and 20 (pins 15 & 16) is prohibited. The standard connection = JA6/20 and JA20.

*3 SN75188N is installed for the TERMINAL line driver. In this configuration, JB3 and JB5 are connected with a jumper plug to supply ±12V to SN75188N. JA4 may NOT be connected. The standard connection = JB3 and JB5.
## RS-232C INTERFACE (HOST/AUX)

<table>
<thead>
<tr>
<th>PIN NO.</th>
<th>SIGNAL NAME</th>
<th>MEANING</th>
<th>IN/OUT</th>
<th>JA No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FG</td>
<td>FRAME GROUND</td>
<td>OUT(IN)</td>
<td>SN 75188N *4</td>
</tr>
<tr>
<td>2</td>
<td>SD</td>
<td>SEND DATA</td>
<td>IN(OUT)</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RD</td>
<td>RECEIVE DATA</td>
<td>IN(OUT)</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RTS*2</td>
<td>REQUEST TO SEND</td>
<td>OUT(IN)</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>CTS</td>
<td>CLEAR TO SEND</td>
<td>IN(OUT)</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>DSR</td>
<td>DATA SEND READY</td>
<td>IN(OUT)</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>DTR</td>
<td>DATA TERMINAL READY</td>
<td>OUT(IN)</td>
<td>J6,20</td>
</tr>
<tr>
<td>7</td>
<td>SG</td>
<td>SIGNAL GROUND</td>
<td></td>
<td>J6,20</td>
</tr>
</tbody>
</table>

Table 4-C.2. RS-232C Interface Pin Designation (Host/Aux)

*1 Values in () are assumed when the DCE/DTE select switch is set to DCE.

*2 CTS and RTS are looped back (null modem) within the ICD by connecting JB6 and 20 (pins 15 & 16) together.

*3 DTR and DSR are looped back (null modem) within the ICD by connecting JB6 and 20 (pins 15 & 16) together.

DTR is used as the BUSY signal for the ICD terminal by connecting JB20. DSR may also be used as the BUSY signal for the ICD terminal by connecting JB6. When JB6 is connected, the loopback jumper between JB6 and 20 (pins 15 & 16) is prohibited. Standard connection = JB6/20 and JB20.

*4 SN75188N is installed for the HOST/AUX line driver. In this configuration, JB3 and JB5 are connected with a jumper plug to supply ±12V to SN75188N. JB4 may NOT be connected. Standard connection = JB3 and JB5.
Figure 4-C.3. RS-232C Standard Jumper Settings
## CURRENT LOOP INTERFACE

<table>
<thead>
<tr>
<th>PIN NO.</th>
<th>SIGNAL NAME</th>
<th>MEANING</th>
<th>IN/OUT</th>
<th>JA No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>LOUT+</td>
<td>CURRENT LOOP OUT(+)</td>
<td>IN *1</td>
<td>J24</td>
</tr>
<tr>
<td>25</td>
<td>LOUT-</td>
<td>CURRENT LOOP OUT(-)</td>
<td>IN *2</td>
<td>J25</td>
</tr>
<tr>
<td>17</td>
<td>LIN+</td>
<td>CURRENT LOOP IN(+)</td>
<td>OUT</td>
<td>J17</td>
</tr>
<tr>
<td>18</td>
<td>LIN-</td>
<td>CURRENT LOOP IN(-)</td>
<td>OUT</td>
<td>J18/220*3</td>
</tr>
<tr>
<td>15</td>
<td>RSTP+</td>
<td>READER STEP(+)</td>
<td>OUT *2</td>
<td>J15</td>
</tr>
<tr>
<td>16</td>
<td>RSTP-</td>
<td>READER STEP(-)</td>
<td>OUT</td>
<td>J16 *4</td>
</tr>
</tbody>
</table>

Table 4–C.3. Current Loop Interface Pin Designation (Term/Host/Aux)

*1 Current source pin used for current loop input signals, -12V pull-down.

*2 Current source pin used for current loop input signals, +12V pull-up.

*3 Jumpers JA and JB18 are connected with a current limiting resistance of 220 ohms-1/4W -or- the resistance is altered to suit the associated circuit.

*4 Jumpers JA and JB18 are connected with a current limiting resistance of 47 ohms-1/4W.

With a current loop interface, the HOST/AUX port is used only at the DCE setting (DCE/DTE select switch).

The baud rates over the current loop interface must NOT exceed 600bps.
Figure 4-C.4. CLI Standard Jumper Settings
# TTL INTERFACE (TERMINAL)

<table>
<thead>
<tr>
<th>PIN NO.</th>
<th>SIGNAL NAME</th>
<th>MEANING</th>
<th>IN/OUT</th>
<th>JA NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FG</td>
<td>FRAME GROUND</td>
<td>IN</td>
<td>SN 7438*2</td>
</tr>
<tr>
<td>2</td>
<td>SD</td>
<td>SEND DATA</td>
<td>IN</td>
<td>J19</td>
</tr>
<tr>
<td>3</td>
<td>RD</td>
<td>RECEIVE DATA</td>
<td>OUT</td>
<td>J13, 6*1</td>
</tr>
<tr>
<td>19</td>
<td>BUSY</td>
<td>BUSY INPUT</td>
<td>IN</td>
<td>J16</td>
</tr>
<tr>
<td>13</td>
<td>BUSYOUT</td>
<td>BUSY OUTPUT</td>
<td>OUT</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>RSTP</td>
<td>READER STEP</td>
<td>OUT</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>SG</td>
<td>SIGNAL GROUND</td>
<td>OUT</td>
<td></td>
</tr>
</tbody>
</table>

Table 4–C.4. TTL Interface Pin Designation (Terminal)

*1 The BUSYOUT signal becomes a TTL level signal when JA6 and JA13 (pins 8 & 9) are joined together and then connected to JA13.

*2 The Terminal line driver contains an SN7438N. JA4 is connected with a jumper plug to supply +5V to SN7438N. JA3 and 5 must NOT be jumped.

CAUTION: JA20 MAY NOT BE CONNECTED WHERE JA19 IS CONNECTED.
### TTL INTERFACE (HOST/AUX)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Signal Name</th>
<th>Meaning</th>
<th>In/Out</th>
<th>JA No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FG</td>
<td>FRAME GROUND</td>
<td>*1</td>
<td>SN 7438*3</td>
</tr>
<tr>
<td>2</td>
<td>SD</td>
<td>SEND DATA</td>
<td>OUT(IN)</td>
<td>J19</td>
</tr>
<tr>
<td>3</td>
<td>RD</td>
<td>RECEIVE DATA</td>
<td>IN(OUT)</td>
<td>J13, 6*2</td>
</tr>
<tr>
<td>19</td>
<td>BUSY</td>
<td>BUSY INPUT</td>
<td>IN</td>
<td>J16</td>
</tr>
<tr>
<td>13</td>
<td>BUSYOUT</td>
<td>BUSY OUTPUT</td>
<td>OUT</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>RSTP</td>
<td>READER STEP</td>
<td>OUT</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>SG</td>
<td>SIGNAL GROUND</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*1 When the DCE/DTE switch is set to DCE, signals are routed in the directions indicated in ().

*2 The BUSYOUT signal becomes a TTL signal when JB6 and JB 13 (pins 8 & 9) are connected, then outputs to the pin when JB13 is connected.

*3 The HOST/AUX line driver contains SN7438N. JB4 is connected with a jumper plug to supply +5V to SN7438N. JB3 and 5 must NOT be connected together.

CAUTION: JB20 MAY NOT BE CONNECTED WHERE JB19 IS CONNECTED.
Figure 4–C.5. TTL Standard Jumper Settings
SERIAL INTERFACE CONTROL SIGNAL TIMING

XON and XOFF Protocol

When the host computer or terminal cannot receive data sent from the ICD because of a high baud rate, the data from the ICD may be controlled with XON and XOFF.

\[
\text{XOFF} \ldots \text{DC3 (CTR-S: 12H0)} \\
\text{XON} \ldots \text{DC1 (CTR-Q: 10H)}
\]

The host computer or terminal sends XOFF to the ICD before the reception buffer overruns. After sending XOFF, the host computer/terminal sends XON to the ICD if the reception buffer is ready.

The ICD stops transmitting data when it receives XOFF and ignores any incoming code other than XON thereafter. The ICD then resumes data transmission after receiving XON.

BUSY and DTR Inputs

The ICD can stop data transmission if a BUSY signal is detected from a low-speed terminal. Normally, the terminal sets the BUSY signal to L, from the leading edge of the receive data (RD) starting bit to the completion of data processing. The ICD suspends its data transmission to the terminal as long as the BUSY signal is at L (Figure 4-C.6).

![Figure 4-C.6. BUSY and DTR Input Signal Diagram](image-url)
BUSYOUT and DSR Outputs

When the host computer system sends data at a higher rate of speed than that of the internal ICD monitor processor, the BUSYOUT signal of the ICD must be monitored. The ICD sets the BUSYOUT signal to L until the ICD monitor reads transmitted data (SD) from the host system. During this time, the host computer waits for data transmission to the ICD (Figure 4-C.7).

![BUSYOUT and DSR Output Signal Diagram](image)

**Figure 4-C.7. BUSYOUT and DSR Output Signal Diagram**

RSTP Output

The ICD can transmit a RSTP signal to terminals that require a step signal on each data transmission. The ICD sets RSTP to L when data reading is requested. It then returns RSTP to H upon detection of the start bit in the transmitted data (SD) from the terminals being set (Figure 4-C.8).

![RSTP Output Signal Diagram](image)

**Figure 4-C.8. RSTP Output Signal Diagram**
Figure 4-C.9. S-771 SIO Interface Circuit Diagram (Terminal)
Figure 4-C.10. S-771 SIO Interface Circuit Diagram (Host/Aux)
THIS PAGE INTENTIONALLY BLANK
The ICD incorporates 64K-bytes of high speed RAM for target programs as emulation memory (Figure 4-D.1). This memory is referred to as ICD program memory (or emulation memory), in relation to user memory (target system memory).

The ICD program memory consists of high-speed static RAM, enabling support of multi-speed target systems. Also, ICD program memory differs from the usual program memory area in that it is contained within the Z80 processor, and not on a separate module. The address/data/control bus pins must assume three states during a BUSAK cycle. This prohibits DMA transfer between the target system and ICD program memory, however, DMA transfer within addressed spaces is permitted.

Figure 4-D.1. ICD Program Memory Diagram
USER MEMORY

User memory is memory that is installed in the target system as opposed to ICD program memory. The ICD-278 will address up to 64K bytes of target system memory (user memory).

The access time required to write to the target system memory from the ICD-278 is the same as the processors, however, the access time needed to read from the target system memory is slightly shorter than that available with the processor. Therefore, certain access time conditions must be met. These are shown in Figure 4-D.2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>OPcode Fetch</th>
<th>Memory I/O Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>tD(AD)</td>
<td>Max</td>
<td>Max 90 ns</td>
</tr>
<tr>
<td>tS φ(D)</td>
<td>min 30 ns</td>
<td>min 40 ns</td>
</tr>
<tr>
<td>tH</td>
<td>min 0 ns</td>
<td>min 0 ns</td>
</tr>
</tbody>
</table>

Figure 4-D.2. User Memory Timing Diagram
MEMORY MAPPING

When target system emulation is in progress during in-circuit mode 1, it is possible to specify either user memory or ICD program memory in 1K bytes (Figure 4-D.3). This specification is met using the "Map" command.

When using the ICD program memory, RW (read/write) and RO (read/only) areas can be specified in 1K-byte increments. Also, the NO (non-memory) status can also be specified on the emulation CPU memory map.

See Figure 4-D.3 for application of the following 'Memory Area' references:

READ/WRITE : Specifies that the ICD program memory is used in place of the target system RAM. The WAIT signal from the target system is ignored when this memory area is accessed.

READ ONLY : Specifies that the ICD program memory can be used in place of the target system ROM. It is NOT permitted to Write into this memory area. The "Break" command may be used to force a break if writing in this area is attempted during an emulation break. The WAIT signal from the target system is ignored when this memory area is accessed.

USER : Specifies to use the memory mounted in the target system. The WAIT signal from the target system is ignored when this memory is accessed.

NON : This specifies to use memory not mounted in the memory map. Read/Write is not possible with this memory during emulation. If access to this memory area is attempted, a break will occur.
Figure 4-D.3. Mapping Configuration
Figure 4-E.1. Emulator/Target System Interface
ICD PROGRAM MEMORY CYCLE

The ICD program memory read/write cycles do not access memory in the target system while memory mapping or during an emulation break. During the ICD program memory cycle, the MREQ-WR output signal is prohibited and therefore the memory area in the target system is unaccessible. Furthermore, the MREQ output signal which occurs during the ICD program memory write cycle is prohibited.

The data bus is specified both in the ICD program memory read and write cycles. The data then read from or written into the ICD program memory outputs to the target system.

In conventional Z80 systems, the output of the RD signal cannot be disabled because of the following:

1) The appearance of M1 without RD and MREQ causes the Z80 peripheral LSIs (mainly Z80 PIO) to reset.

2) Since the "RETI" instruction is detected by the Z80, peripheral LSIs such as PIO, CTC, SIO, DMA. Therefore, M1, RD, and D0 thru D7 signals must be present at the peripheral chip. If they are not available at the peripheral, the interrupt operation cannot be performed.

For application with any target system, the ICD uses the Emulation Select switch (or emulation method select switch) to specify the operation on the ICD program memory read cycle. Two settings are available;

1) During the ICD program memory read cycle, the RD signal output is inhibited by setting the Emulation Select switch as follows:

   Bit 3 = ON      Bit 3 = OFF

2) During the ICD program memory read cycle, D0 thru D7 are made tristate by setting the Emulation Select switch to Bit 1 = OFF
Z80 MACHINE CYCLE

Instruction Op Code Fetch Cycle

Memory Read or Write Cycle
Input or Output Cycles

Interrupt Request/Acknowledge Cycle

Bus Request/Acknowledge Cycle
CLOCK SWITCH

The CLOCK switch specifies the use of the ICD Internal Clock (4MHz) or the External Target Clock.

Internal Clock

The ICD Internal clock is specified by CLOCK=INT.

The internal clock runs at a speed of 4 MHz with a 50% duty cycle. The frequency may be changed to either 2 MHz or 4 MHz by utilizing the jumpers CX, H, and L provided on the S-793 board (Figure 4-E.3).

NOTE: The internal clock is used by the microprocessor only, it cannot be used by the target system.

Figure 4-E.2. Clock Configuration
External Clock

The External clock is specified by CLOCK=EXT.

If the external clock is used, it is possible for the target system peripheral LSI and the emulation CPU to be operated simultaneously.

NOTE: To insure accurate operation of the emulation CPU, 50% duty cycle is required for high speed clocks equal to or greater than 2.5 MHz.

The Z80 CPU requires the "H" level of the target clock to be in access of Vcc-0.6V. If a glitch equal to or higher than 0.45V at a "L" level of the target clock appears, the M1-RD signal of the processor occurs by a glitch of the clock. If this takes place during emulation, the ICD break will have no effect. Recovery to the normal state is achieved by resetting the target system using the RESET switch.

NOTE: If this condition occurs frequently, the drive capacity of the clock driver (target system) must be improved by increasing drive levels.
RESET SWITCH

The RESET switch on the ICD Operator Panel resets the ICD only, it does NOT reset the target system. The reset switch is effective when the emulation CPU is in a break status. Target system breaks are activated using the MONITOR switch. The target system, in most cases, will have a manual reset switch that resets the entire system.

When the emulation CPU runs the target system, a manual reset of the target system causes a hardware reset of the emulation CPU or the registers in the CPU. If the emulation CPU is in an emulation break, resetting the target system will NOT cause a hardware reset of the emulation CPU. The CPU register must be reset by the "Register RES" command of the ICD monitor.

Figure 4-E.4. Reset Configuration
MONITOR SWITCH (Interrupt Signal)

The MONITOR switch places the emulation CPU (executing the target system) in an emulation break status. This switch causes a monitor NMI interrupt which is assigned a higher priority than the target NMI. The "Break" command also causes the monitor NMI to occur.

If an emulation break occurs between NMI and the execution of the "RETN," "LD A,I" or "LD A,R" command, the pre-NMI state cannot be guaranteed if IFF2 is seen from the target program. This problem is corrected with the "Register" command.

The NMI interrupt signal is masked when the emulation CPU is in an emulation break. However, during an emulation break the NMI from the target system is latched by an edge-trigger circuit. Thus, if an NMI interrupt occurs during an emulation break, an interrupt sequence is generated at the transition from the ICD monitor run to the target system run.

The INT interrupt signal is masked when the emulation CPU is in an emulation break. The target interrupt signals, INT and NMI, can perform enable and disable operations respectively using the "Pin" command.

Figure 4-E.5. Interrupt Signal Configuration
BUS CONTROL

The ICD can accept the BUSRQ signal any time the in-circuit mode is I1/I2. Therefore, DMA operation may be performed during an emulation break even if the target system is executing an break.

The BUSRQ signal from the target system is enabled and disabled by using the "Pin" command. This operation allows emulation regardless of the BUSRQ signal state.

The WAIT signal is effective when the target memory or I/O is accessed. The WAIT signal will generate two wait states (optional one or three) per memory cycle are automatically generated by setting the Emulation Select switch bit 4 = ON (see Technical References; A-Emulation Select switch).

This action allows the target system to operate at a higher clock speed and permits emulation even when the access time of the system or the setup time of WAIT is short.

If the WAIT signal is in a wait state for equal to or longer than 128 clocks, the access occurs as a break time-out. This condition is set using the "Break" command of the ICD monitor. The setting of a WAIT time-out introduces a break during emulation.

Figure 4-E.6. BUSRQ Signal Configuration
REFRESH SIGNAL

The RFSH signal outputs to the target system in any of the I1, I2 or I3 in-circuit modes. The MREQ signal for refresh is then synchronized with the RFSH signal independent of the in-circuit mode or mapping. This procedure allows refresh timing of the target system D-RAM to be synchronized with the CPU.

Figure 4-E.7. REFRESH Signal Configuration
<table>
<thead>
<tr>
<th>Signal</th>
<th>Symbol</th>
<th>Parameter</th>
<th>Z-80</th>
<th>Z-80A</th>
<th>Z-80B</th>
<th>ICD-278 for Z-80</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>(c)</td>
<td>Check Period</td>
<td>4</td>
<td>30</td>
<td>25</td>
<td>65</td>
<td>165</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Check Pulse Width, Clock High</td>
<td>180</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Clock Pulse Width, Clock Low</td>
<td>180</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Clock Rise and Fall Times</td>
<td>30</td>
<td>30</td>
<td>30</td>
<td>30</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A-0-H</td>
<td>1d(AD)</td>
<td>Address Output Delay</td>
<td>145</td>
<td>110</td>
<td>90</td>
<td>90</td>
<td>110</td>
</tr>
<tr>
<td></td>
<td>1F(AD)</td>
<td>Delay to Float</td>
<td>110</td>
<td></td>
<td>90</td>
<td>90</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>1acm</td>
<td>Address Stable Prior to MREQ (Memory Cycle)</td>
<td>125</td>
<td></td>
<td>65</td>
<td>35</td>
<td>35</td>
</tr>
<tr>
<td></td>
<td>1ac</td>
<td>Address Stable Prior to MREQ (IO Cycle)</td>
<td>330</td>
<td></td>
<td>90</td>
<td>110</td>
<td>110</td>
</tr>
<tr>
<td></td>
<td>1ca</td>
<td>Address Stable from RD, WR, IORQ or MREQ</td>
<td>160</td>
<td></td>
<td>90</td>
<td>35</td>
<td>35</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 4-E.1. ICD-278 SIGNAL TIMING**

- **c**: Check Period
- **w(H)**: Check Pulse Width, Clock High
- **w(GL)**: Clock Pulse Width, Clock Low
- **f**: Clock Rise and Fall Times
- **AD**: Address Output Delay
- **F(AD)**: Delay to Float
- **ACM**: Address Stable Prior to MREQ (Memory Cycle)
- **AC**: Address Stable Prior to MREQ (IO Cycle)
- **CA**: Address Stable from RD, WR, IORQ or MREQ
- **D(D)**: Data Output Delay
- **P(D)**: Delay to Float During Write Cycle
- **F(D)**: Data Setup Time to Rising Edge of Clock During M Cycle
- **R(D)**: Data Setup Time to Falling Edge of Clock During M 2 to M 5
- **F(R)**: Data Stable Prior to WR (Memory Cycle)
- **F(R2)**: Data Stable Prior to WR (IO Cycle)
- **R(F)**: Data Stable from WR
- **H**: Any Hold Time for Setup Time
- **DLK(MR)**: MREQ Delay From Falling Edge of Clock, MREQ Low
- **DHK(MR)**: MREQ Delay From Rising Edge of Clock, MREQ High
- **MRQ**: Pulse Width, MREQ Low
- **MLR**: Pulse Width, MREQ High
- **L(R)**: RD Delay From Rising Edge of Clock, RD Low
- **L(R2)**: RD Delay From Rising Edge of Clock, RD Low
- **L(R3)**: RD Delay From Rising Edge of Clock, RD High
- **L(R4)**: RD Delay From Floating Edge of Clock, RD High
- **WR**: WR Delay From Rising Edge of Clock, WR Low
- **WR**: WR Delay From Falling Edge of Clock, WR High
- **WR**: Pulse Width, WR Low
- **R(M)**: MI Delay From Rising Edge of Clock, MI Low
- **R(M2)**: MI Delay From Rising Edge of Clock, MI High
- **RFSH**: RFSH Delay From Rising Edge of Clock, RFSH Low
- **RFSH**: RFSH Delay From Rising Edge of Clock, RFSH High
- **WATT**: WATT Setup Time to Falling Edge of Clock
- **HALT**: HALT Delay Time From Falling Edge of Clock
- **NT**: NT Setup Time to Rising Edge of Clock
- **NMI**: NMI Low
- **BUSRQ**: BUSRQ Setup Time to Rising Edge of Clock
- **BUSRQ**: BUSRQ Delay From Rising Edge of Clock, BUSRQ Low
- **BUSRQ**: BUSRQ Delay From Falling Edge of Clock, BUSRQ High
- **RESPT**: RESPT Setup Time to Rising Edge of Clock
- **FR**: Delay to Float (MREQ, IORQ, RD and WR)
- **INT**: MI Stable Prior to IORQ (Interrupt Ack.)
THIS PAGE INTENTIONALLY BLANK
The Event trigger probe detects a LOW pulse (TTL) signal when an event point is passed during the emulation process. The duration of the pulse is 250ns (minimum) from the moment at which the RD/WR rises in a cycle with matching event conditions - to the point at which the RD/WR signal in the next cycle rises. A LOW pulse synchronized with the RD/WR signal outputs if "Don't care" has been specified as an event condition.

![Diagram of Event Trigger Logic]

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>tWE (Width of EVENT TRIGGER Time)</td>
<td>min 415 ns</td>
</tr>
<tr>
<td>tWE(DD) (Width of EVENT TRIGGER Time, (Data Don't Care))</td>
<td>min 250 ns</td>
</tr>
<tr>
<td>tD (Delay Time)</td>
<td>max 80 ns</td>
</tr>
</tbody>
</table>

6MHz Without WAIT

Figure 4-F.1. Event Trigger Output Timing Diagram
EMULATION QUALIFY OUTPUT

The Emulation Qualify probe determines the status of ICD emulation. The HIGH level (TTL) signal is sent from the point at which the target program is executed (with the "GO" command) to the breakpoint. Unwanted signals can be cut by connecting the Emulation Qualify output to the enable or qualify input of a logic analyzer or similar device.

![Emulation Qualify Output Timing Diagram](image)

Figure 4-F.2. Emulation Qualify Output Timing Diagram
MAP CONTROL PROBE

The Map Control probe enables the user memory to be used over the entire memory area (64K bytes) when a TTL signal is received by the MAP CTL. probe (in-circuit mode I1). This input is ignored during an emulation break (Figure 4-F.3).

The Map Control probe must be set to a LOW level (minimum 125ns) before the RD or WR signal is generated (Figure 4-F.3).

The Map Control signal is useful to develop/debug a system which uses phantom ROM (ROM that operates for the system bootstrap procedure and then hides behind the main memory). If a program is executed when mapping the address of the phantom ROM into the ICD program memory, the ICD cannot select the user memory with same address as the phantom ROM. However, it is possible to input the signal of the main memory to the ICD's Map Control. The phantom ROM then uses the ICD program memory and the main memory accesses the user memory with the same address.

Figure 4-F.3. Map Control Timing Configuration
Figure 4-F.4. Map Control Timing Diagram
There are five control modules located within the ICD-278 in addition to the power supply. These modules are listed in their order of position starting from the top (Operator Panel) of the ICD;

- PANEL S-730C Indicator Panel
- *SIO S-791B Serial Interface (C)
- RTS S-795A Realtime Trace
- *CPU S-793A Central Processing Unit (E)
- EMU S-792A Emulation Memory Unit

Note: These modules (*) are identified and described in detail elsewhere in this section. See the reference letter at the end of these module names for their location in this section or refer to the Table of Contents.

Each module is linked by the Mother Bus cable. Power is supplied to each module by a 5-pin, plug-type power connector cable (except for the S-730C module which uses the 60-pin Mother Bus connector cable).

The modules are attached to the ICD chassis by brackets which are screw-mounted (two or four screws) to secure them in place. Removing any one of the control modules necessitates some disassembly of the ICD (see Disassembly Procedure located at the end of this chapter).
S-791 Serial Interface Output (SIO)
S-795 Realtime Trace Storage (RTS)
S-793 Central Processing Unit (CPU)
Disassembly Procedure

1) Begin disassembly by inverting the ICD-278, placing the Operator Panel side; down. Access to the bottom panel is now possible.

NOTE: Place the ICD-278 on a soft foam-type pad to protect the case and components.

Remove the four large screws that hold the bottom panel to the chassis but do not detach the panel. Remove the four counter-sunk screws at each end (eight total) that hold the side panels in place.

2) Gently turn over the ICD-278, placing the Operator Panel side; up. Remove the two round-head screws at each end (four total) that join the top and side panels. Detach the side panels and the top panel.

The control modules are now accessible for removal.

3) IMPORTANT: Note the position of the power connectors before removing. Both the socket and plug have a black-colored identification label for proper positioning during reconnection.

Free the power cable by disconnecting its five-pin socket (CN4) from the module then detach the mother bus cable from its location on the module (CN1).

4) Remove the screws which hold the module to the chassis:

A) The top and bottom (S-730C and S-795A) modules are mounted directly to the chassis with four and six screws respectively. Remove these screws to detach the modules.

B) The three remaining modules (S-791A, S-793A and S-792A) are connected to brackets which screw mount to the ICD chassis at one end and slide into holders at the other end. To detach these modules, remove the screws and then carefully slide the modules away from the chassis.
Module Installation

Installation is the reverse of removal.

CAUTION: DO NOT REVERSE POWER CONNECTOR POSITION DURING INSTALLATION. CONNECTOR MISPLACEMENT WILL CAUSE DAMAGE TO THE ICD-278.

NOTE: When replacing the side panels, position all the screws in place loosely to allow the panels to align properly before tightening.
PART II
SOFTWARE SPECIFICATION GUIDE

INTRODUCTION

Part II of this Operation Manual contains software information for the ICD-278. This information relates to the various software commands (including the Z commands) as well as the necessary protocol for communication with a host computer system.

A detailed analysis of the user commands is explained in Section V; Software Commands. Emulator handshaking with the host computer is described in Section VI; Host Computer System Communication.

Before beginning communication with the host computer, select and construct the proper system configuration (REMOTE or LOCAL: standalone with host computer). The two system configurations are detailed in Section III; System Configuration and Start-up Sequence, and reprinted in Section VI for convenience.

PART II SOFTWARE SPECIFICATION GUIDE

Section V Software Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>5-5</td>
</tr>
<tr>
<td>Save</td>
<td>5-6</td>
</tr>
<tr>
<td>Verify</td>
<td>5-7</td>
</tr>
<tr>
<td>Quit</td>
<td>5-8</td>
</tr>
<tr>
<td>Z Log</td>
<td>5-8</td>
</tr>
<tr>
<td>Z Batch</td>
<td>5-8</td>
</tr>
<tr>
<td>Z Comment</td>
<td>5-9</td>
</tr>
<tr>
<td>Z Wait</td>
<td>5-9</td>
</tr>
<tr>
<td>Z Directory</td>
<td>5-10</td>
</tr>
<tr>
<td>Z Help</td>
<td>5-10</td>
</tr>
<tr>
<td>Z Repeat</td>
<td>5-11</td>
</tr>
<tr>
<td>Z Print</td>
<td>5-11</td>
</tr>
</tbody>
</table>

Section VI Host Computer System Communication

<table>
<thead>
<tr>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idle Program</td>
<td>6-4</td>
</tr>
<tr>
<td>Display Text</td>
<td>6-6</td>
</tr>
<tr>
<td>Command Input Request</td>
<td>6-8</td>
</tr>
<tr>
<td>Object File Load/Verify</td>
<td>6-10</td>
</tr>
<tr>
<td>Object File Save</td>
<td>6-12</td>
</tr>
<tr>
<td>Z Command</td>
<td>6-14</td>
</tr>
<tr>
<td>Quit</td>
<td>6-17</td>
</tr>
<tr>
<td>Display Symbolic Text</td>
<td>6-18</td>
</tr>
<tr>
<td>Console Key Check</td>
<td>6-20</td>
</tr>
</tbody>
</table>
SECTION V
SOFTWARE COMMANDS

INTRODUCTION

This section explains the use of the ZICE utility software commands. The ZICE commands are used to interface the ICD-278 to other microprocessors and microcomputers for testing programs under development. Additionally, the ZICE utility supports four user commands; Load, Save, Verify and Quit. These four commands, including address parameters and application notes, are described in detail in Part III: COMMAND REFERENCE GUIDE.
ZICE KEYWORDS

The following user-supplied keywords are used with the ZICE commands:

portspec : specifies input/output port to consider, either:

T (Terminal port/ignore software handshake)
P (Terminal port/perform handshake)
A (Auxiliary port)
H (Host port)

filename : name of the operation file.

bias : hexadecimal (16-bit, 0-F) address that is added to start address of each program or data address.

message : input data, ASCII 32 or hexadecimal.

beg.addr : beginning address, physical 16-bit.

end addr : ending address, physical 16-bit or L byte.

user addr : starting address of user program, physical 16-bit or hexadecimal 16-bit address.

obj.name : file name, all standard CPM files are available (hex, assembly, etc.)

display : used with the Directory command, specifies the type of directory display.

range : an integer number used with the Repeat command.

name : the name of a specific command; Go, Map, etc.

nth-name : the last command name to be used during the repeat process.

comment : a displayed user supplied comment or statement.
ZICE FORMAT

Note the following format when entering the ZICE commands.

*Keywords/key characters are displayed as; \textbf{\textcolor{red}{c//e}} etc, or as BOLD characters. They represent words/letters/characters which must be entered. Any combination of upper/lower case letters may be used.

*Lowercase italicized letters show items which the user must supply, such as "filename" in which the user would enter the name of a selected file.

*A vertical line "|" is shown to indicate a choice between separated information which must be selected, such as;

\texttt{ON|OFF}

ON or OFF may be entered, but not both.

*Include all punctuation such as commas, equal signs, colons, slashes, feature keys. Etc.

*Available address/data parameters are given at the end of the explanations and grouped as; [phy 16, L byte, ASCII 32, etc].

Example: REPEAT (R) command;

\begin{center}
\begin{tikzcd}
\text{Z} \quad \text{R} \quad | \quad \text{range} \quad \text{9 name} \quad \text{nth-name} \\
\text{DESIGNATES "Z" COMMAND} \quad \text{DESIGNATES "REPEAT" COMMAND} \quad \text{COMMAND NAME TO BE EXECUTED DURING REPETITION PROCESS} \quad \text{NTH COMMAND NAME TO BE EXECUTED DURING REPETITION PROCESS} \quad \text{RETURN KEY} \\
\end{tikzcd}
\end{center}

\textbf{\textcolor{red}{NUMBER OF TIMES THE STRING OF COMMANDS IS REPEATED [1 TO 9999]}}
THE LOAD COMMAND IS USED TO LOAD A HEXADECIMAL FILE ONTO A DISKETTE OR THE OBJECT PROGRAM (INTEL FORMAT), FROM EITHER SPECIFIED PORT IN MEMORY.

\[ \text{L} \quad \text{portspec \ filename \ bias \ message} \]

**portspec** - PORT SPECIFICATION:
- **T**: TERMINAL PORT (IGNORE SOFTWARE HANDSHAKE).
- **P**: TERMINAL PORT (PERFORM SOFTWARE HANDSHAKE).
- **A**: AUXILIARY PORT (IGNORE SOFTWARE HANDSHAKE).
- **H**: HOST PORT (PERFORM SOFTWARE HANDSHAKE).

**filename** - NAME OF THE FILE TO LOADED.

**bias** - BIAS OF THE OBJECT TO BE LOADED [L BYTE] (DEFAULT = OBJECT STARTING ADDRESS).

**message** - LOAD MESSAGE [ASCII 32, HEX DATA].

EXAMPLE - LOAD FILE PROG3.HEX FROM DRIVE B OF THE BOX;

L B:PROG3.HEX (cr)
The Save command is used to create a user program on a diskette as the hex file -OR- dump the user program to a specified port using the Intel format.

```
SA / portspec filename beg.addr end addr user addr message
```

**portspec - Port Specification:**

- **T** : Terminal port (ignore software handshake)
- **P** : Terminal port (perform software handshake)
- **A** : Auxiliary port (ignore software handshake)
- **H** : Host port (perform software handshake)

- **filename** : Name of file to create.
- **beg.addr** : Beginning memory address [PHY 16].
- **end addr** : Ending memory address [PHY 16].
- **user addr** : Beginning user program address [PHY 16, HEX].
- **message** : Save message [ASCII 32, HEX data].

**Example - Generate the TEST.HEX file on diskette:**
```
>SA TEST,0,37FF,0
```
The VERIFY command is used to compare a host computer file or object program (Intel format) with the contents in memory.

```
V / portspec obj.name bias message
```

**portspec** - PORT SPECIFICATION:

- **T**: TERMINAL PORT (IGNORE SOFTWARE HANDSHAKE)
- **P**: TERMINAL PORT (PERFORM SOFTWARE HANDSHAKE)
- **A**: AUXILIARY PORT (IGNORE SOFTWARE HANDSHAKE)
- **H**: HOST PORT (PERFORM SOFTWARE HANDSHAKE)

**obj.name** : OBJECT NAME TO COMPARE.

**bias** : BIAS OF THE FILE OR OBJECT TO COMPARE (DEFAULT = OBJECT STARTING ADDRESS).

**message** : VERIFY MESSAGE [ASCII 32, HEX DATA].

Example - Compare XASM with memory;

```
V XASM,(CR)
```

```
.ADRS M 0
020F OB 67
105C 78 00
105D B7 00
0100
```
THE LOG SUBCOMMAND ECHOES THE CONSOLE OUTPUT TO A DISK FILE (ON) OR TURNS OFF THE ECHO FEATURE (OFF).

\texttt{Z \textbf{L} ON|OFF}

THE BATCH SUBCOMMAND IS USED TO LOAD AND EXECUTE A FILE CONTAINING ZICE COMMANDS WHICH WERE PREVIOUSLY CREATED USING THE EDITOR. THE COMMANDS ARE EXECUTED IN THE ORDER IN WHICH THEY APPEAR IN THE TEXT FILE. A CTRL-C INTERRUPTS THE COMMAND SEQUENCE DURING THE EXECUTION OF A BATCH COMMAND FILE.

\texttt{Z \textbf{B} filename}

\texttt{filename} : SPECIFIES THE FILE NAME

THE QUIT COMMAND IS USED TO TERMINATE THE ICD-278 EMULATOR AND RETURN CONTROL BACK TO THE HOST COMPUTER SYSTEM.

\texttt{Q}
The Comment subcommand is used to output comments during a subcommand process.

**Z C 9** comment

*comment* : Comment string which appears on the console during the execution of the batch or repeat process.

Example:

Z C, *** FD TEST START ***
L FDTEST
G 0, FF
Z C, *** MEMORY TEST START ***
L MENTEST

The Wait subcommand is used to place a temporary pause in a repeat or batch subcommand process. The execution is then halted until the 'space' bar is pressed - restarting the process.

**Z W 9** comment

*comment* : Field to be used for documentation of a wait command.

Example:

Z R, 10/G X,X/D X,X/Z W(CR)

Repeat process ten times
Execute instruction
Display results
Wait for operator response
THE DIRECTORY SUBCOMMAND IS USED TO DISPLAY A DISKETTE DIRECTORY WHILE USING THE Z10E UTILITY.

```
Z D display ←
```

display - SPECIFIES:

:DISPLAY THE DIRECTORY OF HEXADECIMAL FILES.
:DISPLAY THE LIST OF ALL .BAT FILES.
:DISPLAY A LIST OF ALL .HEX FILES (DEFAULT PARAMETER).
:DRIVE ON WHICH THE DIRECTORY RESIDES.

THE HELP SUBCOMMAND IS USED TO DISPLAY THE FORMAT OF A COMMAND BY SPECIFYING A PARTICULAR COMMAND -OR- DISPLAYS THE COMPLETE COMMAND LISTING

```
Z H ⟨ name ⟩ ←
```

name :COMMAND FOR WHICH THE HELP REQUEST IS DIRECTED.

EXAMPLE:
Z H,V (CR)
V I/O, FILE NAME (CR)

5-10
THE REPEAT SUBCOMMAND IS USED TO PROVIDE A METHOD OF REPEATING A COMMAND OR A STRING OF COMMANDS. THIS SUBCOMMAND IS USEFUL WHEN TESTING SUBROUTINES AS SHOWN IN THE EXAMPLE.

```
Z R 9 range / name / nth-name
```

**range**: THE NUMBER OF TIMES THE STRING OF COMMANDS ARE TO BE REPEATED. THE RANGE OF N IS 1 TO 9999 (DEFAULT IS INFINITE REPETITION).

**name**: COMMAND NAME TO BE EXECUTED DURING THE REPETITION PROCESS.

**nth-name**: NTH COMMAND NAME TO BE EXECUTED DURING THE REPETITION PROCESS.

**Example**;

```
```

REPEAT 427 TIMES
EXECUTE INSTRUCTIONS
PRINT CONSOLE MESSAGES
DISPLAY SUBROUTINE RESULTS
TURN OFF PRINTING CONSOLE MESSAGES
EXECUTE INSTRUCTION

THE PRINT SUBCOMMAND PROVIDES THE USER WITH A HARDCOPY OF THE COMMAND DIALOG AND DATA DISPLAYED ON THE CONSOLE DURING A ZICE UTILITY SESSION (ON) OR TURNS OFF THE HARDCOPY PRINT FEATURE (OFF) [DEFAULT CONDITION AT INITIALIZATION].

```
Z P ON|OFF
```

5-11
SECTION VI
HOST COMPUTER SYSTEM COMMUNICATION

INTRODUCTION

This section details the communication protocol to be observed when interacting the ICD-278 with a host computer system. Seven communication sequences are illustrated by protocol diagrams showing program analysis and flowcharts. Additionally, Idle program and Function Analyze program flowcharts are included.

Both Local and Remote mode configurations are examined.

LOCAL Mode

The Local (standalone with host computer) mode allows object I/O between the ICD-278 and the host computer system. Once configured, the ICD-278 operation commands are executed through the console terminal. The Local mode enables the user commands; Load, Save, Verify and Quit. Object downloading from the host computer to the ICD-278 maybe accomplished in this mode also.

REMOTE Mode

The Remote mode allows file transfer between the ICD-278 and host computer via the support software program of the host computer system. It is also possible to add the batch processing function for batch files and to use symbolic debugging in this mode.

Before data transfer begins, proper ICD system configuration must be selected and constructed. The LOCAL and REMOTE (standalone with host computer) modes are illustrated here (Figure 6-1). A detailed explanation of system configuration and start-up procedure may be found in Section III.
COMMUNICATION TERMINOLOGY

The communication sequences used in this section are illustrated by protocol diagrams with definitions. The following data communication terminology is used in the diagram explanations:

- **SOH** - Start Of Heading
  Precedes a block of heading characters which provide auxiliary information, such as routing and priority.

- **ACK** - Acknowledge
  An acknowledge to indicate the successful reception of a message segment.

- **NAK** - Not Acknowledge
  An acknowledge to indicate the unsuccessful reception of a message segment.

- **STX** - Start of Text

- **ETX** - End of Text

- **TEXT** - That part of the message which contains the substantive information to be conveyed.

- **CR** - Call Request or Carriage Return
### System Configuration

<table>
<thead>
<tr>
<th>Local (standalone)</th>
<th>DCE</th>
<th>Terminal</th>
<th>Host/Aux</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1" alt="Diagram" /></td>
<td><img src="image2" alt="Diagram" /></td>
<td><img src="image3" alt="Diagram" /></td>
<td><img src="image4" alt="Diagram" /></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Local (standalone with Host Computer)</th>
<th>DCE</th>
<th>Terminal</th>
<th>Host/Aux</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image5" alt="Diagram" /></td>
<td><img src="image6" alt="Diagram" /></td>
<td><img src="image7" alt="Diagram" /></td>
<td><img src="image8" alt="Diagram" /></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Remote</th>
<th>DCE</th>
<th>Terminal</th>
<th>Host/Aux</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image9" alt="Diagram" /></td>
<td><img src="image10" alt="Diagram" /></td>
<td><img src="image11" alt="Diagram" /></td>
<td><img src="image12" alt="Diagram" /></td>
</tr>
</tbody>
</table>

**Figure 6-1. System Configuration**
IDLE PROGRAM

1) The host system waits for an input from the ICD. The host system is provided with an input buffer for input codes from the ICD.

2) The host system enters the codes received from the ICD in the input buffer.

If received code is:  
<cr> Host System executes:
<soh> Function Analyze program

Display Text program
Figure 6-2. Idle Flowchart
DISPLAY TEXT

The Display Text sequence is used to display texts, sent from the ICD, on the host computer console.

(TEXT) <cr> : Text Record
This record is the ASCII text sent to the host system to be displayed on the host console. Text records may not include: <ACK>, <NAK> or <SOH> control codes. The host system displays a line up to <cr> whenever the text record on the host system is displayed. After displaying a line of records, the cursor moves to the next line.

<ACK> : Display End Code
This code is sent to the ICD when no more display text record exists.

<NAK> : Display Halt Code
This code is sent to the ICD to halt the text record transmission during the display of 'Dump', 'Trace' etc.

Figure 6-3. Display Text Sequence

(TEXT)  ➔
<cr>  ➔

(Display Text Record to Console)

<ACK> or <NAK> ➔
DISPLAY TEXT PROGRAM

1) The ICD sends LF(Text)<CR>LF to the host system when a text is displayed.
2) If a Text 1 record is received from the ICD, the host system displays the text 1 record on the host system console.
3) The host system now checks the input state of the host system console;

   A) If there is no input from the host system console, the host system will send <ACK> to the ICD and then return to the Idle program.

   B) If there is input from the host system console and the input code is <ESC>, the host system will send <NAK> to the ICD and then return to the Idle program.

   C) If there is input from the host system console but the input code is not <ESC>, the host system will send <ACK> to the ICD and then return to the Idle program. In this mode, only the <ESC> key (Display Halt) is effective.
Figure 6-4. Display Text Flowchart
COMMAND INPUT REQUEST PROGRAM

Command input request sequence

(Text)<ack> : Command request record
This record is sent when the ICD has requested a command from the host system. The command request record also includes an ASCII text to display on the host system console. Command request records may NOT include; <ack>, <nak>, <cr> or <soh> control codes.

If the host system displays a text on the host system console, the data in the input buffer (sent from ICD) will be displayed until <ack> is issued.

The host system may not output data on the host system console. After the text is displayed, the cursor must remain at that position.

(Command)<cr> : Command record
This record is a text that is sent from the host system to the ICD as a command. The command record may NOT be terminated with <cr> - nor may it include any control codes.

When the host system enters a command record through the host system console, a line of data (up to <cr>) is entered which is displayed on the console with echo back. After a line of command record is displayed, the cursor is moved to the next line.

Figure 6-5. Command Input Request Sequence
**Command Request Program**

1) The ICD sends LF(TEXT)<ACK>LF to the host system in response to a command request.

2) If <ACK> is received from the ICD, the host system will display the data in the input buffer (sent from the ICD) on the host system console and then wait for input from the host console.

3) If a command 1 record is input from the host system console, the host system will send the 1 record of the input command to the ICD, and then return to the idle program.

![Figure 6-6. Command Request Flowchart](image-url)
OBJECT FILE LOAD/VERIFY

Object File Load/Verify Sequence

The following is the sequence for transmission of the object file from the host computer system in response to the Load/Verify request from the ICD.

Note: During object file transmission, the text display request from the ICD or console key check sequence, may be inserted.

<SOH>"00"(file name)<CR> : Load Request Record

This record transmits to the host system whenever the ICD loads the object file. It is possible to use the (file name) field as the user definition load message.

<SOH>"01"(file name)<CR> : Verify Request Record

This record transmits to the host system a verification of the object file and memory sent from the ICD. It is possible to use the (file name) field as the user definition verify message.

(INTEL-HEX 1 record)<CR> : Object File Record

This INTEL-HEX 1 record is transmitted to the ICD from the host system. Termination at the end of the object file record must be specified with <CR>. Additionally, the control record must not enter into object file code.

<ACK> : Object File Request Code

This code is transmitted when the ICD makes a request for the INTEL-HEX 1 record from the host system.

<NAK> : Object File Retransmission Request Code

This code is transmitted when the ICD requests the object file transmission in regard to the host system. Retransmission requests are primarily for memory write-in errors which occur during loading. As a result, the host system will not carry out the retransmission, but will transmit <NAK> to the ICD and halt the object load/verify sequence.

(TEXT)<CR> : Text Record

The text record is primarily a verify error message which occurs during verify. However, if the ICD is configured in the Local mode, no text records are transmitted to the host system (see Text Display Sequence).
<ack> : Display Termination Code
    (See Text Display Sequence)

<nak> : Load/Verify Sequence - Halt Instruction Code

If the host system transmits <nak> to the ICD in regard to a text record transmission, this code effects a halt in the load/verify sequence.

<soh>"09"<cr> : Console Key Input Check Request Code

The primary purpose of this code is to suspend the verify error message display -or- as the resumption of an inquiry. In the ICD local mode, this request is not possible (see Console Key Check Sequence).

<ack> : Console Code Minus Input
    (See Console Key Check Sequence)

<ack> : Console Input Code
    (See Console Key Check Sequence)

<nak> : Load/Verify Sequence Halt Instruction Code

HALTS THE OBJECT LOAD/VERIFY SEQUENCE WHEN HOST SYSTEM Transmits <nak> TO ICD IN REGARD TO A CONSOLE KEY INPUT CHECK.

<etx> : Load/Verify Terminator Code

This code is transmitted to the ICD after the host system closes a file. It is used when a file record transmission to the ICD ceases. Object load/verify sequence is terminated.

<nak> : Load/Verify Sequence - Halt Instruction Code

This code instructs the ICD to halt the object load/verify sequence. The halt code is used when the host system has detected file read errors, ICD and handshake errors, etc. The halt instruction code may be transmitted at any time.
Figure 6-7. Object File Load/Verify Sequence
OBJECT FILE SAVE PROGRAM

Object File Save Sequence

The following is the sequence for transmission of the object file from
the host computer system in response to the Save request from the ICD.

<soh>"02"(file name)<cr> : Save Request Code

This record transmits to the host system whenever the ICD
saves a file. It is possible to use the (file name) field
as the user definition save message.

<ack> : Object File Request Code

FILE WRITE

This code is transmitted when the host system requests a
halt in the object save sequence. The object save request
is useful for either a target memory timing output, or
non-memory access. After the host system closes the file,
<ack> is transmitted and halts the object save sequence.

(INTEL-HEX 1 Record)<cr> : Object File Record

This is an Intel-HEX 1 record received by the ICD.

<etx> : File Termination Code

This code is transmitted to host system when a file record
transmission is lost. After the host system closes the
file, it transmits <ack> and terminates the object save
sequence.

<nak> : Save Sequence Halt Instruction Code

This code instructs the ICD to halt the object save se-
quence. It is used primarily for a target mem-
ory timeout or non-memory access. Once the file is closed
the host system transmits <ack>, halting the object file
save sequence.

<ack> : File Close Termination Code

FILE CLOSE

This code is sent to the ICD when a file is able to be
closed.

<nak> : Save Sequence Halt Instruction Code

This code instructs the ICD to halt the object save se-
quence. It is used when the host system has detected file
read, ICD and handshake errors, etc. It is possible to
transmit <nak> and halt the sequence at any time.
Figure 6-9. Object File Save Sequence
Z COMMAND

'Z' Command Sequence

This sequence executes the 'Z' command process depending on parameters sent from the ICD.

<SOH>"03"(parameter)<CR> : 'Z' Command Record

: This record is sent from the ICD to enable the host system to execute the 'Z' command process.

<ACK> : 'Z' Command Normal Termination Code

This code is sent from the host system to the ICD when the 'Z' command process is terminated in the normal manner. The ICD is unaware of the 'Z' command process in the host system.

<NAK> : 'Z' Command Abnormal Termination Code

This code is sent from the host system to the ICD when the 'Z' command process is terminated in an abnormal manner. The ICD is unaware of the 'Z' command process in the host system.

Figure 6-11. Z Command Sequence
'Z' Command Program

1) The ICD sends <SOH>"03"(PARAMETER)<CR> to the host system by the 'Z' command.

2) If <SOH>"03"(PARAMETER)<CR> is received, the host system will execute the appropriate 'Z' command process.

   A) If an error occurs in the 'Z' command process, the host system will send <NAK> to the ICD and then return to the idle program.

   B) If no error occurs in the 'Z' command process, the host system will send <ACK> to the ICD and then return to the idle program.

Figure 6-12. Z Command Flowchart
QUIT

QUIT Sequence

This sequence returns the host system under the control of the OS via codes sent from the ICD.

<SOH>"04"<CR> : Quit Record

This record is sent from the ICD to return the host system under the control of the OS. The ICD is unaware of the Quit command process in the host system.

Figure 6-13. Quit Sequence

QUIT Program

1) The ICD sends <SOH>"04"<CR> to the host system with the Quit command.
2) If <SOH>"04"<CR> is received, the host system returns under control of the OS.

Figure 6-14. Quit Flowchart
DISPLAY SYMBOLIC TEXT

DISPLAY SYMBOLIC TEXT SEQUENCE

This sequence changes a parameter sent from the ICD to a symbol and then displays it on the host system console.

...<SOH>"1x"(parameter)...<CR> : Symbol Change Record

: This record is sent to host system when ICD changes a parameter to a symbol. The symbolic text records, including symbol change records, are similar to ASCII text. More than one symbol change code may be included in a symbolic text record, excluding <ACK> or <NAK> control codes.

The symbol change record parameter, specified as "1x", allows values between "10" and "1F" to be inserted.

If the symbolic display is not performed, the characters (except <SOH>) are displayed on the host system console.

<ACK> : Display Termination Code

This code is sent from the host system to the ICD when the symbol and text display of symbolic text record has been displayed.

<NAK> : Display Halt Code

This code is sent from the host system to the ICD to halt the transmission of symbolic text records from the ICD during the display of "trace" etc.

Figure 6-15. Display Symbolic Text Sequence
**Display Symbolic Text Program**

1) The ICD sends `<SOH>"1x" (parameter)<CR>` to the host system when there are parameters that must be represented with symbols.

2) The host system allows buffering of all data up to `<CR>` in the ICD input buffer.

3) The host system then searches the input buffer for `<SOH>"1x" (parameter)`:

   A) If `<SOH>"1x" (parameter)` cannot be found, the host system will display the contents of the input buffer (symbolic display on the host system console), then send `<ACK>` to the ICD and return to the idle program.

   B) If `<SOH>"1x" (parameter)` can be found, the host system will search the symbol table for the parameter.

      1) If the (parameter) cannot be found in the symbol table, the host system will transform `<SOH>"1x" (parameter)` to the parameter and then return to step 3).

      2) If the (parameter) can be found in the symbol table, the host system will transform `<SOH>"1x" (parameter)` in the input buffer, to the symbol and then return to step 3).
Figure 6-16. Display Symbolic Text Flowchart
CONSOLE KEY CHECK PROGRAM

Console Key Check Sequence

This sequence enables the ICD to check the host system console input for the suspension and resumption of trace or dump output and halt inquiry.

<SOH>"09"<CR> : Console Key Input Check Request

The ICD requests the console key input check in regard to the host system.

<ACK> : Console Code Minus Input

This code is transmitted to the ICD whenever there is no console key input.

<Any ASCII code> : Console Input Code

When a console key input occurs, the host system transmits only the 1 code of the ASCII data to the ICD.

Figure 6-17. Console Key Check Sequence
POWER/GROUNDING REQUIREMENTS

Power Requirements:  
100-120VAC ± 10% (100V - 117V)  
200-240VAC ± 10% (200V - 240V)

Fuse: 2A

POWER

The ICD-278 can be used with a single phase power supply of 100 - 240 VAC by selecting the proper switch settings. The ICD-278 uses the same primary supply as the target system. This power supply contains filters that reduce the AC line noise.

The JVCC jumper is used to connect the target system and the +5V line of the ICD. In most cases, this jumper should be removed. The ICD logic GND is connected with the Terminal, SG.FG of the Host/Aux and the twisted pair shield of the in-circuit probe.

GROUND

The GND of the target system, twisted pair shield and the ICD ground, are connected through the plug probe. This arrangement is necessary for precise emulation quality.

When configuring an ICD development system, be aware of the following:

1) Use the same primary power source to power the ICD, target system, console terminal, host computer system etc.

2) Common frame grounding will improve the system performance.

3) The in-circuit probe may pick up noise from electromagnetic devices such as relays and motors. If this becomes a problem, additional shielding of the in-circuit probes may be necessary.
REALTIME TRACE ACQUISITION

During realtime tracing, storage of the data bus signals occur on the leading edge of the RD, WR, M1 or IORQ signals.

The ICD-2178 ensures positive storing of the address, status and data bus signals while emulating with ICD program memory. However, read data cannot be stored when the data setup time is shorter than 90ns.

<table>
<thead>
<tr>
<th>tSU</th>
<th>Real Time Trace User Data Read set up time</th>
<th>min 90 ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>tH</td>
<td>Real Time Trace User Data Read hold time</td>
<td>min 0 ns</td>
</tr>
</tbody>
</table>
DATE: 12/14/83
TO: All ICD 178-8086/88 and 278 users
SUBJECT: Communication Protocol Verification Method

The following procedure will aid the ICD user in understanding the correct communication protocol (object upload/download) between the Emulator and the Host Computer. The example shown may be used in conjunction with Sequence Flow Charts located in the Software Specification section of the Operation Manual.

The example discussed utilizes two Televideo Model 925 terminals and one ZAX ICD-178 8086/88.

1) Configure the Figure 1;

![Diagram of ICD, TERMINAL, CRT 1, HOST/AUX, CRT 2]

Figure 1

2) Set the DCE/DTE ICD switch to - DCE.

3) Set the baud rate of the ICD to - 9600bps.

4) Set the Local/Remote switch to - LOCAL.
NOTE: CRT 1 is used as a normal terminal. CRT 2 is used as a host computer, that is, it is used to receive and send data to the ICD. For this operation, CRT 2 must be set in the Half Duplex and Monitor mode. The Half Duplex mode is selected by setting pins 7 & 8 of switch S2 (Function) to the bottom (down) position (Figure 2).

<table>
<thead>
<tr>
<th>UP</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DOWN</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2

The Monitor mode setting allows display of all characters received from the computer or entered into the keyboard, including escape and control sequences (The escape and control sequences provide visual cues during long program routines). The Monitor mode is accomplished by entering "ESC U <cr>" to the keyboard. Entering "ESC X <cr>," will return the terminal back to normal operation.

OPERATION PROCEDURE

The verification operation procedure of this example will be illustrated by both, Flow Chart and Sequence Diagram.
START

IF 178-8086/88 IS USED, RCS=00

ENTER IN TERMINAL (CRT1) >L/H A.DAT<CR>

RESET ICD AND RETRY

ICD UNIT TRANSFER FILE A.DAT TO CRT2

CRT2 DISPLAY SH00A.DAT <CR>

YES

ENTER 1 INTEL HEX RECORD ON CRT2: 0100000055AA <CR>

FILE TRANSFER TO ICD

NO

CRT1 DISPLAY: ERROR MESSAGE
CRT2 DISPLAY: NK

CORRECT ERROR:
1. CHECK BAUD RATE.
2. CHECK CR 2 MODE SETTING.
3. SET ICD DCE/DTE SWITCH TO DCE.
4. CHECK IF CS=0000 FOR ICD 178-86/88.

RETRY

YES

CRT 2 DISPLAY ACK

END FILE TRANSFER, TYPE; V< INTO CRT2

CRT2 DISPLAY: EX
CRT1 DISPLAY: >

STOP.
SEQUENCE DIAGRAM

Object File Load/Verify Sequence

<table>
<thead>
<tr>
<th>CRT 1</th>
<th>CRT 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOHØØA.DAT &lt;cr&gt;</td>
<td>→</td>
</tr>
<tr>
<td>file name</td>
<td>(open file)</td>
</tr>
<tr>
<td></td>
<td>→ &lt;ACK&gt; or &lt;NAK&gt;</td>
</tr>
<tr>
<td></td>
<td>→ :Ø10Ø0ØØØ55AA &lt;cr&gt;</td>
</tr>
<tr>
<td></td>
<td>1-Intel-Hex format record</td>
</tr>
<tr>
<td>&lt;ACK&gt;</td>
<td>→ &lt;ACK&gt; displayed on screen</td>
</tr>
<tr>
<td></td>
<td>→ End File Transfer &lt;ETX&gt;²</td>
</tr>
<tr>
<td>&gt; prompt</td>
<td>appears on CRT 1</td>
</tr>
</tbody>
</table>

NOTE 1) If ICD model 178 8086/88 is used, the code segment must be set to Ø by the "Register" command; ">RCS=Ø".

NOTE 2) Control character "ETX" is generated by entering in "(control) C" on CRT 2.

NOTE 3) VT52 Terminal or equivalent, will display the following letters:

- Start of Heading - SOH = A
- End of Text - ETX = C
- Acknowledge - ACK = F
- Carriage Return - cr = M
DATE: 12/15/83
TO: All ICD 278/Z80 & 278/8085 Users
SUBJECT: RANGE BREAKING

ITEM ONE:
The following examples display the ICD 278/Z80's Range Breaking Conditions using different combinations of the 3 available hardware breakpoints. Two examples are shown.

NOTE: In Examples 1 and 2, Addresses are divisible by 2 and 16-bit binary address is used for Range Breaking.

EXP.1 «Range Break Address A=0020H,0021H,0030H,0031H»
«Range Break Address B=0040H,0060H»
>IO
>F 0,FFFF,0 (fills emulator memory with NOP)
>B/A OF,0000_0000_001X_000X
>B/B OF,0000_0000_01X0_0000
>B
A(ON)OF00XX (0000_0000_001X_000X)
B(ON)OF00X0 (0000_0000_01X0_0000)
>G0
PC
0020H NOP
<Break Hardware A>
>G
PC
0021H NOP
<Break Hardware A>
>G
PC
0030H NOP
<Break Hardware A>
>G
PC
0031H NOP
<Break Hardware A>
>G
PC
0040H NOP
<Break Hardware B>
>G
PC
0060H NOP
<Break Hardware B>

End EXAMPLE 1
TECHNICAL BULLETIN

EXP.2 <<Break Between Addresses 1000H and 7FFFH>>
<<Break Range A=1000H to 1FFF & 3000H-7FFFH>>
<<Break Range B=2000H to 3000H>>

>F,0,FFFF,0 (used to fill emulator with NOP)
>B/A OF,0XX1_XXXX_XXXX_XXXX
>B/B OF,0010_XXXX_XXXX_XXXX

>B
A(ON) XXXX 0XX1_XXXX_XXXX_XXXX
B(ON) 2XXX 001X_XXXX_XXXX_XXXX

>>A 1000
1000 JP 1FFFH #
1003 <cr>

>>A 1FFF NOP
2000 JP 2FFFH #
2003 <cr>

>>A 2FFF NOP
3000 JP 7FFFH #
3003 <cr>

>GØ
PC
1000 JP 1FFFH #
<Break Hardware A>

>G
PC
1FFF NOP
<Break Hardware A>

>G
PC
2000 JP 7FFFH
<Break Hardware B>

>G
PC
NOP
2FFF
<Break Hardware B>*

>G
PC
3000 JP7FFFH
<Break Hardware A>

*NOTE: Both A & B breakpoints are enabled
#NOTE: NOP can be used in place of JMP and JP
instructions but must use different >G (Address) to
observe various range break addresses.
NOTE: For 278/8085 use JMP in place of JP instruction

End EXAMPLE 2
ITEM TWO:

Below is the procedure for using an address range NOT divisible by 2.

1. Specify H/W or S/W breakpoint at beginning of range.

2. Execute program until breakpoint occurs.

3. Set 2 additional breakpoints;
   A. H/W or S/W breakpoint for ending address of break range.
   B. H/W breakpoint using "don't care" conditions to cover entire address range.

4. Execute program from current location.
   NOTE: Breakpoint should occur between specified address range.