User's Guide

HP E2409B
Intel 80286
Preprocessor Interface
HP E2409B Intel 80286
Preprocessor Interface
User’s Guide

for the HP 1650A, HP 1650B, HP 16510A, HP 16510B, HP 1652B,
HP 16511B, HP 16540/16541A,D, and HP 16550A Logic Analyzers

©Copyright Hewlett-Packard Company 1992

Manual Part Number E2409-90903
Microfiche Part Number E2409-90803

Printed in U.S.A. February 1992
New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The dates on the title page change only when a new edition is published.

A software code may be printed before the date; this indicates the version of the software product at the time the manual or update was issued. Many product updates and fixes do not require manual changes and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one to one correspondence between product updates and manual updates.

Edition 1

February 1992

E2409-90903

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. If an update is incorporated when a new edition of the manual is printed, the change dates are removed from the bottom of the pages and the new edition date is listed in the Printing History and on the title page.

<table>
<thead>
<tr>
<th>Pages</th>
<th>Effective Date</th>
</tr>
</thead>
</table>

ii
This Hewlett-Packard product has a warranty against defects in material and workmanship for a period of 1 year from date of shipment. During warranty period, Hewlett-Packard Company will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Hewlett-Packard. However, warranty service for products installed by Hewlett-Packard and certain other products designated by Hewlett-Packard will be performed at Buyer’s facility at no charge within the Hewlett-Packard service travel area. Outside Hewlett-Packard service travel areas, warranty service will be performed at Buyer’s facility only upon Hewlett-Packard’s prior agreement and Buyer shall pay Hewlett-Packard’s round trip travel expenses.

For products returned to Hewlett-Packard for warranty service, the Buyer shall prepay shipping charges to Hewlett-Packard and Hewlett-Packard shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Hewlett-Packard from another country.

Hewlett-Packard warrants that its software and firmware designated by Hewlett-Packard for use with an instrument will execute its programming instructions when properly installed on that instrument.

Hewlett-Packard does not warrant that the operation of the instrument, software, or firmware will be uninterrupted or error-free.
Limitation of Warranty

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HEWLETT-PACKARD SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Exclusive Remedies

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HEWLETT-PACKARD SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

Assistance

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For assistance, contact your nearest Hewlett-Packard Sales and Service Office.

Certification

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

Safety

This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this user's guide must be heeded.
Contents

Introduction
Logic Analyzers Supported
How to Use This Manual

Chapter 1: Setting Up the HP E2409B

Introduction ................................................ 1-1
Duplicating the Master Disk .................................. 1-1
Equipment Supplied ......................................... 1-1
Minimum Equipment Required ................................ 1-1
Available Options ........................................... 1-2
Installation Quick Reference .................................. 1-2
Installing the HP E2409B in the HP 10269C ..................... 1-4
Connecting to the Target System ............................... 1-6
  Installing the Interface Cable in a PGA Socket Assembly ................................. 1-6
  Installing the Interface Cable in a PLCC Socket Assembly .............................. 1-8
  Installing the Interface Cable in an LCC Socket Assembly .......................... 1-10
Connecting to the HP 10269C ................................ 1-12
Setting the State/Timing Switch ................................ 1-12
  State Analysis ........................................... 1-12
  Timing Analysis .......................................... 1-12
Setting Up the Analyzer from the Disk .......................... 1-14

Chapter 2: Analyzing the Intel 80286

Introduction ................................................ 2-1
State Format Specification .................................... 2-1
Symbols .................................................... 2-2
Listing Menu ............................................... 2-4
The 80286 Inverse Assembler ................................ 2-4
  Interpreting Data ........................................ 2-5
  Prefetching Instructions in the Queue (nu/nu?) ................ 2-7
Instruction Type .......................................... 2-8
Abbreviations ........................................... 2-11
Physical Addresses ....................................... 2-11
Coprocessor Support ..................................... 2-11
Time Count ............................................. 2-12
**Introduction**

The HP E2409B Preprocessor Interface, when installed in the HP 10269C General Purpose Probe Interface, provides a complete interface between an 80286 target system and the HP 1650A, HP 1650B, HP 16510A, HP 16510B, HP 1652B, HP 16511B, HP 16540/16541A,D, and HP 16550A Logic Analyzers. The preprocessor interface connects the signals from the 80286 target microprocessor to the logic analyzer inputs and generates all status and clock signals required by the logic analyzer for inverse assembly of the 80286 instruction set.

The HP E2409B Preprocessor Interface operates in two modes: state and timing. In the state mode, all bus cycles, including prefetches, are sent to the logic analyzer as they occur. All coprocessor (80287) cycles on the local bus will also be captured.

In the timing mode, all signals excepts CLK are sent to the logic analyzer for timing relationship measurements. In this mode the signals are not latched, to preserve the timing relationship between signals.

The 80286 configuration software on the flexible disk sets up the format specification of the logic analyzer for compatibility with the 80286 microprocessor. It also loads the inverse assembler routine for obtaining displays of 80286 data in assembly language mnemonics.

**Logic Analyzers Supported**

The following logic analyzers are supported by the HP E2409B Preprocessor Interface:

HP 1650A, HP 1650B, HP 16510A, HP 16510B, and HP 1652B

These logic analyzers provide 1 k of memory depth with either 80 channels of 35 MHz state analysis (25 MHz state analysis for the HP 1650A or HP 16510A) or 80 channels of 100 MHz timing analysis.
HP 16511B

This logic analyzer combination provides 1 k of memory depth with either 160 channels of 35 MHz state analysis, or 80 channels of 35 MHz state analysis and 80 channels of 100 MHz timing analysis.

HP 16540A,D with one or two HP 16541A,D Expansion Cards

This logic analyzer combination provides 4 k of memory depth with up to either 64 or 112 channels of 100 MHz state or timing analysis.

HP 16550A

This logic analyzer provides 4 k of memory depth with 102 channels per card of 100 MHz state analysis or 250 MHz of timing analysis. The logic analyzer will also support various combinations of mixed state/timing analysis.

How to Use This Manual

This manual is organized into three chapters and one appendix:

- Chapter 1 explains how to install and configure the HP E2409B Preprocessor Interface for state or timing analysis with the supported logic analyzers.

- Chapter 2 provides reference information on the format specification and symbols configured by the HP E2409B software. It also provides information about the inverse assembler and status encoding.

- Chapter 3 provides additional reference information including the characteristics and interface requirements for the HP E2409B Preprocessor Interface. It also contains information on servicing.

- Appendix A contains information on troubleshooting problems or difficulties which may occur with the preprocessor interface.
# Setting Up the HP E2409B

## Introduction
This chapter explains how to install and configure the HP E2409B Preprocessor Interface for state or timing analysis with the supported logic analyzers.

## Duplicating the Master Disk
Before you use the HP E2409B software, make a duplicate copy of the HP E2409B master disk. Then store the master disk and use the back-up copy to configure your logic analyzer. This will help prevent the possibility of losing or destroying the original files in the event the disk wears out, is damaged, or a file is accidently deleted.

To make a duplicate copy, use the Duplicate Disk operation in the disk menu of your logic analyzer. For more information, refer to the reference manual for your logic analyzer.

## Equipment Supplied
The HP E2409B Preprocessor Interface and Inverse Assembler consists of the following equipment:

- The preprocessor interface hardware, which includes the preprocessor interface circuit board and cable assembly.
- The inverse assembly software on a 3.5-inch disk.
- This user’s guide.

## Minimum Equipment Required
The minimum hardware for analysis of an 80286 target system consists of the following equipment:

- The HP 10269C General Purpose Probe Interface, which connects the preprocessor interface to the logic analyzer.
- The 80286 Preprocessor and Inverse Assembler (HP E2409B).
Available Options

The following options are available for the HP E2409B Preprocessor Interface:

- Option 1CB which is a PLCC (Plastic Leaded Chip Carrier) adapter for the preprocessor interface cable.
- Option 1CA which is an LCC (Leaded Chip Carrier) adapter for the preprocessor interface cable.

Note

You must specify an option when ordering the HP E2409B to receive either or both options. Otherwise, the preprocessor interface will only work with PGA (Pin Grid Array) sockets.

Installation Quick Reference

The following procedure describes the major steps required to perform measurements with the HP E2409B Preprocessor Interface. The page numbers listed in the various steps refer you to sections in this manual that offer more detailed information.

1. Install the 80286 Preprocessor Interface (HP E2409B) into the HP 10269C General Purpose Probe Interface (see page 1-4).

2. Connect the HP E2409B Preprocessor Interface cable to the target system (see page 1-6).

3. Plug the logic analyzer probes into the HP 10269C General Purpose Probe Interface as listed in tables 1-1 or 1-2.

4. Set the State/Timing switch of the preprocessor interface to the appropriate position (see page 1-12).

5. Configure the logic analyzer by loading the appropriate file from the disk (see page 1-14). The configuration files are listed below the logic analyzers in tables 1-1 and 1-2.
Table 1-1. Connections and Configuration Files for HP 16540/16541A,D Logic Analyzers

<table>
<thead>
<tr>
<th>HP 16540A,D with one HP 16541A,D card (state)</th>
<th>HP 16540A,D with one HP 16541A,D card (timing)</th>
<th>HP 16540A,D with two HP 16541A,D cards (state or timing)</th>
<th>HP 10269C Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master Card, Pod 1</td>
<td>no connection</td>
<td>Master Card, Pod 1</td>
<td>1**</td>
</tr>
<tr>
<td>* Exp. Card 1, Pod 1</td>
<td>* Exp. Card 1, Pod 1</td>
<td>* Exp. Card 1, Pod 1</td>
<td>2***</td>
</tr>
<tr>
<td>* Exp. Card 1, Pod 2</td>
<td>* Exp. Card 1, Pod 2</td>
<td>* Exp. Card 1, Pod 2</td>
<td>3***</td>
</tr>
<tr>
<td>no connection</td>
<td>* Exp. Card 1, Pod 3</td>
<td>* Exp. Card 1, Pod 3</td>
<td>4****</td>
</tr>
<tr>
<td>no connection</td>
<td>Master Card, Pod 1</td>
<td>* Exp. Card 2, Pod 1</td>
<td>5****</td>
</tr>
</tbody>
</table>

Configuration Files

E80286S
E80286T1
E80286S (state)
E80286T (timing)

Two HP 16541A,D Expander Cards allows the user to switch from state to timing without having to change connections.

* For the HP 16541A,D Expander Cards, Exp. Card 1 refers to the physically highest HP 16541A,D card in your frame, and Exp. Card 2 refers to the next physically highest HP 16541A,D card (see figure 1-1).

Table 1-2. Connections and Configuration Files for Other Logic Analyzers

<table>
<thead>
<tr>
<th>HP 16511B Logic Analyzer</th>
<th>HP 16550A Logic Analyzer</th>
<th>All Other Logic Analyzers (Into)</th>
<th>HP 10269C Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lower Card, Pod 1</td>
<td>Pod 1</td>
<td>Pod 1</td>
<td>1**</td>
</tr>
<tr>
<td>Lower Card, Pod 2</td>
<td>Pod 3</td>
<td>Pod 2</td>
<td>2***</td>
</tr>
<tr>
<td>Lower Card, Pod 3</td>
<td>Pod 4</td>
<td>Pod 3</td>
<td>3***</td>
</tr>
<tr>
<td>Lower Card, Pod 4</td>
<td>Pod 5</td>
<td>Pod 4</td>
<td>4****</td>
</tr>
<tr>
<td>Lower Card, Pod 5</td>
<td>Pod 6</td>
<td>Pod 5</td>
<td>5****</td>
</tr>
</tbody>
</table>

Configuration Files

D80286S (state)  
F80286S (state)  
C80286S (state)  
D80286T (timing)  
F80286T (timing)  
C80286T (timing)

** This connector is only used for state analysis.
*** These connectors are used for both state and timing analysis.
**** These connectors are only used for timing analysis.

HP E2409B 80286 Preprocessor Interface

Setting Up the HP E2409B 1-3
The HP 10269C General Purpose Probe Interface routes the signals from the HP E2409B Preprocessor Interface and provides the correct mechanical connections for the logic analyzer probes. To install the HP E2409B Preprocessor Interface board on the underside of the HP 10269C General Purpose Probe Interface:

1. Insert the metal tabs of the preprocessor interface board in the slots of the probe interface as shown in figure 1-2.

2. Connect the two internal cables of the probe interface to the preprocessor interface board.

3. Gently fold the preprocessor interface board into the probe interface. Then fasten the cable end of the preprocessor interface board to the probe interface with the two captive screws on the preprocessor interface board.
Figure 1-2. Installing the HP E2409B in the HP 10269C
Connecting to the Target System

The microprocessor connector on the preprocessor cable will connect directly to a PGA socket on the target system or, with the appropriate option, connect to a PLCC (page 1-8) or LCC (page 1-10) style socket. Option 1CB is the PLCC adapter and option 1CA is the LCC adapter.

Caution

To prevent equipment damage, remove power from both the logic analyzer and the target system whenever the preprocessor interface or microprocessor is being connected or disconnected.

Note

PROTECT AGAINST STATIC DISCHARGE

The preprocessor interface contains devices that are susceptible to damage by Electrostatic Discharge (ESD). Therefore, precautionary measures should be taken before handling the microprocessor connector attached to the end of the interface cable. If precautionary measures are not taken, the internal components of the preprocessor interface may be damaged by static electricity.

Installing the Interface Cable in a PGA Socket Assembly

To connect the microprocessor connector to the target system using a PGA socket assembly:

1. Remove the 80286 microprocessor from the microprocessor socket on the target system.

2. Store the microprocessor in a protected environment.

Caution

Serious damage to the target system or preprocessor interface can result from incorrect connection. Take care to note the position of pin 1 on the interface connector and the target system socket prior to inserting the connector in the socket. Also, take care to align the preprocessor connector with the target system socket so that all microprocessor pins are making contact.
3. Place the interface connector, attached to the end of the cable from the preprocessor interface, in the microprocessor socket on the target system (see figure 1-3).

4. Noting the position of pin 1, place the microprocessor in the socket on the target end of the preprocessor cable.
Installing the Interface Cable in a PLCC Socket Assembly

The PLCC adapter (option 1CB, which includes the PLCC extractor tool) is designed to plug into a standard PLCC socket assembly. To connect the microprocessor connector to a PLCC target system:

1. Using the PLCC extractor tool, remove the 80286 microprocessor from the microprocessor socket on the target system.

   Be careful not to damage the PLCC socket or 80286 microprocessor when removing the microprocessor from the socket.

2. Store the microprocessor in a protected environment.

3. Noting the position of pin 1, place the PLCC adapter in the microprocessor socket on the target system (see figure 1-4).

   Serious damage to the target system or preprocessor interface can result from incorrect connection. Take care to note the position of pin 1 on the interface connector, PLCC adapter, and target system socket prior to inserting the connector in the socket. Also, take care that all microprocessor pins are making contact.

4. Place the interface connector, attached to the end of the cable from the preprocessor interface, in the PLCC adapter socket.

5. Using one of the following methods, install the microprocessor:

   - If a PGA style 80286 is available, note the position of pin 1 and place the PGA style 80286 microprocessor in the socket on the target end of the preprocessor cable.
   - If a PGA style 80286 microprocessor chip is unavailable, a PLCC style device can be installed by first installing the PLCC socket, supplied with option 1CB. Note the position of pin 1 and install the socket in the socket on the target end of the preprocessor cable. Then install the PLCC style 80286 microprocessor in the PLCC socket (see figure 1-4).

   For PLCC style microprocessors, the PLCC socket adds capacitance to the circuit, but should not affect microprocessor performance.
Figure 1-4. Installing the Cable in a PLCC Socket
Installing the Interface Cable in an LCC Socket Assembly

The LCC adapter (option 1CA) is designed to plug into a standard LCC socket assembly. To connect the microprocessor connector to a target system using an LCC socket assembly:

1. Remove the 80286 microprocessor from the target system.
2. Store the microprocessor in a protected environment.
3. Noting the position of pin 1, place the LCC adapter in the microprocessor socket on the target system (see figure 1-5).

Serious damage to the target system or preprocessor interface can result from incorrect connection. Take care to note the position of pin 1 on the interface connector, LCC adapter, and target system socket prior to inserting the connector in the socket. Also, take care that all microprocessor pins are making contact.

4. Install the U-shaped IC retainer on top of the bottom board of the LCC adapter. Then secure it by swinging the swivel lock up and over the end of the U-shaped IC retainer.
5. Place the interface connector, attached to the end of the cable from the preprocessor interface, in the LCC adapter socket.
6. Using one of the following methods, install the microprocessor:

- If a PGA style 80286 is available, noting the position of pin 1, place the PGA style 80286 microprocessor in the socket on the target end of the preprocessor cable.
- If a PGA style 80286 is unavailable, an LCC style device can be installed by first installing the LCC socket (option 1CA). Note the position of pin 1 and install the socket in the socket on the target end of the preprocessor cable. Then install the LCC style 80286 in the LCC socket. Install the heat sink, supplied with the option 1CA, in place of the U-shaped IC retainer that goes on top of the microprocessor. Secure the heat sink by swinging the swivel lock up and over the end of the heat sink.

For LCC style microprocessors, the LCC socket adds capacitance to the circuit, but should not affect microprocessor performance. 

Note

Caution
Figure 1-5. Installing the Cable in an LCC Socket
Connecting to the HP 10269C

Connect the logic analyzer pods to the HP 10269C General Purpose Probe Interface as shown in tables 1-1 or 1-2 (page 1-3), according to which logic analyzer you are using. For the HP 16540A,D with one HP 16541A,D Expander Card, the connections also depend on whether you are making state or timing measurements.

Setting the State/Timing Switch

The State/Timing switch of the HP E2409B Preprocessor Interface board allows you to configure the HP E2409B for either state or timing analysis. This switch is accessed through the slot in the metal cover for the interface cable (see figure 1-6). For more information on the State/Timing switch, refer to the section "Interface Description" in chapter 3.

State Analysis

To use the preprocessor interface for state analysis, set the State/Timing switch to STATE (away from the cable). Ensure that you load the appropriate state configuration file.

Timing Analysis

To use the preprocessor interface for timing analysis, set the State/Timing switch to TIMING (toward the cable). Ensure that you load the appropriate timing configuration file.

Note

The State/Timing switch is labeled on the bottom cover of the HP E2409B assembly for easier access.
Figure 1-6. Accessing the State/Timing Switch
Setting Up the Analyzer from the Disk

The logic analyzer can be configured for 80286 analysis by loading the appropriate configuration file from the flexible disk. Loading a state configuration file will also automatically load the inverse assembler. To load a configuration file:

1. Install the HP E2409B flexible disk in the front disk drive of the logic analyzer.

2. Select one of the following menus:
   - For the HP 1650 series logic analyzers, select the I/O Disk Operations menu;
   - For the HP 16500 series logic analyzers, select the System Front Disk menu.

3. Configure the menu to "Load" the analyzer from one of the files listed in table 1-3.

4. For the HP 16500 series logic analyzers, select the configuration file with the knob, then touch "All" and select the correct module.

5. Execute the load operation to load the file into the logic analyzer.

Table 1-3. Configuration Files

<table>
<thead>
<tr>
<th>Logic Analyzer</th>
<th>State</th>
<th>Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP 1650A, HP 1650B, HP 1652B, HP 16510A, or HP 16510B</td>
<td>C80286S</td>
<td>C80286T</td>
</tr>
<tr>
<td>HP 16511B</td>
<td>D80286S</td>
<td>D80286T</td>
</tr>
<tr>
<td>HP 16540A,D with one HP 16541A,D Expander Card</td>
<td>E80286S</td>
<td>E80286T1</td>
</tr>
<tr>
<td>HP 16540A,D with two HP 16541A,D Expander Cards</td>
<td>E80286S</td>
<td>E80286T</td>
</tr>
<tr>
<td>HP 16550A</td>
<td>F80286S</td>
<td>F80286T</td>
</tr>
</tbody>
</table>
Analyzing the Intel 80286

Introduction
This chapter provides reference information on the format specifications and symbols configured by the HP E2409B software. It also provides information about the inverse assembler and status encoding.

State Format Specification
The 80286 Inverse Assembler file contains predefined format specifications (see figure 2-1). These format specifications include all labels for monitoring the 80286 microprocessor and any coprocessors connected directly to the microprocessor.

Note
For those logic analyzers which have a Clock Period field (HP 1650A, HP 1650B, HP 1652B, HP 16510A, HP 16510B, and HP 16511B), the Clock Period field in figure 2-1 should remain in the current selection (> 60 ns) for proper HP E2409B operation. For more information on the Clock Period field, refer to your logic analyzer reference manual.

Figure 2-1. State Format Specification
Symbols

The Symbol Table of the format specification menu is set up with names to identify values of the status label (see table 2-1).

Additional labels have been defined in the format specification to make triggering on specific 80286 cycles easier. Labels that may be of interest are:

- The "SIZE" label which indicates the size of the transfer on the DATA bus (byte or word transfer) and which byte in the word of a byte transfer is valid.

- The "HALT" label which differentiates between a halt cycle caused by executing the HALT instruction and a shutdown cycle caused by an execution while attempting to process a double fault exception.

Some symbol tables use a blank character string to represent a signal in its negated (or de-asserted) state. This makes the listing menu easier to read by making the active samples stand out compared to normal negated states.

Table 2-1. HP E2409B Symbols

<table>
<thead>
<tr>
<th>Label</th>
<th>Symbol</th>
<th>Pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>STAT</td>
<td>INTERRUPT ACK</td>
<td>xx000xx0</td>
</tr>
<tr>
<td></td>
<td>HALT/SHUTDOWN</td>
<td>xx010xx0</td>
</tr>
<tr>
<td></td>
<td>MEMORY READ</td>
<td>xx011xx0</td>
</tr>
<tr>
<td></td>
<td>MEMORY WRITE</td>
<td>xx010xx1</td>
</tr>
<tr>
<td></td>
<td>I/O READ</td>
<td>xx101xx0</td>
</tr>
<tr>
<td></td>
<td>I/O WRITE</td>
<td>xx100xx1</td>
</tr>
<tr>
<td></td>
<td>OPCODE FETCH</td>
<td>xx111xx0</td>
</tr>
<tr>
<td>HALT</td>
<td>SHUTDOWN</td>
<td>01000</td>
</tr>
<tr>
<td></td>
<td>HALT</td>
<td>01001</td>
</tr>
<tr>
<td>SIZE</td>
<td>WORD TRANSFER</td>
<td>00</td>
</tr>
<tr>
<td></td>
<td>LOW BYTE XFER</td>
<td>01</td>
</tr>
<tr>
<td></td>
<td>HIGH BYTE XFER</td>
<td>10</td>
</tr>
</tbody>
</table>
Table 2-1. HP E2409B Symbols (Continued)

<table>
<thead>
<tr>
<th>Label</th>
<th>Symbol</th>
<th>Pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOLDA</td>
<td>CPU</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>DMA</td>
<td>1</td>
</tr>
<tr>
<td>BHE</td>
<td>ENABLED H_BYTE</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>DISABLED H_BYTE</td>
<td>1</td>
</tr>
<tr>
<td>M/IO</td>
<td>IO PORT</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>MEMORY</td>
<td>1</td>
</tr>
<tr>
<td>COD/IN</td>
<td>INTR ACKNOWLEDGE</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>OPCODE</td>
<td>1</td>
</tr>
<tr>
<td>LOCK</td>
<td>LOCK (blank)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>(blank)</td>
<td>1</td>
</tr>
<tr>
<td>S0</td>
<td>S0 (blank)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>(blank)</td>
<td>1</td>
</tr>
<tr>
<td>S1</td>
<td>S1 (blank)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>(blank)</td>
<td>1</td>
</tr>
<tr>
<td>READY</td>
<td>READY (blank)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>(blank)</td>
<td>1</td>
</tr>
<tr>
<td>RESET</td>
<td>(blank)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>1</td>
</tr>
</tbody>
</table>
Captured data is displayed as shown in figures 2-2 and 2-3 in the following sections. The inverse assembler is constructed so the mnemonic output closely resembles the actual assembly source code.

The 80286 inverse assembler has been designed to support the 80286 microprocessor with or without coprocessors. The following paragraphs explain the operation of the inverse assembler and the results you can expect in certain situations.

The 80286 can fetch instructions of up to two bytes (16 bits) in a single bus cycle. However, the microprocessor does not provide enough status information to discriminate between the first code fetch cycle of an instruction and subsequent code fetch cycles. You must point to the state that contains the first byte of an opcode fetch. Once synchronized, the inverse assembler will disassemble from this state through the end of the screen.

Use the following steps to synchronize the inverse assembler:

1. Identify a line on the display that you know contains the first byte of an opcode fetch.

2. Roll this line to the top of the screen. Note that the cursor location is not the top of the screen. In figure 2-2, line -7 is the top of the screen.

3. Select the "Invasm" field at the top of the display. The listing will inverse assemble from the top line down. Any data before this screen is left unchanged.

Rolling the screen up will inverse assemble the lines as they appear on the bottom of the screen. If you jump to another area of the screen by entering a new line number, you must re-synchronize the inverse assembler by repeating steps 1 through 3.

Each time you inverse assemble a block of memory, the analyzer will keep that block in the inverse assembled condition. You can inverse assemble several different blocks in the analyzer memory, but the activity between those blocks will not be inverse assembled.
**Interpreting Data**

Unless followed by a lower-case letter, all numeric output from the inverse assembler is in the hexadecimal format. A lower-case "o" following a numeric value indicates an octal representation (the ESC instruction for example). Decimal values are indicated by a lower-case "d" (as in the INT instruction).

Two instructions may be displayed for a single analyzer state because the 80286 fetches a word with two instruction bytes from program memory. If the least significant byte of this word contains a single-byte instruction, the next sequential instruction begins in the upper byte. In this case, the two instructions displayed on a single line are separated by the delete symbol (\(\text{I}\)). Since instructions may begin in either the lower or upper byte, the last byte of a multiple-byte instruction may also occur in the lower byte, with a second instruction beginning in the upper byte. In this instance, the delete symbol is displayed in the left-most position of the mnemonic display field. Thus, the following definition: Any instruction appearing to the right of the delete symbol begins in the upper byte of the fetched word.

**Examples:**

- \text{PUSH} DX \text{I} ADC BX,DX  
  (PUSH occupies the lower byte; ADC begins in the upper byte.)

- \text{I} CMP AX,\#53E6  
  (An instruction shown on a previous line uses the lower byte; CMP begins in the upper byte.)

- JO OFLOW_CTL  
  (JO begins in the lower byte and uses the upper byte as well.)

Pound signs (\#) in the inverse assembler output indicate that the numbers following the pound sign (\#) are immediate operands.

Asterisks (*) in the inverse assembler output indicate a portion (or portions) of an instruction was not captured by the analyzer as shown in line -3 of figure 2-2. Missing opcodes occur frequently and are primarily due to microprocessor prefetch activity. Storage qualification, or the use of storage windows, can also lead to such occurrences.
The 80286 microprocessor can perform word transfers as well as byte transfers between microprocessor registers and memory. Furthermore, byte transfers may occur on either the upper eight bits or the lower eight bits of the 16-bit data bus. The inverse assembler makes a distinction between these conditions by displaying "xx" (don't care) for the byte of the transfer that was ignored by the microprocessor. In this way, it is possible to determine exactly which byte was used by the microprocessor:

- **28B3 memory write** (word transfer)
- **xxB3 memory write** (byte transfer on lower 8 bits)
- **28xx memory write** (byte transfer on upper 8 bits)
Prefetching Instructions in the Queue (nu/nu?)

The 80286 microprocessor is a prefetching microprocessor. That is, it fetches up to four instruction words while the last opcode is still being executed. When a program executes an instruction that causes a branch, prefetched words are not used and will be discarded by the microprocessor. Unused prefetches are indicated by the prefix "nu" (not used) in the inverse assembly listing.

The logic analyzer captures prefetches, even if they are not executed. Care must be taken when you are specifying a trigger condition or a storage qualification and the instruction of interest follows an instruction that may cause branching. An unused prefetch may generate an unwanted trigger.

Since the microprocessor only prefetches at most four words, one technique to avoid unwanted triggering from unused prefetches is to add "8" to the trigger address. This trigger condition will only be satisfied if the branch is not taken.

On line 15 of figure 2-3, the inverse assembler could determine that the conditional jump was taken to line 20. This was determined when the increment by two address sequence was broken. In this case, the inverse assembler prefixes lines 16, 17, 18, and 19 with "nu" to indicate that these lines were not used.

![State Listing Display](image-url)

**Figure 2-3. State Listing Display**
In some cases, it is impossible to determine from bus activity whether or not a branch was taken or a prefetch was executed. In these cases, the inverse assembler will prefix the disassembled line with "nu?".

On line 9 of figure 2-3, the inverse assembler cannot determine if a conditional jump was taken because the 80286 address counter would sequence the same way whether or not the conditional jump was taken. Because of this, lines 10, 11, and 12 are prefixed with "nu?".

**Instruction Type**

The 80286 instruction set contains groups of instructions defining the instruction type in the second opcode byte, rather than in the first byte. In this case, if the second opcode byte is not stored in analyzer memory, only the group where an instruction resides can be determined. Therefore, the group name, rather than an instruction mnemonic, is displayed in the mnemonic display field. These group names are defined as follows:

- **Immed** - Contains the following instructions when used with immediate source operands:
  
  ADD AND
  OR SUB
  ADC XOR
  SBB CMP

- **Shift** - Contains the following logical and arithmetic shifts and rotates:
  
  ROL SHL/SAL
  ROR SHR
  RCL SAR
  RCR
• **Grp_1** - Contains the following instructions:
  
<table>
<thead>
<tr>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEST</td>
</tr>
<tr>
<td>IMUL</td>
</tr>
<tr>
<td>NOT</td>
</tr>
<tr>
<td>DIV</td>
</tr>
<tr>
<td>NEG</td>
</tr>
<tr>
<td>IDIV</td>
</tr>
<tr>
<td>MUL</td>
</tr>
</tbody>
</table>

  The **TEST** instruction is included only when the instruction concerns an immediate source operand.

• **Grp_2** - Contains the following groups of instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>INC</td>
</tr>
<tr>
<td>when the instruction concerns memory operands on 8-bit registers.</td>
</tr>
<tr>
<td>DEC</td>
</tr>
<tr>
<td>when the instruction concerns memory operands on 8-bit registers.</td>
</tr>
<tr>
<td>CALL</td>
</tr>
<tr>
<td>indirect operand.</td>
</tr>
<tr>
<td>JMP</td>
</tr>
<tr>
<td>indirect operand.</td>
</tr>
<tr>
<td>PUSH</td>
</tr>
<tr>
<td>when the instruction concerns 16-bit memory operands.</td>
</tr>
</tbody>
</table>

• **2-byte** - Contains the following instructions or groups of instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAR</td>
</tr>
<tr>
<td>2 byte Grp1</td>
</tr>
<tr>
<td>LSL</td>
</tr>
<tr>
<td>2 byte Grp2</td>
</tr>
<tr>
<td>CLTS</td>
</tr>
</tbody>
</table>
The 80286 instruction set contains two groups of instructions where the instruction type is defined in the third byte. In this case, if the third byte is not stored in analyzer memory, only the group where an instruction resides can be determined. Therefore, the group name, rather than an instruction mnemonic, is displayed in the mnemonic display field. These groups are defined as follows:

- 2 byte Grp1 - Contains the following instructions:
  - SLDT
  - STR
  - LLDT
  - LTR
  - VERR
  - VERW

- 2 byte Grp2 - Contains the following instructions:
  - SGDT
  - SIDT
  - SMSW
  - LGDT
  - LIDT
  - LMSW
Abbreviations

Listed below are several abbreviations for normal programming syntax that have been adopted to reduce the width of the inverse assembler display field.

- dwp - DWORD PTR
- wp - WORD PTR
- bp - BYTE PTR
- fp - FAR PTR
- np - NEAR PTR
- s - SHORT

These symbols are displayed only if the operation size cannot be determined from the instruction itself.

To further reduce the field width of the inverse assembler, LOCK and REPeat prefixes appear on the line before the instruction to which they apply.

Physical Addresses

Physical, rather than logical addresses, are used to perform symbolic address mapping. Most instructions, however, specify a 16-bit intrasegment offset and may indicate a segment different from the default segment for that particular instruction. Since the physical address cannot be determined from this information alone, the inverse assembler must attempt to locate the resulting bus cycle so that the physical address may be obtained. If a bus cycle of the type indicated by the initiating instruction is not found, the physical address cannot be determined and an unmapped logical address (segment override, if any, and the 16-bit intrasegment offset) is displayed instead of a mapped physical address.

Coprocessor Support

The HP E2409B Preprocessor Interface fully supports the 80287 coprocessor. The 80287 instructions are inverse assembled and all 80287 operand transfers are decoded as I/O reads and writes.
Time Count  The HP E2409B Preprocessor Interface will send all bus transactions by both the microprocessor and coprocessor to the logic analyzer. The time count will accurately reflect the time between the bus cycles on the logic analyzer display.

Status Encoding  Each of the eight bits in the STATUS label are described in table 2-2. Table 2-3 lists the meaning of each bit for all types of 80286 microprocessor cycles. Bit 0 is the least significant bit of the 8-bit field.

Table 2-2. STATUS Label Bits

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>device status bit S1.</td>
</tr>
<tr>
<td>1</td>
<td>device status bit BHE.</td>
</tr>
<tr>
<td>2</td>
<td>device address bit A0.</td>
</tr>
<tr>
<td>3</td>
<td>device status bit S0.</td>
</tr>
<tr>
<td>4</td>
<td>device status bit M/IO.</td>
</tr>
<tr>
<td>5</td>
<td>device status bit COD/INTA.</td>
</tr>
<tr>
<td>6</td>
<td>device status bit LOCK.</td>
</tr>
<tr>
<td>7</td>
<td>device status bit HLDA.</td>
</tr>
</tbody>
</table>
### Table 2-3. Status Field Encoding

<table>
<thead>
<tr>
<th>80286</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td><strong>Cycle Type</strong></td>
<td></td>
</tr>
<tr>
<td>Interrupt Acknowledge</td>
<td>(\times\times000\times\times0)</td>
</tr>
<tr>
<td>Halt/Shutdown</td>
<td>(\times\times010\times\times0)</td>
</tr>
<tr>
<td>Memory Read</td>
<td>(\times\times011\times\times0)</td>
</tr>
<tr>
<td>Memory Write</td>
<td>(\times\times010\times\times1)</td>
</tr>
<tr>
<td>I/O Read</td>
<td>(\times\times101\times\times0)</td>
</tr>
<tr>
<td>I/O Write</td>
<td>(\times\times100\times\times1)</td>
</tr>
<tr>
<td>Opcode Fetch</td>
<td>(\times\times111\times\times0)</td>
</tr>
<tr>
<td><strong>Valid bytes in Transfer (from BHE and A0)</strong></td>
<td></td>
</tr>
<tr>
<td>Word (both bytes valid)</td>
<td>(\times\times\times\times0\times0\times\times)</td>
</tr>
<tr>
<td>Low Byte</td>
<td>(\times\times\times\times0\times1\times\times)</td>
</tr>
<tr>
<td>High Byte</td>
<td>(\times\times\times\times1\times0\times\times)</td>
</tr>
<tr>
<td><strong>Other Cycle Information</strong></td>
<td></td>
</tr>
<tr>
<td>Lock</td>
<td>(0\times\times\times\times\times\times\times\times\times\times)</td>
</tr>
<tr>
<td>Hold Acknowledge</td>
<td>(1\times\times\times\times\times\times\times\times\times\times)</td>
</tr>
</tbody>
</table>

Note: \(x = \text{don't care}\)
Timing Format Specification

When the preprocessor interface is used for timing analysis, the format specification is set up similar to those shown in figures 2-4 and 2-5. The formats may be slightly different, depending on which logic analyzer you are using.

![Figure 2-4. Timing Format Specification (Pods 3-5)](image)

In figures 2-4 and 2-5 additional labels are listed offscreen. To view these signals on your logic analyzer, select the Label field and rotate the knob on the front panel clockwise.

Note 🔄

In figures 2-4 and 2-5 additional labels are listed offscreen. To view these signals on your logic analyzer, select the Label field and rotate the knob on the front panel clockwise.
Captured timing data is displayed in the Waveforms menu as shown in figure 2-6.
General Information

Introduction

This chapter provides additional reference information including the characteristics and interface requirements for the HP E2409B Preprocessor Interface.

Characteristics

The following operating characteristics are not specifications, but are typical operating characteristics for the HP E2409B Preprocessor Interface. These characteristics are included as additional information for the user.

- **Microprocessor Compatibility:** Intel 80286 and all microprocessors made by other manufacturers that comply with Intel 80286 specifications.
- **Microprocessor Package:**
  - 68-contact PGA.
  - 68-contact PLCC (with option 1CB adapter).
  - 68-contact LCC (with option 1CA adapter).
- **Accessories Required:** HP 10269C.
- **Maximum Clock Speed:**
  25 MHz clock output (50 MHz clock input).

Note

In the state mode, the preprocessor interface may not meet the 80286 specification for hold time. For more information, see "Violations of the 80286 Hold Time" in this chapter.

Signal Line Loading:

1 "F" TTL load plus approximately 40 pF on the following lines:

- A0-A23, BHE, M/IO, COD/INTA, LOCK, HLDA, D0-D15.

1 "F" TTL load plus approximately 5 pF on the following lines:

- S0, S1, READY, RESET, CLK.
PLCC Adapter Loading: Approximately 3.5 pF.

LCC Adapter Loading: Approximately 3.5 pF.

Microprocessor Operations Displayed: Memory Read/Write
I/O Read/Write
Opcode Fetch
Interrupt Acknowledge
Halt
Hold Acknowledge
Lock
Transfer to 80287 Coprocessor

Timing Analysis: All of the 80286 signals are buffered through the preprocessor. The following signals have a maximum of 14 ns (7 ns typical) of skew:

S0, S1, READY, and RESET.

All other signals have a maximum of 6 ns (3 ns typical) of skew.

Power Requirements: 0.66 A at +5 Vdc maximum, supplied by the logic analyzer.

Logic Analyzer Required: HP 1650A, HP 1650B, HP 16510A, HP 16510B, HP 1652B, HP 16511B, HP 16540/16541A,D, or HP 16550A.

Environmental Temperature: Operating: +20 to +45°C
(+68 to +113°F)
Nonoperating: −40 to +75°C
(−40 to +167°F)

Altitude: Operating: 4,600 m (15,000 ft)
Nonoperating: 15,300 m (50,000 ft)

Humidity: Up to 90% noncondensing. Avoid sudden, extreme temperature changes which could cause condensation within the instrument.
The primary function of a preprocessor interface is to connect the target microprocessor to the logic analyzer through the general purpose probe interface, and to perform any functions unique to that particular microprocessor. The HP E2409B Preprocessor Interface performs this primary function by:

- Latching and buffering the address, status, and data bus of the 80286 microprocessor so that address, status, and data can be sent to the logic analyzer at the same time.

- Generating the logic analyzer clock from the appropriate 80286 microprocessor signals and bus conditions. See figure 3-1 for a block diagram of the preprocessor interface.

Figure 3-1. HP E2409A Block Diagram
State and Timing Modes

Some of the signal connections that are made through pods 1 through 5 of the HP 10269C General Purpose Probe Interface change when you switch between state and timing modes. In the state mode, pods 4 and 5 are not used and the data bus is monitored on pod 1. The state configuration files set up the logic analyzer for the correct pod connections for state analysis.

In the timing mode, the data bus is monitored on pod 4 and S0, S1, READY, and RESET are monitored on pod 5. Pod 1 is not used in the timing mode. The timing configuration files set up the logic analyzer for the correct pod connections for timing analysis. For more information on the signal routing, refer to table 3-1 at the end of this chapter.

State Analysis

The preprocessor interface detects the start of an 80286 bus cycle when the S0 or S1 status line goes true. The preprocessor interface clocks in S0 and S1 at this point, then latches address and status at the end of the Ts state of the bus cycle. At the end of the first Tc state of the bus cycle, the interface samples the READY signal and, if found true, the bus cycle is terminated and the logic analyzer is clocked at the starting of the next bus state. If the READY signal is not sampled true at the end of the first Tc state, it is sampled at the end of each subsequent Tc state until it is found true (each extra Tc state is equivalent to adding one wait state). The preprocessor interface samples data on every falling edge of the clock and the data is transferred to the secondary latches on every rising edge of the clock. When data on the secondary latches is determined to be good, the data is clocked into the logic analyzer along with the address and status previously latched. The HP E2409B Preprocessor Interface operates with an 80286 microprocessor clocked at rates up to 50 MHz (system clock).

Data is latched by the falling edge of the CLK signal. The CLK signal is delayed by a buffer on the probing end of the preprocessor interface cable. This delay plus the hold time of the data latches requires that the data be valid for at least 9.5 ns after the end of the bus cycle.
Timing Analysis

All of the 80286 signals are buffered through the preprocessor interface. This causes some skew between signals due to differences in the propagation delay of the buffers. There are four signals that are buffered twice with the addition of the 74F244 that is on the target end of the preprocessor interface cable. These signals are S0, S1, READY, and RESET. They have a maximum of 14 ns (7 ns typical) of skew from all of the other timing signals coming from the HP E2409B Preprocessor Interface.

All other timing signals have a maximum skew of 6 ns (3 ns typical). These signals include ADDRESS, DATA, HOLDA, COD/INTA, M/IO, BHE, and LOCK.

Violations of the 80286 Hold Time

For analysis with the HP E2409B Preprocessor Interface, sampled data signals must be valid 10 ns after the bus cycle terminates. The termination of the bus cycle is referenced from the falling edge of the 80286 clock. If the signals are invalid before the specified time, incorrect data may be captured by the logic analyzer. The HP E2409B Preprocessor Interface typically latches the data bus 6 ns (9.5 ns maximum) after the falling edge of the 80286 input clock.

The high duration of the input clock should not be less than 8 ns. The low duration of the input clock should not be less than 6 ns.

80286 Signal to HP E2409B Connector Mapping

The following table describes the electrical interconnections implemented with the HP E2409B Preprocessor Interface. Since the logic analyzer pods may be numbered differently than the 10269C pods, refer to table 1-1 or 1-2 to correlate the pod numbers.
<table>
<thead>
<tr>
<th>CPU Signal</th>
<th>CPU Pin</th>
<th>Label</th>
<th>10269C Pod</th>
<th>Logic Analyzer Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>34</td>
<td>ADDR</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>A1</td>
<td>33</td>
<td>ADDR</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>A2</td>
<td>32</td>
<td>ADDR</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>A3</td>
<td>28</td>
<td>ADDR</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>A4</td>
<td>27</td>
<td>ADDR</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>A5</td>
<td>26</td>
<td>ADDR</td>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>A6</td>
<td>25</td>
<td>ADDR</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>A7</td>
<td>24</td>
<td>ADDR</td>
<td>2</td>
<td>7</td>
</tr>
<tr>
<td>A8</td>
<td>23</td>
<td>ADDR</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>A9</td>
<td>22</td>
<td>ADDR</td>
<td>2</td>
<td>9</td>
</tr>
<tr>
<td>A10</td>
<td>21</td>
<td>ADDR</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>A11</td>
<td>20</td>
<td>ADDR</td>
<td>2</td>
<td>11</td>
</tr>
<tr>
<td>A12</td>
<td>19</td>
<td>ADDR</td>
<td>2</td>
<td>12</td>
</tr>
<tr>
<td>A13</td>
<td>18</td>
<td>ADDR</td>
<td>2</td>
<td>13</td>
</tr>
<tr>
<td>A14</td>
<td>17</td>
<td>ADDR</td>
<td>2</td>
<td>14</td>
</tr>
<tr>
<td>A15</td>
<td>16</td>
<td>ADDR</td>
<td>2</td>
<td>15</td>
</tr>
<tr>
<td>A16</td>
<td>15</td>
<td>ADDR</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>A17</td>
<td>14</td>
<td>ADDR</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>A18</td>
<td>13</td>
<td>ADDR</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>A19</td>
<td>12</td>
<td>ADDR</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>A20</td>
<td>11</td>
<td>ADDR</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>A21</td>
<td>10</td>
<td>ADDR</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>A22</td>
<td>8</td>
<td>ADDR</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>A23</td>
<td>7</td>
<td>ADDR</td>
<td>3</td>
<td>7</td>
</tr>
<tr>
<td>CPU Signal</td>
<td>CPU Pin</td>
<td>Label</td>
<td>10269C Pod</td>
<td>Logic Analyzer Bit</td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>-------</td>
<td>------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>D0</td>
<td>36</td>
<td>DATA</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>D1</td>
<td>38</td>
<td>DATA</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D2</td>
<td>40</td>
<td>DATA</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>D3</td>
<td>42</td>
<td>DATA</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>D4</td>
<td>44</td>
<td>DATA</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>D5</td>
<td>46</td>
<td>DATA</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>D6</td>
<td>48</td>
<td>DATA</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>D7</td>
<td>50</td>
<td>DATA</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>D8</td>
<td>37</td>
<td>DATA</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td>D9</td>
<td>39</td>
<td>DATA</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>D10</td>
<td>41</td>
<td>DATA</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>D11</td>
<td>43</td>
<td>DATA</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>D12</td>
<td>45</td>
<td>DATA</td>
<td>1</td>
<td>12</td>
</tr>
<tr>
<td>D13</td>
<td>47</td>
<td>DATA</td>
<td>1</td>
<td>13</td>
</tr>
<tr>
<td>D14</td>
<td>49</td>
<td>DATA</td>
<td>1</td>
<td>14</td>
</tr>
<tr>
<td>D15</td>
<td>51</td>
<td>DATA</td>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>S1</td>
<td>4</td>
<td>STAT</td>
<td>3</td>
<td>8</td>
</tr>
<tr>
<td>BHE</td>
<td>1</td>
<td>STAT</td>
<td>3</td>
<td>9</td>
</tr>
<tr>
<td>A0</td>
<td>34</td>
<td>STAT</td>
<td>3</td>
<td>10</td>
</tr>
<tr>
<td>S0</td>
<td>5</td>
<td>STAT</td>
<td>3</td>
<td>11</td>
</tr>
<tr>
<td>M/IO</td>
<td>67</td>
<td>STAT</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>COD/INTA</td>
<td>66</td>
<td>STAT</td>
<td>3</td>
<td>13</td>
</tr>
<tr>
<td>LOCK</td>
<td>68</td>
<td>STAT</td>
<td>3</td>
<td>14</td>
</tr>
<tr>
<td>HLDA</td>
<td>65</td>
<td>STAT</td>
<td>3</td>
<td>15</td>
</tr>
<tr>
<td>(Note 1)</td>
<td>--</td>
<td>CLOCK</td>
<td>1</td>
<td>J CLK</td>
</tr>
</tbody>
</table>

Note 1: This signal clocks the logic analyzer. It is a combination of several microprocessor signals.
### Table 3-1. 80286 Signal List (Continued)

<table>
<thead>
<tr>
<th>CPU Signal</th>
<th>CPU Pin</th>
<th>Label</th>
<th>10269C Pod</th>
<th>Logic Analyzer Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>36</td>
<td>T_DATA</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>D1</td>
<td>38</td>
<td>T_DATA</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>D2</td>
<td>40</td>
<td>T_DATA</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>D3</td>
<td>42</td>
<td>T_DATA</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>D4</td>
<td>44</td>
<td>T_DATA</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>D5</td>
<td>46</td>
<td>T_DATA</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>D6</td>
<td>48</td>
<td>T_DATA</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>D7</td>
<td>50</td>
<td>T_DATA</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>D8</td>
<td>37</td>
<td>T_DATA</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>D9</td>
<td>39</td>
<td>T_DATA</td>
<td>4</td>
<td>9</td>
</tr>
<tr>
<td>D10</td>
<td>41</td>
<td>T_DATA</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>D11</td>
<td>43</td>
<td>T_DATA</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>D12</td>
<td>45</td>
<td>T_DATA</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>D13</td>
<td>47</td>
<td>T_DATA</td>
<td>4</td>
<td>13</td>
</tr>
<tr>
<td>D14</td>
<td>49</td>
<td>T_DATA</td>
<td>4</td>
<td>14</td>
</tr>
<tr>
<td>D15</td>
<td>51</td>
<td>T_DATA</td>
<td>4</td>
<td>15</td>
</tr>
<tr>
<td>S0</td>
<td>5</td>
<td>T_CONT</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>S1</td>
<td>4</td>
<td>T_CONT</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>READY</td>
<td>63</td>
<td>T_CONT</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>RESET</td>
<td>29</td>
<td>T_CONT</td>
<td>5</td>
<td>3</td>
</tr>
</tbody>
</table>

**Note**: The signals shown on pods 4 and 5 in table 3-1 are for timing analysis only.
The repair strategy for the HP E2409B is board replacement. However, table 3-2 lists the cables and some mechanical parts that may be replaced if they are damaged or lost. Contact your nearest Hewlett-Packard Sales/Service Office for further information on servicing the board.

Exchange assemblies are available when a repairable assembly is returned to Hewlett-Packard. These assemblies have been set up on the "Exchange Assembly" program. This allows you to exchange a faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

Table 3-2. Replaceable Parts

<table>
<thead>
<tr>
<th>HP Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2409-69503</td>
<td>Exchange Board Assembly</td>
</tr>
<tr>
<td>E2409-66503</td>
<td>Circuit Board Assembly</td>
</tr>
<tr>
<td>E2409-04102</td>
<td>Cover</td>
</tr>
<tr>
<td>E2409-61601</td>
<td>Cable</td>
</tr>
<tr>
<td>1390-0393</td>
<td>TS Screw Captive</td>
</tr>
<tr>
<td>1200-1516</td>
<td>Pin Protector IC Socket</td>
</tr>
<tr>
<td>5081-7702</td>
<td>PGA-LCC Adapter</td>
</tr>
<tr>
<td>5081-7703</td>
<td>PGA-PLCC Adapter</td>
</tr>
<tr>
<td>E2409-68703</td>
<td>Disk Pouch Software Package</td>
</tr>
</tbody>
</table>
Troubleshooting

If you encounter difficulties while making measurements, use this section to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions. Error messages which may appear on the logic analyzer are listed below in quotes " ". Symptoms are listed without quotes.

If you are still having difficulties after trying the suggestions below, please contact your local Hewlett-Packard service center for additional assistance.

Target Board Will Not Bootup

If the target board will not bootup after connecting the preprocessor interface, the microprocessor or the preprocessor interface are not installed properly, or they are not making electrical contact.

- Verify that the microprocessor and the preprocessor interface are properly rotated and aligned.
- Verify that the microprocessor and the preprocessor interface are securely inserted into their respective sockets.
- Verify that the logic analyzer cables are in the proper sockets of the preprocessor interface and firmly inserted.
- Reduce the number of extender sockets (see also "Capacitive Loading").
"Slow or Missing Clock"

**HP 16540/16541A,D State:**

The HP 16540/16541A,D Master Card is not receiving any clocks.

- Ensure that the target system is On.
- Ensure that Pod 1 of the HP 10269C is connected to pod 1 of the Master Card.

**HP 16511B State:**

The HP 16511B expander card is not receiving state clocks.

- Ensure that the pod 1 cable from the expander (lower) HP 16511B card is connected to Pod 1 of the HP 10269C.

**HP 1650A,B, HP 16510A,B, or HP 1652B State:**

The logic analyzer is not receiving state clocks.

- Ensure that the pod 1 cable from the logic analyzer is connected to Pod 1 of the HP 10269C.
- For HP 1650A and HP 16510A Logic Analyzers, check the preprocessor interface power fuse in the logic analyzer.

**Slow Clock**

If you have the preprocessor interface hooked up and running and observe a slow clock or no activity from the interface board, the +5 V supply coming from the analyzer may not be getting to the interface board.

To check the +5 V supply coming from the analyzer, disconnect one of the logic analyzer cables from the HP 10269C and measure across pins 1 and 2 or pins 39 and 40 (see figure A-1, next page).

- If +5 V isn’t observed across these pins, check the internal preprocessor fuse or current limiting circuit on the logic analyzer. For information on checking this fuse or circuit, refer to the service manual for your logic analyzer.
- If +5 V is observed across these pins and you feel confident that the +5 V is getting to the preprocessor interface, contact your nearest Hewlett-Packard Sales/Service Office for information on servicing the board.
Verify that the appropriate module has been selected from the Load
{module} from File {filename} in the HP 16500 disk operation menu.
Selecting Load {All} will cause incorrect operation when loading most
preprocessor interface configuration files.

The logic analyzer displays this message if you try to load a
configuration file for the wrong module. Ensure that you are loading
an appropriate configuration file for your logic analyzer.

This error occurs if you rename or delete the inverse assembler file that
is attached to the configuration file. Ensure that the inverse assembler
file is not renamed or deleted.

Verify that the inverse assembler has been synchronized by placing an
opcode at the top of the display and pressing the "Invasm" key (see
"Inverse Assembler" in Chapter 2).
**Incorrect Inverse Assembly**

This problem is usually caused by a hardware problem in the target system. A locked status line will often cause incorrect or incomplete inverse assembly.

- Check the activity indicators for status lines locked in a high or low state.
- Verify that the STAT, DATA, and ADDR format labels have not been modified from their default values. These labels must remain as they are configured by the configuration file.
- Verify that all microprocessor caches and memory managers have been disabled. In most cases, if the microprocessor caches and memory managers remain enabled you should still get inverse assembly but the execution trace is lost.
- Verify that storage qualification has not excluded storage of all the needed opcodes and operands.

**No Activity on Activity Indicators**

On the HP 1650A, HP 1651A, and HP 16510A Logic Analyzers if there is no activity the fuse which allows power to the preprocessor interface is probably blown. Check the fuse in the logic analyzer. On the other logic analyzers, if there is no activity one of the cables, board connections, or preprocessor interface connections is probably loose. Check all connections.

**Capacitive Loading**

Excessive capacitive loading can cause signals to degrade, resulting in incorrect capture by the preprocessor interface or system lockup in the microprocessor. All preprocessor interfaces add additional capacitive loading.

One technique to reduce the capacitive loading is to remove as many pin protectors, extenders, and adapters as possible.
"State Clock Violates Overdrive Specification"

At least one 16-channel pod in the state analysis measurement stored a different number of states before trigger than the other pods. This is usually caused by sending a clocking signal to the state analyzer that does not meet all of the specified conditions, such as minimum period, minimum pulse width, or minimum amplitude. Poor pulse shaping could also cause this problem.

Note

The error message "State Clock Violates Overdrive Specification" should only occur for HP 1650A,B, HP 1652B, HP 16510A,B, and HP 16511B Logic Analyzers with the Clock Period field set to < 60 ns. If this error message is observed with the Clock Period set to > 60 ns, or with the HP 16540/16541A,D, Logic Analyzer, you may have a faulty logic analyzer. If a failure is suspected in your logic analyzer, contact your nearest Hewlett-Packard Sales/Service Office for information on servicing the instrument.

Unwanted Triggers

Unwanted triggers can be caused by unexecuted prefetches. Add the prefetch queue depth to the trigger address to avoid this problem.

"Waiting for Trigger"

If a trigger pattern is specified, this message indicates that the specified trigger pattern did not occur. Verify that the triggering pattern is correctly set.

If a "don't care" trigger condition is set, this message indicates for an HP 1650A,B, HP 1652B, or HP 16510A,B Logic Analyzer that the pattern duration is probably set to less than (<) instead of greater than (>). Since a "don't care" pattern is always true, the "less than" condition is never satisfied. Set the trace menu correctly for the measurement that is desired.

Intermittent Data Errors

This problem is usually caused by incorrect signal levels. Adjust the threshold level of the data pod. Use an oscilloscope to check the signal integrity of the data lines, as needed.

Bent Pins

Bent pins on the preprocessor interface, pin protectors, or adapters can cause system errors or inverse assembly errors. Ensure all pins are properly aligned and making contact.
"Time from Arm Greater Than 41.93 ms."
The state/timing analyzers have a counter to keep track of the time from when an analyzer is armed to when it triggers. The width and clock rate of this counter allow it to count for up to 41.93 ms before it overflows. Once the counter has overflowed, the system does not have the data it needs to calculate the time between module triggers. The system must know this time to be able to display data from multiple modules on a single screen.

No Setup/Hold Field on Format Screen
The HP 16540/16541A,D Logic Analyzer cards are not calibrated. Refer to your logic analyzer reference manual for procedures to calibrate the cards.

"Default Calibration Factors Loaded" (16540/16541A,D)
The default calibration file for the logic analyzer was loaded. The logic analyzer must be calibrated when using HP 16540A,D and HP 16541A,D cards. Refer to your logic analyzer manual for procedures to calibrate the master clocking system, and ensure that the "cal factors" file is saved.
Your Comments Please

Your comments assist us in meeting your needs better. Please complete this questionnaire and return it to us. Feel free to add any additional comments that you might have. All comments and suggestions become the property of Hewlett-Packard. Omit any questions that you feel would be proprietary.

1. Did you receive your product when expected? [ ] [ ]
2. Were you satisfied with the operation of the preprocessor interface at turn-on? [ ] [ ]
3. Were the proper accessories supplied with your product?
   If not, what was missing?
   Cables [ ] Manual(s) [ ] Other ____________
4. What measurements will this preprocessor interface be used to make?

5. Which logic analyzer are you using?
   Type ____________________________
6. What do you like most about the preprocessor interface? ________________

7. What would you like to see changed or improved? ____________________________

8. Which sections of the manual(s) have you used?
   [ ] Installation Quick Reference
   [ ] Step-By-Step Procedures
   [ ] Characteristics
9. Please rate the manual(s) on the following:
   4 = Excellent  3 = Good  2 = Adequate  1 = Poor
   [ ] Breadth and depth of information
   [ ] Ability to easily find information
   [ ] Ability to understand and apply the information provided in the manual
   Please explain: ____________________________________________________________

10. What is your experience with logic analyzers and preprocessor interfaces?
    [ ] No previous experience
    [ ] Less than 1 year experience
    [ ] More than 1 year's experience on one model
    [ ] More than 1 year's experience on several models
    Name ____________________________ Company ____________________________
    Address __________________________ Zip Code ____________________________
    Phone ____________________________ Instrument Serial # ___________________
Your cooperation in completing and returning this form will be greatly appreciated. Thank you.