The E2406A Analysis Probe — At a Glance

The E2406A Analysis Probe provides a complete interface for state or timing analysis between the supported 68030 microprocessors listed below and Agilent logic analyzers. The supported logic analyzers are listed in chapter 1.

### Supported Microprocessors

<table>
<thead>
<tr>
<th>Microprocessor</th>
<th>Package</th>
<th>Ordering Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>68030</td>
<td>128-pin PGA</td>
<td>E2406A</td>
</tr>
<tr>
<td>68030</td>
<td>132-pin PQFP</td>
<td>E2406A option 1CC</td>
</tr>
</tbody>
</table>

The analysis probe provides the physical connection between the target microprocessor and the logic analyzer. The configuration software on the enclosed disks set up the logic analyzer for compatibility with the analysis probe. The inverse assemblers let you obtain displays of the 68030 data in 68030 assembly language mnemonics.

If you are using the analysis probe with the 16600 or 16700 series logic analysis systems, you only need this manual as a reference. The 16600 and 16700 series contain a Setup Assistant, which guides you through the connection and configuration process using on-screen dialog windows. For an overview of Setup Assistant, refer to Chapter 1, "Setup Assistant."

For more information on the logic analyzers or microprocessor, refer to the appropriate reference manuals for those products.
Analyzing a Target System with the E2406A Analysis Probe
In This Book

This book is the User’s Guide for the E2406A Analysis Probe. It assumes that you have a working knowledge of the logic analyzer used and the microprocessor being analyzed.

This user's guide is organized into the following chapters:

Chapter 1 contains overview information, including a list of required equipment.

Chapter 2 explains how to connect the logic analyzer to your target system through the analysis probe, and how to configure the analysis probe and logic analyzer to interpret target system activity. The last section in this chapter shows you how to hook up optional equipment to obtain additional functionality.

16600 and 16700 Series Logic Analysis Systems

If you are using the analysis probe with 16600 or 16700 series logic analysis systems, you only need this manual as a reference for obtaining and interpreting data. The 16600 and 16700 contain a Setup Assistant, which guides you through the connection and configuration process using on-screen dialog windows. For an overview of Setup Assistant, refer to chapter 1, "Setup Assistant."

Chapter 3 provides information on analyzing the supported microprocessors.

Chapter 4 contains reference information on the analysis probe.

Chapter 5 contains troubleshooting information.
Contents

The E2406A Analysis Probe — At a Glance  ii

1 Overview 1–3

Setup Assistant 1–3

Logic Analyzers Supported 1–4
Logic analyzer software version requirements 1–5

Equipment Used with the Analysis Probe 1–6
Equipment supplied 1–6
  E2406A 1–6
  E2406A Option 1CC (for 132-pin PQFP packages) 1–6
Minimum equipment required 1–8
Additional equipment supported 1–8

2 Connecting and Configuring Your System 2–10

Power-on/Power-off Sequence 2–4
To power on 16600 and 16700 series logic analysis systems 2–4
To power on all other logic analyzers 2–4
To power off 2–4

Connecting the Analysis Probe to the Target System 2–5
To connect to a PGA target system 2–6
To connect to the PQFP target system 2–8
  Removing the Probe Adapter 2–9

Connecting the Analysis Probe to the Logic Analyzer 2–10
Analysis probe pod locations 2–11
To connect the termination adapters 2–12
To connect to the 16600A logic analysis system 2–13
To connect to the 16601A logic analysis system 2–14
To connect to the 16602A logic analysis system 2–15
To connect to the 16550A logic analyzer 2–16
To connect to the 16554/55/56 logic analyzers 2–17
To connect to the 1660A/AS/C/CS/CP logic analyzers 2–18
To connect to the 1661A/AS/C/CS/CP logic analyzers 2–19
To connect to the 1670A/D logic analyzer 2–20
To connect to the 1671A/D logic analyzer 2–21

Configuring 2–22

Configuring the Analysis Probe and Target System 2–23
To set the CDIS and MMUDIS jumpers 2–24

Configuring the Logic Analysis System 2–25
To load configuration and inverse assembler files — 16600/700 logic analysis systems 2–26
To load configuration and inverse assembler files — other logic analyzers 2–27

Connecting Optional Equipment 2–29

3 Analyzing the Target System

Modes of Operation 3–3
State-per-transfer mode 3–3
Timing mode 3–3

Logic Analyzer Configuration 3–4
Trigger specification 3–4
Unwanted triggers 3–4
Format specification 3–4
Status Label Bits 3–6
Logic Analyzer Symbols 3–8
Using the Inverse Assemblers 3–10
To display captured state data 3–11
To align the inverse assembler 3–13
Inverse assembler output format 3–14
  Disabling the Cache Memory and MMU 3–14
  Interpreting Data 3–14
  Prefetch Marking -? 3–16
Inverse assembler error messages 3–17
The enhanced inverse assembler 3–18
  Load 3–18
  Filter 3–18
  Align 3–20
  Options 3–20

4 Reference
Operating characteristics of the analysis probe 4–3
Theory of operation and clocking 4–5
  Interface Description 4–5
  Clocking 4–7
Signal-to-connector mapping 4–7
Circuit board dimensions 4–12
Replaceable parts 4–13

5 If You Have a Problem
Analyzer Problems 5–3
  Intermittent data errors 5–3
  Unwanted triggers 5–3
  No activity on activity indicators 5–4
  No trace list display 5–4
  Analyzer won’t power up 5–4
Analysis Probe Problems 5–5
  Target system will not boot up 5–5
  Erratic trace measurements 5–6
Capacitive loading 5–6

Inverse Assembler Problems 5–7
No inverse assembly or incorrect inverse assembly 5–7
Inverse assembler will not load or run 5–8

Intermodule Measurement Problems 5–9
An event wasn’t captured by one of the modules 5–9

Analyzer Messages 5–10
“... Enhanced Inverse Assembler Not Found” 5–10
“... Inverse Assembler Not Found” 5–10
“... Does Not Appear to be an Inverse Assembler File” 5–10
“Measurement Initialization Error” 5–11
“No Configuration File Loaded” 5–14
“Selected File is Incompatible” 5–14
“Slow or Missing Clock” 5–14
“Time from Arm Greater Than 41.93 ms” 5–15
“Waiting for Trigger” 5–15

Cleaning the Instrument 5–16

Glossary

Index
Overview
Overview

This chapter describes:

- Setup Assistant
- Logic analyzers supported
- Logic analyzer software version requirements
- Equipment used with the analysis probe
- Equipment supplied
- Minimum equipment required
- Additional equipment supported
Setup Assistant is an online tool for connecting and configuring your logic analysis system for microprocessor and bus analysis. Setup Assistant is available on the 16600 and 16700 series logic analysis systems. You can use Setup Assistant in place of the connection and configuration procedures provided in chapter 2.

This menu-driven tool will guide you through the connection procedures for connecting the logic analyzer to an analysis probe, an emulation module, or other supported equipment. It will also guide you through connecting an analysis probe to the target system.

Access Setup Assistant by clicking its icon in the Logic Analysis System window. The on-screen dialog prompts you to choose the type of measurements you want to make, the type of target system, and the associated products that you want to set up.

If you ordered this product with your 16600/700 logic analysis system, the logic analysis system has the latest software installed, including support for this product. If you received this product after you received your logic analysis system, this product might not be listed under supported products. In that case, you need to install the M68030 Processor Support Package. Use the procedure on the CD-ROM jacket to install the M68030 Processor Support Package.
The table below lists the logic analyzers supported by the E2406A analysis probe. Logic analyzer software version requirements are shown on the following page.

The E2406A requires five logic analyzer pods (80 channels) for inverse assembly.

<table>
<thead>
<tr>
<th>Logic Analyzer</th>
<th>Channel Count</th>
<th>State Speed</th>
<th>Timing Speed</th>
<th>Memory Depth</th>
</tr>
</thead>
<tbody>
<tr>
<td>16600A</td>
<td>204</td>
<td>100 MHz</td>
<td>125 MHz</td>
<td>64 k states</td>
</tr>
<tr>
<td>16601A</td>
<td>136</td>
<td>100 MHz</td>
<td>125 MHz</td>
<td>64 k states</td>
</tr>
<tr>
<td>16602A</td>
<td>102</td>
<td>100 MHz</td>
<td>125 MHz</td>
<td>64 k states</td>
</tr>
<tr>
<td>16550A (one card)</td>
<td>102/card</td>
<td>100 MHz</td>
<td>250 MHz</td>
<td>4 k states</td>
</tr>
<tr>
<td>16554A (two cards)</td>
<td>68/card</td>
<td>70 MHz</td>
<td>125 MHz</td>
<td>512 k states</td>
</tr>
<tr>
<td>16555A (two cards)</td>
<td>68/card</td>
<td>110 MHz</td>
<td>250 MHz</td>
<td>1 M states</td>
</tr>
<tr>
<td>16555D (two cards)</td>
<td>68/card</td>
<td>110 MHz</td>
<td>250 MHz</td>
<td>2 M states</td>
</tr>
<tr>
<td>16556A (two cards)</td>
<td>68/card</td>
<td>100 MHz</td>
<td>200 MHz</td>
<td>1 M states</td>
</tr>
<tr>
<td>16556D (two cards)</td>
<td>68/card</td>
<td>100 MHz</td>
<td>200 MHz</td>
<td>2 M states</td>
</tr>
<tr>
<td>1660A/AS/C/CS/CP</td>
<td>136</td>
<td>100 MHz</td>
<td>250 MHz</td>
<td>4 k states</td>
</tr>
<tr>
<td>1661A/AS/C/CS/CP</td>
<td>102</td>
<td>100 MHz</td>
<td>250 MHz</td>
<td>4 k states</td>
</tr>
<tr>
<td>1670A</td>
<td>136</td>
<td>70 MHz</td>
<td>125 MHz</td>
<td>64 k or .5 M states</td>
</tr>
<tr>
<td>1670D</td>
<td>136</td>
<td>100 MHz</td>
<td>125 MHz</td>
<td>64 k or 1 M states</td>
</tr>
<tr>
<td>1671A</td>
<td>102</td>
<td>70 MHz</td>
<td>125 MHz</td>
<td>64 k or .5 M</td>
</tr>
<tr>
<td>1671D</td>
<td>102</td>
<td>100 MHz</td>
<td>125 MHz</td>
<td>64 k or 1 M</td>
</tr>
</tbody>
</table>
Logic analyzer software version requirements

The logic analyzers must have software with a version number greater than or equal to those listed below to make a measurement with the E2406A. If your software version is older than those listed, load new system software before loading the E2406A software.

### Logic Analyzer Software Version Requirements

<table>
<thead>
<tr>
<th>Logic Analyzer</th>
<th>Minimum Logic Analyzer Software Version for use with E2406A</th>
</tr>
</thead>
<tbody>
<tr>
<td>16600 Series</td>
<td>The latest 16600 logic analyzer software version is on the CD-ROM shipped with this product.</td>
</tr>
<tr>
<td>1660A/AS Series</td>
<td>A.03.01</td>
</tr>
<tr>
<td>1660C/CS/CP Series</td>
<td>A.02.01</td>
</tr>
<tr>
<td>1670A/D Series</td>
<td>A.02.01</td>
</tr>
<tr>
<td><strong>Mainframes</strong>*</td>
<td></td>
</tr>
<tr>
<td>16700 Series</td>
<td>The latest 16700 logic analyzer software version is on the CD-ROM shipped with this product.</td>
</tr>
<tr>
<td>16500C Mainframe</td>
<td>A.01.05</td>
</tr>
<tr>
<td>16500B Mainframe</td>
<td>A.03.14</td>
</tr>
</tbody>
</table>

* The mainframes are used with the 16550 and 16554/55/56 logic analyzer modules.
This section lists equipment used with the analysis probe. This information is organized under the following titles: equipment supplied, minimum equipment required, and additional equipment supported.

### Equipment supplied

The equipment supplied with the analysis probe is shown in the illustration on the next page. It is listed below:

**E2406A**

- The analysis probe, which includes the analysis probe circuit card and cables.
- Five 100 kΩm Termination Modules (part number 01650-63206).
- Four jumpers (part number 1252-3743) of which up to two may be required at one time.
- Logic analyzer configuration files and inverse assembler software on a 3.5-inch disk.
- Logic analyzer configuration files and inverse assembler software on a CD-ROM.
- This User’s Guide.

**E2406A Option 1CC (for 132-pin PQFP packages)**

If you ordered option 1CC, you received the following additional equipment:

- QFP Adapter Assembly.
- Transition Board.
- Pry Tool (for removing adapter).
- Mechanical Samples (not used with the analysis probe).
- Operating Note.
Equipment Supplied with the E2406A

Option #1CC
OFP Adapter Assembly
Transition Board
Probe Adapter
Mechanical Samples (not used)
Minimum equipment required

For state and timing analysis of an 68030 target system, you need all of the following items.

- The E2406A Analysis Probe.
- For 132-pin PQFP target systems, the E2406A option 1CC QFP Probe Adapter Assembly.
- One of the logic analyzers listed on page 1-4. The logic analyzer software version requirements are listed on page 1-5.

Additional equipment supported

The E2406A does not support any additional equipment.
Connecting and Configuring Your System
Connecting and Configuring Your System

This chapter shows you how to connect the logic analyzer to the target system through the analysis probe.

If you are connecting to an 16600 or 16700 series logic analysis system, follow the instructions given on-screen in the Setup Assistant for connecting and configuring your system. Use this manual for additional information, if desired. Refer to chapter 1 for a description of Setup Assistant.

If you are not using the Setup Assistant, follow the instructions given in this chapter. This chapter is divided into the following sections; the order shown here is the recommended order for performing these tasks:

- Read the power on/power off sequence
- Connect the analysis probe to the target system
- Connect the analysis probe to the logic analyzer
- Configure the analysis probe
- Configure the logic analyzer
- Connect optional equipment
Read the power on/power off sequence.

Connection Sequence
Listed below are the sequences for powering on and off a fully connected system. Simply stated, your target system is always the last to be powered on, and the first to be powered off.

To power on 16600 and 16700 series logic analysis systems

Ensure the target system is powered off.
1 Turn on the logic analyzer. The Setup Assistant will guide you through the process of connecting and configuring the analysis probe.
2 When the analysis probe is connected to the target system and logic analyzer, and everything is configured, turn on your target system.

To power on all other logic analyzers

With all components connected, power on your system in the following order:
1 Logic analysis system.
2 Your target system.

To power off

Turn off power to your system in the following order:
1 Turn off your target system.
2 Turn off your logic analysis system.
This section explains how to connect the E2406A analysis probe to the target system. Connecting the analysis probe to the target system consists of the following tasks:

- For PGA target systems, connect the analysis probe directly to the target system.
  Refer to "To connect to a PGA target system."
- For PQFP target systems, connect the probe adapter to the target system, then connect the analysis probe to the probe adapter.
  Refer to "To connect to a PQFP target system."

The remainder of this section describes these general tasks in more detail.

---

**Protect Your Equipment**

The analysis probe socket assembly pins are covered for shipment with a conductive foam wafer or conductive plastic pin protector. This is done to protect the delicate gold-plated pins from damage due to impact. When you are not using the analysis probe, protect the socket assembly pins from damage by covering them with the pin protector.
To connect to a PGA target system

The microprocessor connector on the analysis probe connects directly to a PGA socket on the target system. You can add plastic pin protector extender sockets for increased clearance (see illustration on next page).

**CAUTION**  
Equipment Damage. To prevent equipment damage, remove power from the target system and make sure no logic analyzer cables are connected to the analysis probe.

1. Turn off the target system and disconnect all logic analyzer cables from the analysis probe.
2. Remove the 68030 microprocessor from its socket on the target system and store it in a protected environment.
3. Install the analysis probe into the microprocessor socket on the target system, ensuring that pin A1 is properly aligned.

If the analysis probe connector interferes with components of the target system or if a higher profile is required, additional plastic pin protector sockets can be added. Plastic pin protector sockets can be ordered from Agilent Technologies using the part number 1200-1450. However, any 128-pin PGA IC socket with a 68030 footprint and gold-plated pins can be used.

**CAUTION**  
Equipment Damage. Serious damage to the target system or analysis probe can result from incorrect connection. Note the position of pin A1 on the analysis probe and target system socket prior to making any connection. Also, take care to align the analysis probe connector with the pins on the target system socket so that all pins are making contact.

4. Plug the 68030 microprocessor into the socket on the analysis probe.

The socket is designed with low-insertion-force pins to allow easy installation and removal.

**CAUTION**

Do not use sharp objects or excessive force when removing a microprocessor or socket from the analysis probe board. Traces on the analysis probe board may be damaged.

2–6 HP E2406A Motorola 68030 Analysis Probe
Connecting the E2406A Analysis Probe to a PGA Target System

HP E2406A Motorola 68030 Analysis Probe
To connect to the PQFP target system

With the E2406A option 1CC, you can connect to a PQFP microprocessor (see below). For PQFP target systems, use the instructions in the "PQFP Probe Adapter Assembly Operating Note," to connect the probe adapter assembly to the target system microprocessor. You do not have to remove the target system microprocessor, and you do not need a PGA microprocessor on top of the analysis probe.

The probe adapter can be rotated if components on the target system interfere with the analysis probe. Ensure that pin 1 is properly aligned according to the rotations shown in the "PQFP Probe Adapter Assembly Operating Note."
Removing the Probe Adapter

**CAUTION**

**Damage to the probe adapter.** Use the extractor tool provided (part number E3435-03801) and follow the removal instructions below. Improper removal will result in broken combs in your probe adapter.

The QFP Probe Adapter Assembly is carefully designed in a robust mechanical package to make reliable electrical contact to each lead of your target IC. Installing and removing the probe requires you to overcome cumulative friction between 132 target leads and corresponding parts of the probe. Removing the probe requires greater force due to the triangular cross-section of the plastic comb teeth that fit between target leads and align the probe contacts. Tests show little risk of probe damage in installing the probe. However, removing the probe by hand from a target with very little space between leads has resulted in broken combs. A simple tool is provided with your QFP Probe Adapter to reduce the risk of such damage. Use the following steps for removal:

1. Place the extractor tool in one of six indentations on the side of the probe adapter next to the PC board as shown below.
2. Gently pry the probe approximately 1/16 inch (1.588 mm) by leveraging against the PC board.
3. Repeat this process on all four sides of the probe adapter until the probe adapter is free from the target system.

Removing the QFP Probe Adapter
Connecting the Analysis Probe to the Logic Analyzer

The following sections show the connections between the logic analyzer pod cables and the analysis probe cables. Use the appropriate section for your logic analyzer. The configuration file names for each logic analyzer are located at the bottom of the connection diagrams.

All five analysis probe pods are required for inverse assembly. Note that you must connect the termination adapters to the analysis probe cables in order to connect the logic analyzer cables. The illustration on the following page shows the pod locations on the analysis probe, and the following page shows the procedure for connecting the termination adapters.

This section shows connection diagrams for connecting the analysis probe to the logic analyzers listed below:

- 16600A logic analysis system
- 16601A logic analysis system
- 16602A logic analysis system
- 16550A logic analyzer (one card)
- 16554/55/56 logic analyzers (two cards)
- 1660A/AS/C/CS/CP logic analyzers
- 1661A/AS/C/CS/CP logic analyzers
- 1670A/D logic analyzers
- 1671A/D logic analyzers
Analysis probe pod locations

The illustration below shows the pod locations on the analysis probe.
To connect the termination adapters

The logic analyzer must be properly terminated to operate. The 100 kOhm Termination Adapters (part number 01650-63206) provide this termination. To connect the termination adapters:

- Connect the female end of the termination adapter to the analysis probe cable.
- Align the key on the male end of the termination adapter with the slot on the connector of the appropriate logic analyzer cables. Push the termination adapter into the connector.
To connect to the 16600A logic analysis system

Use the figure and table below to connect the analysis probe to the 16600A logic analysis system.

### Configuration File
Use configuration file C68030_4 for the 16600 logic analyzer.
To connect to the 16601A logic analysis system

Use the figure and table below to connect the analysis probe to the 16601A logic analysis system.

<table>
<thead>
<tr>
<th>16601 E2406A Connector</th>
<th>Pod 8</th>
<th>Pod 7</th>
<th>Pod 6</th>
<th>Pod 5</th>
<th>Pod 4</th>
<th>Pod 3</th>
<th>Pod 2</th>
<th>Pod 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pod 8</td>
<td>not used</td>
<td>not used</td>
<td>not used</td>
<td>P3 STAT clk ↑</td>
<td>P5 ADDR</td>
<td>P4 ADDR</td>
<td>P2 DATA clk ↑</td>
<td>P1 DATA</td>
</tr>
</tbody>
</table>

Configuration File
Use configuration file C68030_4 for the 16601 logic analyzer.
To connect to the 16602A logic analysis system

Use the figure and table below to connect the analysis probe to the 16602A logic analysis system.

### Configuration File

Use configuration file C68030_4 for the 16602 logic analyzer.
To connect to the 16550A logic analyzer

Use the figure and table below to connect the analysis probe to the 16550A logic analyzer.

The E2406A does not require the 16550A Expansion Card. If you are using a multi-card 16550A, use the 16550A Master Card.

<table>
<thead>
<tr>
<th>16550A Master Card Pod</th>
<th>E2406A Connector</th>
<th>P3</th>
<th>P5</th>
<th>P4</th>
<th>P2</th>
<th>P1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pod 6</td>
<td>not used</td>
<td>STAT</td>
<td>ADDR</td>
<td>ADDR</td>
<td>DATA</td>
<td>DATA</td>
</tr>
<tr>
<td>Pod 5</td>
<td>P3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pod 4</td>
<td></td>
<td>P5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pod 3</td>
<td></td>
<td></td>
<td>P4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pod 2</td>
<td></td>
<td></td>
<td></td>
<td>P2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pod 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>P1</td>
<td></td>
</tr>
</tbody>
</table>

Configuration File
Use configuration file C68030_4 for the 16550A logic analyzer.
To connect to the 16554/55/56 logic analyzers

Use the figure and table below to connect the analysis probe to the 16554A/55A/56A and 16555D/56D logic analyzers.

<table>
<thead>
<tr>
<th>16554/55/56 Exp. Card 1</th>
<th>Expansion Card 1 Pod 4</th>
<th>Expansion Card 1 Pod 3</th>
<th>Expansion Card 1 Pod 2</th>
<th>Expansion Card 1 Pod 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2406A Connector</td>
<td>not used</td>
<td>not used</td>
<td>not used</td>
<td>P3 STAT clk ↑</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>16554/55/56 Master Card</th>
<th>Master Card Pod 4</th>
<th>Master Card Pod 3</th>
<th>Master Card Pod 2</th>
<th>Master Card Pod 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2406A Connector</td>
<td>P5 ADDR</td>
<td>P4 ADDR</td>
<td>P2 DATA clk ↑</td>
<td>P1 DATA</td>
</tr>
</tbody>
</table>

**Configuration File**
Use configuration file C68030_4 for the 16554/55/56 logic analyzers.
To connect to the 1660A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the 1660A/C logic analyzers.

<table>
<thead>
<tr>
<th>1660A/C Pod</th>
<th>Pod 1</th>
<th>Pod 2</th>
<th>Pod 3</th>
<th>Pod 4</th>
<th>Pod 5</th>
<th>Pod 6</th>
<th>Pod 7</th>
<th>Pod 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2406A Connector</td>
<td>P1 DATA</td>
<td>P2 DATA</td>
<td>P4 ADDR</td>
<td>P5 ADDR</td>
<td>not used</td>
<td>not used</td>
<td>P3 STAT</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>clk ↑</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Configuration File**

Use configuration file C68030_4 for the 1660A/AS/C/CS/CP logic analyzers.
To connect to the 1661A/AS/C/CS/CP logic analyzers

Use the figure and table below to connect the analysis probe to the 1661A/C logic analyzers.

### Configuration File
Use configuration file C68030_4 for the 1661A/AS/C/CS/CP logic analyzers.
To connect to the 1670A/D logic analyzer

Use the figure and table below to connect the analysis probe to the 1670A/D logic analyzers.

<table>
<thead>
<tr>
<th>1670A/D E2406A Connector</th>
<th>Pod 8</th>
<th>Pod 7</th>
<th>Pod 6</th>
<th>Pod 5</th>
<th>Pod 4</th>
<th>Pod 3</th>
<th>Pod 2</th>
<th>Pod 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>not used</td>
<td>P3 STAT clk↑</td>
<td>not used</td>
<td>not used</td>
<td>P5 ADDR</td>
<td>P4 ADDR</td>
<td>P2 DATA clk↑</td>
<td>P1 DATA</td>
</tr>
</tbody>
</table>

**Configuration File**

Use configuration file C68030_4 for the 1670A/D logic analyzer.
To connect to the 1671A/D logic analyzer

Use the figure and table below to connect the analysis probe to the 1671A/D logic analyzer.

### Configuration File

Use configuration file C68030_4 for the 1671A/D logic analyzer.
Configuring

This section shows you how to configure the E2406A Analysis Probe and the logic analyzer. It consists of the following tasks:

- Configuring the analysis probe and target system
- Configuring the logic analyzer
Configuring the analysis probe and target system consists of the following:

- Setting the CDIS and MMUDIS jumpers (see next page)
- Disabling the cache memory and MMU, if required

The jumper location is shown in the illustration below.
To set the CDIS and MMUDIS jumpers

If you want the code (non-burst) to be disassembled, disable the cache memory to ensure proper disassembly. This can be disabled by setting the least significant bit of the cache control register (CACR) to zero.

---

**CAUTION**

Another way to disable the cache memory is to connect the 68030 CDIS pin to ground with the supplied jumper (see previous figure). This method can result in damage to the analysis probe and target system if the target system is designed such that CDIS cannot be grounded (for example, CDIS hardwired to +5 V). Make sure that your target system is designed so that CDIS can be grounded before you connect this pin to ground.

If you are using the 68030 inverse assembler, you may want to disable the MMU so that the physical addresses the analysis probe monitors are effectively the logical addresses. This can be disabled by setting bit 31 of the TC register to zero.

---

**CAUTION**

Another way to disable the MMU is to connect the 68030 MMUDIS pin to ground with the supplied jumper (see previous figure). This method can result in damage to the analysis probe and target system if the target system is designed such that MMUDIS cannot be grounded (for example, MMUDIS hardwired to +5 V). Make sure that your target system is designed so that MMUDIS can be grounded before you connect this pin to ground.

Leaving the MMU enabled may result in missing data for some applications. For more information, refer to the section "Interpreting Data" in chapter 3.
You configure the logic analyzer by loading a configuration file. The information in the configuration file includes:

- Label names and channel assignments for the logic analyzer
- Inverse assembler file name

The configuration file you use is determined by the logic analyzer you are using. The configuration file names are listed with the logic analyzer connection tables, and in a table at the end of this section.

The procedures for loading a configuration file depend on the type of logic analyzer you are using. There is one procedure for the 16600/700 series logic analysis systems, and another procedure for the 1660-series, 1670-series, and logic analyzer modules in an 16500B/C mainframe. Use the appropriate procedures for your analyzer.
To load configuration and inverse assembler files — 16600/700 logic analysis systems

If you did not use Setup Assistant, you can load the configuration and inverse assembler files from the logic analysis system hard disk.

1 Click on the File Manager icon. Use File Manager to ensure that the subdirectory /hplogic/configs/hp/m68030/ exists.

If the above directory does not exist, you need to install the M68030 Processor Support Package. Close File Manager, then use the procedure on the CD-ROM jacket to install the M68030 Processor Support Package before you continue.

2 Using File Manager, select the configuration file you want to load in the /hplogic/configs/hp/m68030/ directory, then click Load. If you have more than one logic analyzer installed in your logic analysis system, use the Target field to select the machine you want to load.

The logic analyzer is configured for 68030 analysis by loading the appropriate configuration file. Loading this file also automatically loads the enhanced inverse assembler.

3 Close File Manager.
To load configuration and inverse assembler files — other logic analyzers

If you have an 1660-series, 1670-series, or logic analyzer modules in an 16500B/C mainframe use these procedures to load the configuration file and inverse assembler.

The first time you set up the analysis probe, make a duplicate copy of the master disk. For information on duplicating disks, refer to the reference manual for your logic analyzer.

For logic analyzers that have a hard disk, you might want to create a directory such as 68030 on the hard drive and copy the contents of the floppy onto the hard drive. You can then use the hard drive for loading files.

1 Insert the floppy disk in the front disk drive of the logic analyzer.
2 Go to the Flexible Disk menu.
3 Configure the menu to load.
4 Use the knob to select the appropriate configuration file.
   Choosing the correct configuration file depends on which analyzer you are using. The configuration files are shown with the logic analyzer connection tables, and are also in the table on the next page.
5 Select the appropriate analyzer on the menu. The 16500 logic analyzer modules are shown in the Logic Analyzer Configuration Files table.
6 Execute the load operation on the menu to load the file into the logic analyzer.
   The logic analyzer is configured for 68030 analysis by loading the appropriate configuration file. Loading this file also automatically loads the enhanced inverse assembler if the logic analyzer has the appropriate software version.
### Logic Analyzer Configuration Files

<table>
<thead>
<tr>
<th>Analyzer Model</th>
<th>Analyzer Description (modules only)</th>
<th>Configuration File</th>
</tr>
</thead>
<tbody>
<tr>
<td>16600A</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>16601A</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>16602A</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>16550A (one card)</td>
<td>100 MHz STATE 500 MHz TIMING</td>
<td>C68030_4</td>
</tr>
<tr>
<td>16554A (two card)</td>
<td>0.5M SAMPLE 70/125 MHz LA</td>
<td>C68030_4</td>
</tr>
<tr>
<td>16555A (two card)</td>
<td>1.0M SAMPLE 110/250 MHz LA</td>
<td>C68030_4</td>
</tr>
<tr>
<td>16555D (two card)</td>
<td>2.0M SAMPLE 110/250 MHz LA</td>
<td>C68030_4</td>
</tr>
<tr>
<td>16556A (two card)</td>
<td>1.0M SAMPLE 100/200 MHz LA</td>
<td>C68030_4</td>
</tr>
<tr>
<td>16556D (two card)</td>
<td>2.0M SAMPLE 100/200 MHz LA</td>
<td>C68030_4</td>
</tr>
<tr>
<td>1660A/AS/C/CS</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>1661A/AS/C/CS</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>1670A/D</td>
<td></td>
<td>C68030_4</td>
</tr>
<tr>
<td>1671A/D</td>
<td></td>
<td>C68030_4</td>
</tr>
</tbody>
</table>

**Configuring**

To load configuration and inverse assembler files — other logic analyzers
Connecting Optional Equipment

The E2406A does not support any additional equipment.
Analyzing the Target System
Analyzing the Target System

This chapter describes modes of operation for the E2406A Analysis Probe. It also describes analysis probe data, symbol encodings, and information about the inverse assemblers.

The information in this chapter is presented in the following sections:

- Modes of operation
- Logic analyzer configuration
- Using the inverse assemblers
Modes of Operation

The E2406A analysis probe can be used in two different analysis modes: State-per-transfer and Timing. The following sections describe these operating modes and how to configure the logic analyzer for each mode.

State-per-transfer mode

The 68030’s address strobe (AS) indicates that address, function code, size, and R/W state information is on the bus and valid. In state-per-transfer mode, the logic analyzer uses the rising edge of AS to clock two types of information into the logic analyzer:

- All non-burst information.
- The last long word of a burst transfer.

The rising edge of AS is the rising N clock. The first three long words of a burst transfer are clocked into the logic analyzer by a second clock (rising K clock).

Timing mode

The same format specification loaded for state analysis is also used for timing analysis. To configure the logic analyzer for timing analysis:

1. Select the Configuration menu of the logic analyzer.
2. Select the Type field for the analyzer and select Timing.

Timing data is displayed in the Waveform menu of the logic analyzer.
Logic Analyzer Configuration

The following sections describe the logic analyzer configuration as set up by the configuration files.

Trigger specification

The trigger specification is set up by the software to store all states. If you modify the trigger specification to store only selected bus cycles, incorrect inverse assembly may result.

Unwanted triggers

The logic analyzer captures prefetches, even if they are not executed. Care must be taken when you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching. An unused prefetch may generate an unwanted trigger.

Since the microprocessor may prefetch one or more long words, one technique to avoid unwanted triggering from unused prefetches is to add "8 hex" to the trigger address. This trigger condition will only be satisfied if the branch is not taken.

Format specification

The configuration files contain predefined format specifications. These format specifications include all labels for monitoring the microprocessor. The tables on the following pages show the signals used in the STAT label and the predefined symbols set up by the configuration files.

Do not modify the ADDR, DATA, or STAT labels in the format specification if you want inverse assembly. Changes to these labels may cause incorrect or incomplete inverse assembly.

The Format specification display is shown in the following figure. There may be some slight differences in the display shown by your particular analyzer.
## Format Specification

### HP E2406A Motorola 68030 Analysis Probe

#### Configuration

<table>
<thead>
<tr>
<th>Logic Analyzer Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Format specification</td>
</tr>
</tbody>
</table>

**Table:**

<table>
<thead>
<tr>
<th>Column 1</th>
<th>Column 2</th>
<th>Column 3</th>
<th>Column 4</th>
<th>Column 5</th>
<th>Column 6</th>
<th>Column 7</th>
<th>Column 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
</tr>
</tbody>
</table>

---

3-5

---

**Format Spec:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Logic Analyzer Configuration:**

- **Format Specification:**
  - HP E2406A
  - Motorola 68030
  - Analysis Probe

---

**Table:**

<table>
<thead>
<tr>
<th>Column 1</th>
<th>Column 2</th>
<th>Column 3</th>
<th>Column 4</th>
<th>Column 5</th>
<th>Column 6</th>
<th>Column 7</th>
<th>Column 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
</tr>
</tbody>
</table>

---

**Legend:**

- **Legend:**
  - HP E2406A
  - Motorola 68030
  - Analysis Probe

---

**Notes:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Additional Information:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Graph:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Diagram:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Figure:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Image:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Reference:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Conclusion:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Summary:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Recommendation:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Future Work:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**References:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Appendix:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Acknowledgments:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Author:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Contributors:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Revision History:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Copyright:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Trademark:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Index:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Glossary:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Abbreviations:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Contact Information:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Legal Information:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Disclaimer:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---

**Footnotes:**

- HP E2406A
- Motorola 68030
- Analysis Probe

---
**Status Label Bits**

Each of the bits of the STAT label is described in the table below. The table on the following page shows the encoding for the STAT labels.

### 68030 STAT Label Bits

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status Signals</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BGACK</td>
<td>This signal is low when the microprocessor has granted control of the bus to another device.</td>
</tr>
<tr>
<td>1</td>
<td>R/W</td>
<td>This signal is high for read cycles and low for write cycles.</td>
</tr>
<tr>
<td>2-3</td>
<td>SIZ0-SIZ1</td>
<td>These signals indicate the size of the bus transfer requested by the microprocessor.</td>
</tr>
<tr>
<td>4-6</td>
<td>FC0-FC2</td>
<td>These signals indicate the type of cycle the microprocessor is executing.</td>
</tr>
<tr>
<td>7-8</td>
<td>DSACK0-DSACK1</td>
<td>These signals indicate the size of the bus transfer that was completed.</td>
</tr>
<tr>
<td>9</td>
<td>STERM</td>
<td>This signal indicates a port size of 32 bits and that data may be latched on the next falling edge of the CLK.</td>
</tr>
<tr>
<td>10</td>
<td>BERR</td>
<td>This signal indicates that an erroneous bus operation is being attempted.</td>
</tr>
<tr>
<td>11</td>
<td>HALT</td>
<td>This signal indicates that the microprocessor should suspend bus activity.</td>
</tr>
<tr>
<td>12</td>
<td>CBREQ</td>
<td>This signal indicates a burst request for the instruction or data cache.</td>
</tr>
<tr>
<td>13</td>
<td>CBACK</td>
<td>This signal indicates that the accessed device can operate in the burst mode.</td>
</tr>
<tr>
<td>14</td>
<td>CIIN</td>
<td>This signal indicates that the current bus transfer should not be cached.</td>
</tr>
<tr>
<td>15</td>
<td>REFILL</td>
<td>This signal indicates that the instruction pipeline has been flushed and is being refilled by the current state.</td>
</tr>
</tbody>
</table>
### 68030 STAT Label Encoding

<table>
<thead>
<tr>
<th>68030 Cycle Type</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus Grant</td>
<td>6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>User Data Write</td>
<td>0 0 1 x x 0 1</td>
</tr>
<tr>
<td>User Data Read</td>
<td>0 0 1 x x 1 1</td>
</tr>
<tr>
<td>User Program Read</td>
<td>0 1 0 x x 1 1</td>
</tr>
<tr>
<td>Supervisor Data Write</td>
<td>1 0 1 x x 0 1</td>
</tr>
<tr>
<td>Supervisor Data Read</td>
<td>1 0 1 x x 1 1</td>
</tr>
<tr>
<td>Supervisor Program Read</td>
<td>1 1 0 x x 1 1</td>
</tr>
<tr>
<td>CPU Space</td>
<td>1 1 1 x x x x</td>
</tr>
</tbody>
</table>

#### Size of Transfer Requested

<table>
<thead>
<tr>
<th>Type of Cycle</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte Transfer</td>
<td>6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>Word Transfer</td>
<td>0 1 x x 0 1</td>
</tr>
<tr>
<td>3-Byte Transfer</td>
<td>0 1 x x 1 1</td>
</tr>
<tr>
<td>Long Word Transfer</td>
<td>0 0 x x 0 1</td>
</tr>
</tbody>
</table>

#### Type of Cycle Actually Run by Memory

<table>
<thead>
<tr>
<th>Type of Cycle</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst</td>
<td>1 0 0 1 1 0 1 1</td>
</tr>
<tr>
<td>Synchronous</td>
<td>0 0 1 x x 0 1 1</td>
</tr>
<tr>
<td>Asynchronous 32-Bit Port</td>
<td>0 1 1 1 1 0 1 1</td>
</tr>
<tr>
<td>Asynchronous 16-bit Port</td>
<td>0 1 0 x x 1 1 1</td>
</tr>
<tr>
<td>Asynchronous 8-Bit Port</td>
<td>0 1 1 1 1 0 x x</td>
</tr>
<tr>
<td>Bus Error</td>
<td>0 1 1 1 1 0 x x</td>
</tr>
<tr>
<td>Halt</td>
<td>0 1 0 x x 1 x x</td>
</tr>
<tr>
<td>Retry</td>
<td>0 0 x x 1 x x</td>
</tr>
</tbody>
</table>

---

HP E2406A Motorola 68030 Analysis Probe 3-7
Logic Analyzer Symbols

The E2406A configuration software sets up symbol tables on the logic analyzer. The tables contain alphanumeric symbols which identify data patterns or ranges. Labels have been defined in the format specification menu to make triggering on specific cycles easier. The label base in the symbols menu is set to hexadecimal to conserve space in the listing menu.

### Symbols

#### 68030 Labels and Symbols

<table>
<thead>
<tr>
<th>Label</th>
<th>Symbol</th>
<th>Pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>STAT</td>
<td>DMA</td>
<td>xxxx xxxx xxxx xxx0</td>
</tr>
<tr>
<td></td>
<td>USER DATA WRITE</td>
<td>xxxx xxxx x001 xx01</td>
</tr>
<tr>
<td></td>
<td>USER DATA READ</td>
<td>xxxx xxxx x001 xx11</td>
</tr>
<tr>
<td></td>
<td>USER PRGM READ</td>
<td>xxxx xxxx x010 xx11</td>
</tr>
<tr>
<td></td>
<td>SUPR DATA WRITE</td>
<td>xxxx xxxx x101 xx01</td>
</tr>
<tr>
<td></td>
<td>SUPR DATA READ</td>
<td>xxxx xxxx x101 xx11</td>
</tr>
<tr>
<td></td>
<td>SUPR PRGM READ</td>
<td>xxxx xxxx x110 xx11</td>
</tr>
<tr>
<td></td>
<td>CPU SPACE</td>
<td>xxxx xxxx x111 xxxx</td>
</tr>
<tr>
<td></td>
<td>OPCODE FETCH</td>
<td>xxxx xxxx xx10 xx11</td>
</tr>
<tr>
<td></td>
<td>READ</td>
<td>xxxx xxxx xxxx xx11</td>
</tr>
<tr>
<td></td>
<td>WRITE</td>
<td>xxxx xxxx xxxx xxx01</td>
</tr>
<tr>
<td></td>
<td>(Blank)</td>
<td>xxxx xxxx xxxx xxxx</td>
</tr>
<tr>
<td>Label</td>
<td>Symbol</td>
<td>Pattern</td>
</tr>
<tr>
<td>-------------</td>
<td>---------------</td>
<td>---------</td>
</tr>
<tr>
<td>SIZ</td>
<td>BYTE</td>
<td>01</td>
</tr>
<tr>
<td></td>
<td>WORD</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>3 BYTE</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>LONG</td>
<td>00</td>
</tr>
<tr>
<td>CYCLE</td>
<td>BURST</td>
<td>1001 1011</td>
</tr>
<tr>
<td></td>
<td>SYNC</td>
<td>xxx1 1011</td>
</tr>
<tr>
<td></td>
<td>ASYNC 32</td>
<td>xxx1 1100</td>
</tr>
<tr>
<td></td>
<td>ASYNC 16</td>
<td>xxx1 1101</td>
</tr>
<tr>
<td></td>
<td>ASYNC 8</td>
<td>xxx1 1110</td>
</tr>
<tr>
<td></td>
<td>BUS ERR</td>
<td>xxx1 0xxx</td>
</tr>
<tr>
<td></td>
<td>HALT</td>
<td>xxx0 1xxx</td>
</tr>
<tr>
<td></td>
<td>RETRY</td>
<td>xxx0 0xxx</td>
</tr>
<tr>
<td></td>
<td>(Blank)</td>
<td>xxx xxxxxx</td>
</tr>
<tr>
<td>REQ_AK</td>
<td>BYTE_SYNC</td>
<td>01101</td>
</tr>
<tr>
<td></td>
<td>BYTE_DS32</td>
<td>10001</td>
</tr>
<tr>
<td></td>
<td>BYTE_DS16</td>
<td>10101</td>
</tr>
<tr>
<td></td>
<td>BYTE_DS8</td>
<td>11001</td>
</tr>
<tr>
<td></td>
<td>WORD_SYNC</td>
<td>01110</td>
</tr>
<tr>
<td></td>
<td>WORD_DS32</td>
<td>10010</td>
</tr>
<tr>
<td></td>
<td>WORD_DS16</td>
<td>10110</td>
</tr>
<tr>
<td></td>
<td>WORD_DS8</td>
<td>11010</td>
</tr>
<tr>
<td></td>
<td>3BYTE_SYNC</td>
<td>01111</td>
</tr>
<tr>
<td></td>
<td>3BYTE_DS32</td>
<td>10011</td>
</tr>
<tr>
<td></td>
<td>3BYTE_DS16</td>
<td>10111</td>
</tr>
<tr>
<td></td>
<td>3BYTE_DS8</td>
<td>11011</td>
</tr>
<tr>
<td></td>
<td>LONG_SYNC</td>
<td>01100</td>
</tr>
<tr>
<td></td>
<td>LONG_DS32</td>
<td>10000</td>
</tr>
<tr>
<td></td>
<td>LONG_DS16</td>
<td>10100</td>
</tr>
<tr>
<td></td>
<td>LONG_DS8</td>
<td>11000</td>
</tr>
<tr>
<td></td>
<td>(Blank)</td>
<td>xxx xxx</td>
</tr>
</tbody>
</table>

The symbols for the REQ_AK label allow you to quickly identify the size and type of transfer the microprocessor requested and the target system acknowledged.
The E2406A analysis probe contains two inverse assemblers: IA68030 and IA68030E. The E suffix indicates an enhanced version of the inverse assembler. The enhanced inverse assembler contains all the functions of the other inverse assembler, plus additional features. For information on the enhanced inverse assembler features, see "The enhanced inverse assembler" on page 3-18.

The configuration software checks the logic analyzer during the load process. If the logic analyzer has the appropriate software version, the configuration file loads the enhanced inverse assembler. For information on the logic analyzer operating system version requirements, refer to "Logic analyzer software version requirements" on page 1-5.

The following sections describe the features common to both inverse assemblers.
To display captured state data

The logic analyzer displays captured data in the Listing menu. The inverse assembler disassembles the captured data in a format that closely resembles the assembly source code for your processor.

Captured data is displayed as shown below. This figure shows the data for 16- and 32-bit bus cycles after disassembly.
The logic analyzers always probe the full 32-bit data bus of the 68030. There are some memory systems that occasionally use only 8 or 16 bits for memory transactions. The size of the bus cycle is indicated by the DSACK signals from memory to the microprocessor. When fewer than the full 32 bits of the data bus are used by a memory cycle, the inverse assembler marks the bits not used by the microprocessor with an "x."

The inverse assembler displays the low order bits of the actual byte address in the first column of the display.

The "#" symbol in the state listing for the E2406A refers to an immediate operand.

If your trace listing doesn't otherwise appear to be correct (capturing the same RAM address twice, for example), make sure the analysis probe hardware is configured for state analysis. The "Invasm" field will appear at the top of the Listing menu screen when the logic analyzer is configured for state analysis. See Chapter 2 to review the hardware configuration, correct it if needed, and then run the trace again.
To align the inverse assembler

The 68030 microprocessor does not provide enough status information for the inverse assemblers to pick out the first word of an opcode fetch from a series of program reads. To ensure correct disassembly, you may need to point to the 16-bit word that contains the first word of an opcode fetch. Once aligned, the inverse assembler will disassemble from this state through the end of the screen.

Use the following procedure to align the inverse assembler:

1. Select a line on the display that you know contains the first word of an opcode fetch.
2. Roll this line to the top of the display.

Do not roll the instruction to the line number field at the left center screen. In the State Listing, line 13 is the top of the display.

3. Select the appropriate field for your analyzer.
   a. For the 16600/700 series analyzers, select "Invasm," then select "Align." A pop-up menu appears with the following choices:
      - High Word
      - Low Word
   b. For the other logic analyzers, select "Invasm Options" and use the "Code Synchronization" submenu. The same choices as above are available.

4. Select the choice that identifies which word of the 32-bit long word contains the first word of the instruction fetch, then select "Align."
The listing inverse assembles from the top line down. Any data before the top of the display is left unchanged.

Rolling the display up inverse assembles the lines as they appear on the bottom of the display. If you jump to another area of the display by entering a new line number, you may need to re-align the inverse assembler by repeating steps 1 through 4.

Each time you inverse assemble a block of memory, the analyzer will keep that block in the inverse assembled condition. You can inverse assemble

---

HP E2406A Motorola 68030 Analysis Probe

3-13
several different blocks in the analyzer memory, but the activity between those blocks will not be inverse assembled.

When the 68030 microprocessor is operating in the 32-bit mode, the inverse assembler may lose synchronization due to jumps and branches to odd word addresses. A state decoded as "CP7 Illegal Instruction" or "ORI.B" may also indicate that the inverse assembler has lost synchronization. When this occurs, re-synchronize the inverse assembler by repeating steps 1 through 4.

Inverse assembler output format

The next few paragraphs describe the general output format of the inverse assembler.

Disabling the Cache Memory and MMU

If you want the code (non-burst) to be disassembled, disable the cache memory to insure proper disassembly. Refer to "Configuring the Analysis Probe and Target System" in chapter 1 for additional information.

Interpreting Data

The "#" symbol in the state listing for the E2406A refers to an immediate operand.

The pair of asterisks (**) displayed in the operand field of an instruction indicates that a byte of an expected operand was not stored in the logic analyzer memory. Four asterisks (****) indicate that one word of an expected operand was missing, and eight asterisks signify a missing long word. Missing operands (or parts of operands) can result from 68030 instruction prefetch activity, storage qualification, or leaving the MMU enabled.

Examples:

ORI.B  #**.D2  (missing byte operand)

ORI.W  #****.D1  (missing word operand)

ORI.L  #234A****.D3  (missing "lower" word of the operand)

ORI.L  #********.D3  (missing both words of the operand)
In general, asterisks indicate that expected operand fetches are not stored in the logic analyzer memory. Operand fetches may be missed when you add storage qualifications to the standard trace and format specifications.

The 68030 is capable of supporting byte, word, and long word (32-bit) operands. During operand reads and writes, entire 16-bit (word) values appear on the microprocessor data bus. In the case of single-byte operands, the inverse assembler will display "xx" for the byte of the input data that is ignored by the microprocessor. In this manner, it is possible to determine exactly which byte of data the microprocessor has used as an operand.

**Examples:**

- `ORI.B #03,D1`
  - `xx03` supr program read (microprocessor uses lower byte only)

- `ORI.W #1203,D1`
  - `1203` supr program read (microprocessor uses both bytes of the word)

When the 68030 is operating in a full 32-bit environment, there is a chance that two instructions (16 bits each) will be fetched on one bus cycle. When this happens, the instructions will be displayed on separate lines.

The 68030 microprocessor is a prefetching microprocessor. That is, it will fetch the next two instruction words while the last opcode is still being executed. When a program executes an instruction that causes a branch, the prefetched words are not used and will be discarded by the microprocessor.

The logic analyzer captures prefetches, even if they are not executed. Therefore, care must be taken when you are specifying a trigger condition or a storage qualification and the instruction of interest follows an instruction that may cause branching. An unused prefetch may generate an unwanted trigger.

Since the microprocessor may prefetch one or more long words, one technique to avoid unwanted triggering from unused prefetches is to add "8" to the trigger address. This trigger condition will only be satisfied if the branch is not taken.
Prefetch Marking -/?

The analysis probe sends all fetches to the logic analyzer. The inverse assemblers mark branches that may not have been taken with the prefix "?." Unused 68030 program fetches with the prefix "-" to indicate they were not used. Generally, the unused states were prefetched to keep the pipeline flowing before an instruction was executed that flushed the pipeline. Under some circumstances, the inverse assembler can determine which states are unused prefetches:

When instruction execution is a subset of the bus activity captured by the logic analyzer; the 68030 program cache should be disabled and the logic analyzer should not be store-qualifying out any program fetches.

When the logical addresses used on the microprocessor correspond to the physical addresses used off the microprocessor; the 68030 MMU should not be performing any address translation.

There are five categories of instructions which result in prefetch marking:

- The following instructions flush and refill the pipeline, without upsetting the orderly flow of instruction execution:

move ea, SR
movc Rn, Rc
fmove FPcr (either way)
fmovem (data or control)

- The following instructions flush the pipeline and refill it from the target address:

bra targ
bsr targ
jmp <eak>
jsr <eak>

<eak> is one of the addressing modes where the target is known:

xxxx.W
xxxxxxx.L
xxxx(PC)

- The following instructions may be somewhat ambiguous. They may or may not behave like a branch.

bcc targ
dbcc targ
Inverse assembler error messages

Any of the following list of error messages may appear during analysis of your target software. Included with each message is a brief explanation.

**Data Error**
Displayed if the trace memory could not be read properly on entry into the inverse assembler. This indicates a hardware error or inverse assembler software error.

**Illegal Opcode**
Displayed if the inverse assembler encounters an illegal instruction. Microprocessor action cannot be determined.
The enhanced inverse assembler

The enhanced inverse assemblers contain all the functions of the other inverse assembler (see previous sections), plus additional features.

The configuration software checks the logic analyzer during the load process. If the logic analyzer has the appropriate software version, the configuration file loads the enhanced inverse assembler. For information on the logic analyzer operating system version requirements, refer to "Logic analyzer software version requirements" on page 1-5.

The Invasm menu contains four functions: Load (16600/700 only), Filtering with Show/Suppress selections, Align, and Options. The following sections describe these functions.

**Load**

The Load function lets you load a different inverse assembler and apply it to the data in the Listing menu. In some cases you may have acquired raw data, in which case the Load function lets you apply an inverse assembler to that data.

**Filter**

The Filter function brings up a Show/Suppress menu. You can change the settings to specify whether the various microprocessor operations are shown or suppressed on the logic analyzer display. The following figure shows the microprocessor operations which have this option. The settings for the various operations do not affect the data which is stored by the logic analyzer, they only affect whether that data is displayed or not. The same data can be examined with different settings, for different analysis requirements.

This function allows faster analysis in two ways. First, unneeded information can be filtered out of the display. Second, particular operations can be isolated by suppressing all other operations. For example, data I/O accesses can be shown, with all other operations suppressed, allowing quick analysis of I/O accesses.

The operations which can be shown or suppressed are User/Supervisor Reads/Writes, Program Extension states, Unexecuted Prefetch instructions, Branching, Call/Return, or other instructions. The Call/Return opcodes are JSR, BSR, BKPT, TRAP, RTD, RTR, RTS, RTE, STOP, and ILLEGAL. The
Branching opcodes are BRA, Bcc, JMP, FBcc, TRAPcc, FTRAPcc, CHK, CHK2, and TRAPV.

The following figure shows the Filter menu.

If the X or O pattern markers are turned on, and the designated pattern is found in a state that has been Suppressed with display filtering, the following message will appear on the logic analyzer display: "X (or O) pattern found, but state is suppressed."
Align

Align enables the inverse assembler to re-align with the microprocessor code. In some cases the prefetch marking algorithm in the inverse assembler may lose synchronization, and unused prefetches or executed instructions may be incorrectly marked. If any of the Code Reads are suppressed, this could cause some executed instructions to be missing from the display.

To align the inverse assembler, roll the first incorrectly marked state to the top of the listing screen, then click Align.

Options

The Options menu lets you change the width of the display.
Reference

This chapter contains additional reference information including the signal mapping for the E2406A Analysis Probe.

The information in this chapter is presented in the following sections:

- Operating characteristics of the analysis probe
- Theory of operation and clocking
- Signal-to-connector mapping
- Circuit board dimensions
- Replaceable parts
Operating characteristics of the analysis probe

The following operating characteristics are not specifications, but are typical operating characteristics for the analysis probe.

Operating Characteristics

<table>
<thead>
<tr>
<th>Operating Characteristics</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Microprocessor Compatibility</strong></td>
<td>Motorola M C68030 and all microprocessors made by other manufacturers that comply with Motorola M C68030 specifications.</td>
</tr>
<tr>
<td><strong>Microprocessor Package</strong></td>
<td>128-pin PGA. 132-pin PQFP (with option 1CC adapters).</td>
</tr>
<tr>
<td><strong>Accessories Required</strong></td>
<td>Option 1CC for PQFP target systems.</td>
</tr>
<tr>
<td><strong>Probes Required</strong></td>
<td>Five pods of signals are available. All five pods are required for inverse assembly.</td>
</tr>
<tr>
<td><strong>Maximum Clock Speed</strong></td>
<td>50 MHz CLK.</td>
</tr>
<tr>
<td><strong>Power Requirements</strong></td>
<td>300 mA at +5 Vdc maximum from the logic analyzer. CAT I, Pollution degree 2.</td>
</tr>
<tr>
<td><strong>Signal Line Loading</strong></td>
<td>One FCT input plus 3 pF maximum on all lines except AS, CBREQ, CLK, REFILL, and RESET.</td>
</tr>
<tr>
<td><strong>Timing Analysis</strong></td>
<td>One TTL input plus 3 pF maximum on the AS, CBREQ, REFILL, and RESET lines.</td>
</tr>
</tbody>
</table>
### Operating Characteristics

<table>
<thead>
<tr>
<th>Microprocessor Operations Displayed</th>
<th>Burst Transfer</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>User Data Read/Write</td>
</tr>
<tr>
<td></td>
<td>User Program Read</td>
</tr>
<tr>
<td></td>
<td>Supervisor Read/Write</td>
</tr>
<tr>
<td></td>
<td>Supervisor Program Read</td>
</tr>
<tr>
<td></td>
<td>Bus Grant</td>
</tr>
<tr>
<td></td>
<td>CPU Space Accesses including:</td>
</tr>
<tr>
<td></td>
<td>Breakpoint Acknowledge</td>
</tr>
<tr>
<td></td>
<td>Access Level Control</td>
</tr>
<tr>
<td></td>
<td>Coprocessor Communication</td>
</tr>
<tr>
<td></td>
<td>Interrupt Acknowledge</td>
</tr>
</tbody>
</table>

#### Additional Capabilities

The logic analyzer captures all bus cycles, including prefetches. The 68030 microprocessor must be operating with the internal cache memory and MMU disabled for the logic analyzer to provide correct inverse assembly.

#### Environmental Temperature

<table>
<thead>
<tr>
<th></th>
<th>Operating</th>
<th>Non-operating</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Temperature</strong></td>
<td>0 to 55 degrees C (+32 to +131 degrees F)</td>
<td>-40 to +75 degrees C (-40 to +167 degrees F)</td>
</tr>
</tbody>
</table>

This product is intended for indoor use only.

#### Altitude

<table>
<thead>
<tr>
<th></th>
<th>Operating</th>
<th>Non-operating</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Altitude</strong></td>
<td>4,600 m (15,000 ft.)</td>
<td>15,300 m (50,000 ft.)</td>
</tr>
</tbody>
</table>

#### Humidity

Up to 90% noncondensing. Avoid sudden, extreme temperature changes which could cause condensation within the instrument.
Theory of operation and clocking

Interface Description

The primary function of an analysis probe is to connect the target microprocessor to the logic analyzer through the probe interface, and to perform any functions unique to that particular microprocessor. The E2406A analysis probe performs this primary function in the following ways:

- By latching and buffering the address, status, and data bus of the 68030 microprocessor so that address, status, and data can be sent to the logic analyzer at the same time.
- By generating the logic analyzer clocks from the appropriate 68030 microprocessor signals and bus conditions.

The central portion of the analysis probe circuitry is the sample flip-flops. Most of the microprocessor signals are fed directly into these flip-flops. The latches on these flip-flops are clocked with an inverted version of the microprocessor CLK.

A version of the AS signal that is delayed approximately 8 ns enables the sample latches. These latches allow a valid sample to be held at the outputs of the sample flip-flop for at least two CLK periods for non-burst transfers. For burst transfers, the valid sample is held for only one CLK period.

The synchronous signal flip-flop latches signals which are valid on the rising edge of the microprocessor CLK. The outputs of this flip-flop are latched by the sample flip-flops one-half clock period after the signals are latched into the synchronous signal flip-flop.

The L clock is a version of the AS signal that is delayed approximately 27 ns. This clock is used to clock non-burst transfers into the logic analyzer.

The K clock is generated in the burst/refill logic by a logical combination of six microprocessor signals: CLK, STERM, CBREQ, CBACK, CIIN, and BERR. This clock is used to clock burst transfers into the logic analyzer.

The BURST/REFILL logic captures the refill signal and sends it to the logic analyzer at the appropriate time.

The figure on the following page shows the block diagram of the E2406A analysis probe.
E2406A Block Diagram
Clocking
The 68030’s address strobe (AS) indicates that address, function code, size, and R/W state information is on the bus and valid. The logic analyzer uses the rising edge of AS to clock two types of information into the logic analyzer:

- All non-burst information.
- The last long word of a burst transfer.

The rising edge of AS is the rising N clock.

The first three long words of a burst transfer are clocked into the logic analyzer by a second clock (rising K clock).

Signal-to-connector mapping
The following table shows the signal-to-connector mapping.

The interconnections implemented with the E2406A are not direct interconnections. The E2406A analysis probe places digital circuitry between the microprocessor pin and the logic analyzer input.
# 68030 Signal List

<table>
<thead>
<tr>
<th>Analysis Probe Pod</th>
<th>Logic Analyzer Probe</th>
<th>68030 Pin</th>
<th>Pin Mnemonic</th>
<th>Label</th>
</tr>
</thead>
<tbody>
<tr>
<td>P4</td>
<td>0</td>
<td>A2</td>
<td>A0</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>1</td>
<td>C4</td>
<td>A1</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>2</td>
<td>D13</td>
<td>A2</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>3</td>
<td>D12</td>
<td>A3</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>4</td>
<td>C13</td>
<td>A4</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>5</td>
<td>C12</td>
<td>A5</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>6</td>
<td>D11</td>
<td>A6</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>7</td>
<td>B13</td>
<td>A7</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>8</td>
<td>B12</td>
<td>A8</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>9</td>
<td>C11</td>
<td>A9</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>10</td>
<td>A13</td>
<td>A10</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>11</td>
<td>C10</td>
<td>A11</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>12</td>
<td>B11</td>
<td>A12</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>13</td>
<td>A12</td>
<td>A13</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>14</td>
<td>B10</td>
<td>A14</td>
<td>ADDR</td>
</tr>
<tr>
<td>P4</td>
<td>15</td>
<td>A11</td>
<td>A15</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>0</td>
<td>B9</td>
<td>A16</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>1</td>
<td>A10</td>
<td>A17</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>2</td>
<td>C8</td>
<td>A18</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>3</td>
<td>A9</td>
<td>A19</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>4</td>
<td>B8</td>
<td>A20</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>5</td>
<td>A8</td>
<td>A21</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>6</td>
<td>B7</td>
<td>A22</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>7</td>
<td>A7</td>
<td>A23</td>
<td>ADDR</td>
</tr>
</tbody>
</table>
68030 Signal List (continued)

<table>
<thead>
<tr>
<th>Analysis Probe Pod</th>
<th>Logic Analyzer Probe</th>
<th>68030 Pin</th>
<th>Pin Mnemonic</th>
<th>Label</th>
</tr>
</thead>
<tbody>
<tr>
<td>P5</td>
<td>8</td>
<td>A6</td>
<td>A24</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>9</td>
<td>B6</td>
<td>A25</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>10</td>
<td>A5</td>
<td>A26</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>11</td>
<td>B5</td>
<td>A27</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>12</td>
<td>A4</td>
<td>A28</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>13</td>
<td>B4</td>
<td>A29</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>14</td>
<td>A3</td>
<td>A30</td>
<td>ADDR</td>
</tr>
<tr>
<td>P5</td>
<td>15</td>
<td>B3</td>
<td>A31</td>
<td>ADDR</td>
</tr>
<tr>
<td>P3</td>
<td>0</td>
<td>C3</td>
<td>BGACK</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>1</td>
<td>L3</td>
<td>R/W</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>2</td>
<td>L2</td>
<td>SIZ0</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>3</td>
<td>K3</td>
<td>SIZ1</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>4</td>
<td>D2</td>
<td>FC0</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>5</td>
<td>C1</td>
<td>FC1</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>6</td>
<td>D1</td>
<td>FC2</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>7</td>
<td>F1</td>
<td>DSACK0</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>8</td>
<td>G2</td>
<td>DSACK1</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>9</td>
<td>G1</td>
<td>TERM</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>10</td>
<td>H1</td>
<td>BERR</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>11</td>
<td>H2</td>
<td>HALT</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>12</td>
<td>K1</td>
<td>CBREQ</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>13</td>
<td>J1</td>
<td>CBACK</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>14</td>
<td>L1</td>
<td>CIIN</td>
<td>STAT</td>
</tr>
<tr>
<td>P3</td>
<td>15</td>
<td>J13</td>
<td>REFILL</td>
<td>STAT</td>
</tr>
<tr>
<td>Analysis Probe Pod</td>
<td>Logic Analyzer Probe</td>
<td>68030 Pin</td>
<td>Pin Mnemonic</td>
<td>Label</td>
</tr>
<tr>
<td>--------------------</td>
<td>----------------------</td>
<td>-----------</td>
<td>--------------</td>
<td>-------</td>
</tr>
<tr>
<td>P1</td>
<td>0</td>
<td>K13</td>
<td>D0</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>1</td>
<td>K12</td>
<td>D1</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>2</td>
<td>L13</td>
<td>D2</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>3</td>
<td>M13</td>
<td>D3</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>4</td>
<td>L12</td>
<td>D4</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>5</td>
<td>K11</td>
<td>D5</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>6</td>
<td>M12</td>
<td>D6</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>7</td>
<td>L11</td>
<td>D7</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>8</td>
<td>N13</td>
<td>D8</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>9</td>
<td>M11</td>
<td>D9</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>10</td>
<td>L10</td>
<td>D10</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>11</td>
<td>N12</td>
<td>D11</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>12</td>
<td>M10</td>
<td>D12</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>13</td>
<td>N11</td>
<td>D13</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>14</td>
<td>M9</td>
<td>D14</td>
<td>DATA</td>
</tr>
<tr>
<td>P1</td>
<td>15</td>
<td>N10</td>
<td>D15</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>0</td>
<td>N9</td>
<td>D16</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>1</td>
<td>M8</td>
<td>D17</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>2</td>
<td>N8</td>
<td>D18</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>3</td>
<td>N7</td>
<td>D19</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>4</td>
<td>M7</td>
<td>D20</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>5</td>
<td>N6</td>
<td>D21</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>6</td>
<td>M6</td>
<td>D22</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>7</td>
<td>N5</td>
<td>D23</td>
<td>DATA</td>
</tr>
<tr>
<td>Analysis Probe Pod</td>
<td>Logic Analyzer Probe</td>
<td>68030 Pin</td>
<td>Pin Mnemonic</td>
<td>Label</td>
</tr>
<tr>
<td>------------------</td>
<td>----------------------</td>
<td>-----------</td>
<td>--------------</td>
<td>-----------</td>
</tr>
<tr>
<td>P2</td>
<td>8</td>
<td>M5</td>
<td>D24</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>9</td>
<td>N4</td>
<td>D25</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>10</td>
<td>N3</td>
<td>D26</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>11</td>
<td>M4</td>
<td>D27</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>12</td>
<td>N2</td>
<td>D28</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>13</td>
<td>M3</td>
<td>D29</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>14</td>
<td>L4</td>
<td>D30</td>
<td>DATA</td>
</tr>
<tr>
<td>P2</td>
<td>15</td>
<td>N1</td>
<td>D31</td>
<td>DATA</td>
</tr>
<tr>
<td>P3</td>
<td>L CLK</td>
<td>J2</td>
<td>AS</td>
<td>L CLOCK</td>
</tr>
<tr>
<td>P2</td>
<td>K CLK</td>
<td>*</td>
<td>*</td>
<td>K CLOCK</td>
</tr>
</tbody>
</table>

* Derived from a logical combination of the CBREQ, CBACK, STERM, CIIN, BERR, and CLK signals.
Circuit board dimensions

The following figure gives the dimensions for the analysis probe assembly. The dimensions are listed in inches and millimeters.
Replaceable parts

The repair strategy for this analysis probe is board replacement. However, the table below lists some mechanical parts that may be replaced if they are damaged or lost. Contact your nearest Agilent Technologies Sales Office for further information on servicing the board.

Exchange assemblies are available when a repairable assembly is returned to Agilent Technologies. These assemblies have been set up on the "Exchange Assembly" program. This lets you to exchange a faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

### Replaceable Parts

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2406-69501</td>
<td>Exchange Board/Cable Assembly</td>
</tr>
<tr>
<td>E2406-68705</td>
<td>Inverse Assembler Disk Pouch</td>
</tr>
<tr>
<td>E2406-60002</td>
<td>Circuit Board/Cable Assembly</td>
</tr>
<tr>
<td>01650-63206</td>
<td>100 kOhm Termination Module</td>
</tr>
<tr>
<td>1200-1450</td>
<td>Pin Protector</td>
</tr>
</tbody>
</table>
If You Have a Problem
If You Have a Problem

Occasionally, a measurement may not give the expected results. If you encounter difficulties while making measurements, use this chapter to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions.

The information in this chapter is presented in the following sections:

- Logic analyzer problems
- Analysis probe problems
- Inverse assembler problems
- Intermodule measurement problems
- Messages
- Cleaning the instrument

If you still have difficulty after trying the suggestions in this chapter, contact your local Agilent Technologies Service Center.

CAUTION

When you are working with the analyzer, be sure to power down both the analyzer and the target system before disconnecting or connecting cables, probes, and analysis probes. Otherwise, you may damage circuitry in the analyzer, analysis probe, or target system.
Analyzer Problems

This section lists general problems that you might encounter while using the analyzer.

Intermittent data errors

This problem is usually caused by poor connections, incorrect signal levels, or marginal timing.

☐ Remove and reseat all cables and probes, ensuring that there are no bent pins on the analysis probe or poor probe connections.

☐ Adjust the threshold level of the data pod to match the logic levels in the system under test.

☐ Use an oscilloscope to check the signal integrity of the data lines.

Clock signals for the state analyzer must meet particular pulse shape and timing requirements. Data inputs for the analyzer must meet pulse shape and setup and hold time requirements.

See Also

See “Capacitive loading” in this chapter for information on other sources of intermittent data errors.

Unwanted triggers

Unwanted triggers can be caused by instructions that were fetched but not executed.

☐ Add the prefetch queue or pipeline depth to the trigger address to avoid this problem.

The logic analyzer captures prefetches, even if they are not executed. When you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching, an unused prefetch may generate an unwanted trigger.
Analyzer Problems

No activity on activity indicators

☐ Check for loose cables, board connections, and analysis probe connections.

☐ Check for bent or damaged pins on the analysis probe.

No trace list display

If there is no trace list display, it may be that your trigger specification is not correct for the data you want to capture, or that the trace memory is only partially filled.

☐ Check your trigger sequencer specification to ensure that it will capture the events of interest.

☐ Try stopping the analyzer; if the trace list is partially filled, this should display the contents of trace memory.

Analyzer won’t power up

If the logic analyzer power is powered down when it is connected to a powered-up target system, the logic analyzer may not be able to power up. Some logic analyzers are inhibited from powering up when they are connected to a target system that is already powered up.

☐ Disconnect all logic analyzer cabling from the analysis probe. This will allow the logic analyzer to power up. Reconnect logic analyzer cabling after power up.
Analysis Probe Problems

This section lists problems that you might encounter when using an analysis probe. If the solutions suggested here do not correct the problem, you may have a damaged analysis probe. Contact your local Agilent Technologies Sales Office if you need further assistance.

Target system will not boot up

If the target system will not boot up after connecting the analysis probe, the microprocessor (if socketed) or the analysis probe may not be installed properly, or they may not be making electrical contact.

☐ Ensure that you are following the correct power-on sequence for the analysis probe and target system.
   1. Power up the analyzer and analysis probe.
   2. Power up the target system.

If you power up the target system before you power up the analysis probe, interface circuitry in the analysis probe may latch up and prevent proper target system operation.

☐ Verify that the microprocessor and the analysis probe are properly rotated and aligned so that the index pin on the microprocessor (pin 1 or pin A1) matches the index pin on the analysis probe.

☐ Verify that the microprocessor and the analysis probe are securely inserted into their respective sockets.

☐ Verify that the logic analyzer cables are in the proper sockets of the analysis probe and are firmly inserted.
Erratic trace measurements

There are several general problems that can cause erratic variations in trace lists and inverse assembly failures.

☐ Do a full reset of the target system before beginning the measurement.

Some analysis probe designs require a full reset to ensure correct configuration.

☐ Ensure that your target system meets the timing requirements of the processor with the analysis probe installed.

See “Capacitive Loading” in this chapter. While analysis probe loading is slight, pin protectors, extenders, and adapters may increase it to unacceptable levels. If the target system design has close timing margins, such loading may cause incorrect processor functioning and give erratic trace results.

☐ Ensure that you have sufficient cooling for the microprocessor.

Some microprocessors generate substantial heat. This is exacerbated by the active circuitry on the analysis probe board. You should ensure that you have ambient temperature conditions and airflow that meet or exceed the requirements of the microprocessor manufacturer.

Capacitive loading

Excessive capacitive loading can degrade signals, resulting in incorrect capture by the analysis probe, or system lockup in the microprocessor. All analysis probes add additional capacitive loading, as can custom probe fixtures you design for your application.

Careful layout of your target system can minimize loading problems and result in better margins for your design. This is especially important for systems that are running at frequencies greater than 50 MHz.

☐ Remove as many pin protectors, extenders, and adapters as possible.

☐ If multiple analysis probe solutions are available, use one with lower capacitive loading.
Inverse Assembler Problems

This section lists problems that you might encounter while using the inverse assembler.

When you obtain incorrect inverse assembly results, it may be unclear whether the problem is in the analysis probe or in your target system. If you follow the suggestions in this section to ensure that you are using the analysis probe and inverse assembler correctly, you can proceed with confidence in debugging your target system.

No inverse assembly or incorrect inverse assembly

This problem may be due to incorrect alignment, modified configuration files, incorrect connections, or a hardware problem in the target system. A locked status line can cause incorrect or incomplete inverse assembly.

☐ Ensure that each logic analyzer pod is connected to the correct analysis probe connector.

There is not always a one-to-one correspondence between analyzer pod numbers and analysis probe cable numbers. Microprocessor interfaces must supply address (ADDR), data (DATA), and status (STAT) information to the analyzer in a predefined order. The cable connections for each analysis probe are often altered to support that need. Thus, one analysis probe might require that you connect cable 2 to analyzer pod 2, while another will require you to connect cable 5 to analyzer pod 2. See Chapter 2 for connection information.

☐ Check the activity indicators for status lines locked in a high or low state.

☐ Verify that the STAT, DATA, and ADDR format labels have not been modified from their default values.

These labels must remain as they are configured by the configuration file. Do not change the names of these labels or the bit assignments within the labels. Some analysis probes also require other data labels. See Chapter 3 for more information.
Inverse Assembler Problems

Inverse assembler will not load or run

☐ Verify that all microprocessor caches and memory managers have been disabled.

In most cases, if the microprocessor caches and memory managers remain enabled you should still get inverse assembly. It may be incorrect because a portion of the execution trace was not visible to the logic analyzer.

☐ Verify that storage qualification has not excluded storage of all the needed opcodes and operands.

Inverse assembler will not load or run

You need to ensure that you have the correct system software loaded on your analyzer.

☐ For the 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD ROM. Re-install the Processor Support Package for this product, then try loading the configuration file again.

☐ For other logic analyzers, ensure that the inverse assembler is on the same disk as the configuration files you are loading.

Configuration files for the state analyzer contain a pointer to the name of the corresponding inverse assembler. If you delete the inverse assembler, rename it, or use the File Manager Copy command to copy it to the 16600/700 logic analysis systems, the configuration process will fail to load the inverse assembler.

See Chapter 3 for details.
Intermodule Measurement Problems

Some problems occur only when you are trying to make a measurement involving multiple modules.

An event wasn’t captured by one of the modules

If you are trying to capture an event that occurs very shortly after the event that arms one of the measurement modules, it may be missed due to internal analyzer delays. For example, suppose you set the oscilloscope to trigger upon receiving a trigger signal from the logic analyzer because you are trying to capture a pulse that occurs right after the analyzer’s trigger state. If the pulse occurs too soon after the analyzer’s trigger state, the oscilloscope will miss the pulse.

☐ Adjust the skew in the Intermodule menu.

You may be able to specify a skew value that enables the event to be captured.

☐ Change the trigger specification for modules upstream of the one with the problem.

If you are using a logic analyzer to trigger the scope, try specifying a trigger condition one state before the one you are using. This may be more difficult than working with the skew because the prior state may occur more often and may not always be related to the event you are trying to capture with the oscilloscope.
This section lists some of the messages that the analyzer displays when it encounters a problem.

"... Enhanced Inverse Assembler Not Found"

This error only occurs on the 16600/700 logic analysis systems. This error occurs if you rename or delete the enhanced inverse assembler file that is attached to the configuration file, or if you do not properly install the inverse assembler file on the hard disk. Ensure that the inverse assembler file is not renamed or deleted. If you use the File Manager Copy command to copy an inverse assembler to the 16600/700 logic analysis systems, the enhanced inverse assembler will not load. Use the Install procedures listed on the jacket of the CD ROM to install the files for this product.

"... Inverse Assembler Not Found"

This error occurs if you rename or delete the inverse assembler file that is attached to the configuration file. Ensure that the inverse assembler file is not renamed or deleted.

For the 16600/700 logic analysis systems, the inverse assembler must be installed on the hard drive using the procedures listed on the jacket for the CD ROM.

For other logic analyzers, if you have copied the files to the logic analyzer hard disk, ensure that the inverse assembler is located in the same directory as the configuration file.

"... Does Not Appear to be an Inverse Assembler File"

This error occurs if the inverse assembler file requested by the configuration file is not a valid inverse assembler. Use the Install procedures listed on the jacket of the CD ROM to re-install the files for this product.
“Measurement Initialization Error”

This error occurs when you have installed the cables incorrectly on logic analysis cards. The following diagrams show the correct cable connections for one-card and two-card 16550A installations. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.

See Also

The 16550A 100-MHz State/500-MHz Timing Logic Analyzer Service Guide.
The following diagrams show the correct cable connections for one-card, two-card, and three-card installations on 16554A, 16555A/D, and 16556A/D logic analysis cards. Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.
Cable Connections for Two-Card 16554/55/56 Installations

Cable Connections for Three-Card 16554/55/56 Installations

See Also

The 16554A 70-MHz State/250-MHz Timing Logic Analyzer Service Guide.

The 16555A 110-MHz State/250-MHz Timing Logic Analyzer Service Guide.

The 16556A 100-MHz State/400-MHz Timing Logic Analyzer Service Guide.
“No Configuration File Loaded”

This is usually caused by trying to load a configuration file for one type of module/system into a different type of module/system.

- Verify that the appropriate module has been selected from the Load [module] from File [filename] in the 16500A/B/C disk operation menu. Selecting Load [All] will cause incorrect operation when loading most analysis probe configuration files.

See Also

Chapter 2 describes how to load configuration files.

“Selected File is Incompatible”

This occurs when you try to load a configuration file for the wrong module. Ensure that you are loading the appropriate configuration file for your logic analyzer.

“Slow or Missing Clock”

- This error message might occur if the logic analyzer cards are not firmly seated in the logic analysis system mainframe. Ensure that the cards are firmly seated.

- This error might occur if the target system is not running properly. Ensure that the target system is on and operating properly.

- If the error message persists, check that the logic analyzer pods are connected to the proper connectors on the analysis probe. See Chapter 2 to determine the proper connections.
“Time from Arm Greater Than 41.93 ms”

The state/timing analyzers have a counter to keep track of the time from when an analyzer is armed to when it triggers. The width and clock rate of this counter allow it to count for up to 41.93 ms before it overflows. Once the counter has overflowed, the system does not have the data it needs to calculate the time between module triggers. The system must know this time to be able to display data from multiple modules on a single screen.

“Waiting for Trigger”

If a trigger pattern is specified, this message indicates that the specified trigger pattern has not occurred. Verify that the triggering pattern is correctly set.

- When analyzing microprocessors that fetch only from word-aligned addresses, if the trigger condition is set to look for an opcode fetch at an address not corresponding to a word boundary, the trigger will never be found.
If this instrument requires cleaning, disconnect it from all power sources and clean it with a mild detergent and water. Make sure the instrument is completely dry before reconnecting it to a power source.
Glossary

**Analysis Probe**  A probe connected to the target microprocessor. It provides an interface between the signals of the target microprocessor and the inputs of the logic analyzer.

**Connector Board**  A board whose only function is to provide connections from one location to another. One or more connector boards might be stacked to raise a probe above a target microprocessor to avoid mechanical contact with other components installed close to the target microprocessor.

**Elastomeric Probe Adapter**  A connector that is fastened on top of a target microprocessor using a retainer and knurled nut. The conductive elastomer on the bottom of the probe adapter makes contact with pins of the target microprocessor and delivers their signals to connection points on top of the probe adapter.

**Emulation Module**  An emulation module is installed within the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Probe.

**Emulation Probe**  An emulation probe is a stand-alone instrument connected to the mainframe of a logic analyzer. It provides run control within an emulation and analysis test setup. See Emulation Module.

**Flexible Adapter**  Two connection devices coupled with a flexible cable. Used for connecting probing hardware on the target microprocessor to the analysis probe.

**General-purpose Flexible Adapter**  A cable assembly that connects the signals from an elastomeric probe adapter to an analysis probe. Normally, a male-to-male header or transition board makes the connections from the general-purpose flexible adapter to the analysis probe.

**High-Density Adapter Cable**  A cable assembly that delivers signals from an analysis probe hardware interface to the logic analyzer pod cables. A high-density adapter cable has a single Mictor connector that is installed into the analysis probe, and two cables that are connected to corresponding odd and even logic analyzer pod cables.

**High Density Termination Adapter Cable**  Same as a High Density Adapter Cable, except it has a termination in the Mictor connector.
**Jumper**  Moveable direct electrical connection between two points.

**Mainframe Logic Analyzer**  A logic analyzer that resides on one or more board assemblies installed in an 16500B/C, 1660xA, or 16700A mainframe.

**Male-to-male Header**  A board assembly that makes point-to-point connections between the female pins of a flexible adapter or transition board and the female pins of an analysis probe.

**Preprocessor Interface**  See Analysis Probe.

**Preprocessor Probe**  See Analysis Probe.

**Probes adapter**  See Elastomeric Probe Adapter.

**Processor Probe**  See Emulation Probe and Emulation Module.

**Prototype Analyzer**  The 16505A prototype analyzer acts as an analysis and display processor for the 16500B/C logic analysis system. It provides a windowed interface and powerful analysis capabilities.

**Setup Assistant**  A software program that guides you through the process of connecting and configuring an analysis probe and logic analyzer to make measurements on a specific microprocessor.

**Shunt Connector.**  See Jumper.

**Stand-alone Logic Analyzer**  A stand-alone logic analyzer has a pre-defined set of hardware components which provide a specific set of capabilities. It is designed to perform logic analysis. A stand-alone logic analyzer differs from a mainframe logic analyzer in that it does not offer card slots for installation of additional capabilities, and its specifications are not modified based upon selection from a set of optional hardware boards that might be installed within its frame.

**Transition Board**  A board assembly that obtains signals connected to one side and re-arranges them in a different order for delivery at the other side of the board.

**1/4-Flexible Adapter**  An adapter that obtains one-quarter of the signals from an elastomeric probe adapter (one side of a target microprocessor) and makes them available for probing.
Index

1661 series connections, 2–19
1670 series connections, 2–20
1671 series connections, 2–21
16600 and 16700 series, 1–3
loading configuration files, 2–25
software version requirements, 1–5
supported, 1–4
troubleshooting, 5–3

M
Measurement Initialization Error, 5–11
measurements
equipment required, 1–8
microprocessor
removal, 2–6
microprocessors supported, ii
MMUDIS jumper, 2–24
modes of operation, 3–3

N
No Configuration File Loaded, 5–14

O
online configuration help, 1–3
operating characteristics, 4–3
Options menu, 3–20

P
parts ordering, 4–13
PGA target systems, 2–6
pin A1 position, 2–6
pin protector
description, 2–6
part number, 4–13
removal, 2–6
pod locations, 2–11
power on/power off sequence, 2–4
power troubleshooting, 5–4
PQFP target systems, 2–8
prefetches, 3–4, 5–3
unexecuted, 3–4

R
repair strategy, 4–13
replaceable parts, 4–13

S
Selected File is Incompatible, 5–14
Setup Assistant, 1–3
Show/Suppress menu, 3–18
Slow or Missing Clock, 5–14
software requirements, 1–5
STAT
coding, 3–6
label, 3–6
modifying, 3–4, 5–7
State-per-transfer
mode of operation, 3–3
status bits, 3–6
status encoding, 3–6
storage qualification, 3–4
symbols table, 3–8

T
target system
PGA connections, 2–6
power sequence, 2–4
PQFP connections, 2–8
will not boot, 5–5
termination adapters, 2–12
Time from Arm Greater Than 41.93 ms, 5–15
Timing
coding, 3–3
displaying timing data, 3–3
mode of operation, 3–3
Trace specification, 5–4, 5–6
Trigger specification, 3–4
triggering, 5–3
triggers, 3–4
troubleshooting, 5–2

U
unexecuted prefetches, 3–16, 5–3
unwanted triggers, 3–4
User's Guide overview, iv

W
Waiting for Trigger, 5–15
Waveform menu, 3–3

X
X (or O) pattern found..., 3–19
x symbol, 3–12

Index-2
**Document Warranty**
The information contained in this document is subject to change without notice.

**Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose.**
Agilent Technologies shall not be liable for errors contained herein or for damages in connection with the furnishing, performance, or use of this material.

**Safety**
This apparatus has been designed and tested in accordance with International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this user's guide must be heeded. In addition, note the external markings on the product that are described under "Safety Symbols."

**Safety Symbols**

⚠️ Instruction manual symbol: the product is marked with this symbol when it is necessary for you to refer to the instruction manual in order to protect against damage to the product.

⚡ Hazardous voltage symbol.

接地标识：用于指示与接地公共连接的电路。

**WARNING**
The Warning sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in personal injury. Do not proceed beyond a Warning sign until the indicated conditions are fully understood and met.

**CAUTION**
The Caution sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a Caution symbol until the indicated conditions are fully understood or met.
Product Warranty
This Agilent Technologies product has a warranty against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Agilent Technologies Company will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Agilent Technologies.

For products returned to Agilent Technologies for warranty service, the Buyer shall prepay shipping charges to Agilent Technologies and Agilent Technologies shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Agilent Technologies from another country.

Agilent Technologies warrants that its software and firmware designated by Agilent Technologies for use with an instrument will execute its programming instructions when properly installed on that instrument. Agilent Technologies does not warrant that the operation of the instrument software, or firmware will be uninterrupted or error free.

Limitation of Warranty
The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

No other warranty is expressed or implied. Agilent Technologies specifically disclaims the implied warranties of merchantability or fitness for a particular purpose.

Exclusive Remedies
The remedies provided herein are the buyer's sole and exclusive remedies. Agilent Technologies shall not be liable for any direct, indirect, special, incidental, or consequential damages, whether based on contract, tort, or any other legal theory.

Assistance
Product maintenance agreements and other customer assistance agreements are available for Agilent Technologies products.

For any assistance, contact your nearest Agilent Technologies Sales Office.

Certification
Agilent Technologies Company certifies that this product met its published specifications at the time of shipment from the factory. Agilent Technologies further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology, to the extent allowed by the Institute's calibration facility, and to the calibration facilities of other International Standards Organization members.

About this edition
This is the Agilent Technologies E2406A Analysis Probe for Motorola 68030 User's Guide.

Publication number E2406-97004, June 2001
Printed in USA.

Print history is as follows:
E2406-97003, Sept. 2001
E2406-97002, March 1998
E2406-97001, March 1997
E2406-97000, August 1993

New editions are complete revisions of the manual. Many product updates do not require manual changes; and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual updates.

About this edition
This is the Agilent Technologies E2406A Analysis Probe for Motorola 68030 User's Guide.

Publication number E2406-97004, June 2001
Printed in USA.

Print history is as follows:
E2406-97003, Sept. 2001
E2406-97002, March 1998
E2406-97001, March 1997
E2406-97000, August 1993

New editions are complete revisions of the manual. Many product updates do not require manual changes; and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual updates.