HP 10312D
Intel 80286 Preprocessor
for the HP 1650A and HP 16510A Logic Analyzers

Operating Manual
New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The dates on the title page change only when a new edition is published.

A software code may be printed before the date; this indicates the version of the software product at the time the manual or update was issued. Many product updates and fixes do not require manual changes and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one to one correspondence between product updates and manual updates.

Edition 1                      February 1989                        10312-90911
List of Effective Pages

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. If an update is incorporated when a new edition of the manual is printed, the change dates are removed from the bottom of the pages and the new edition date is listed in the Printing History and on the title page.

<table>
<thead>
<tr>
<th>Pages</th>
<th>Effective Date</th>
</tr>
</thead>
</table>

This Hewlett-Packard product has a warranty against defects in material and workmanship for a period of 1 year from date of shipment. During warranty period, Hewlett-Packard Company will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Hewlett-Packard. However, warranty service for products installed by Hewlett-Packard and certain other products designated by Hewlett-Packard will be performed at Buyer’s facility at no charge within the Hewlett-Packard service travel area. Outside Hewlett-Packard service travel areas, warranty service will be performed at Buyer’s facility only upon Hewlett-Packard’s prior agreement and Buyer shall pay Hewlett-Packard’s round trip travel expenses.

For products returned to Hewlett-Packard for warranty service, the Buyer shall prepay shipping charges to Hewlett-Packard and Hewlett-Packard shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Hewlett-Packard from another country.

Hewlett-Packard warrants that its software and firmware designated by Hewlett-Packard for use with an instrument will execute its programming instructions when properly installed on that instrument.

Hewlett-Packard does not warrant that the operation of the instrument, software, or firmware will be uninterrupted or error-free.
Limitation of Warranty

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HEWLETT-PACKARD SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Exclusive Remedies

THE REMEDIES PROVIDED HEREIN ARE BUYER’S SOLE AND EXCLUSIVE REMEDIES. HEWLETT-PACKARD SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

Assistance

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For assistance, contact your nearest Hewlett-Packard Sales and Service Office.

Certification

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau’s calibration facility, and to the calibration facilities of other International Standards Organization members.

Safety

This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this operating manual must be heeded.
Table of Contents

Chapter 1: Analyzing the Intel 80286
1-1 Introduction
1-2 Installation Overview
1-3 Equipment Supplied
1-3 Equipment Required
1-4 Installing the HP 10312D in the HP 10269C
1-6 Connecting to the Target System
1-7 Installing the Interface Cable in a PGA Socket Assembly.
1-9 Installing the Interface Cable in an LCC Socket Assembly.
1-12 Connecting to the HP 10269C
1-12 Setting Up the Analyzer from the Disc
1-13 Format Specification
1-14 Symbols
1-15 Slow Clock
1-16 Listing Menu
1-17 The 80286 Inverse Assembler
1-18 Interpreting Data
1-22 Coprocessor Support
1-22 Instruction Decoding
1-22 Status Encoding

Chapter 2: General Information
2-1 Interface Module Specifications
2-3 Interface Description
2-4 Interface Requirements
2-4 Testing and Troubleshooting
Introduction

The HP 10312D Preprocessor Interface Module, when installed in the HP 10269C General Purpose Probe Interface, provides a complete interface between an 80286 target system and the HP 1650A or HP 16510A Logic Analyzer. The interface module connects the signals from the 80286 target microprocessor to the logic analyzer inputs and generates all status and clock signals required by the software for inverse assembly of the 80286 instruction set.

The 80286 Interface Module operates in the bus mode. In the bus mode, all bus cycles, including prefetches, are sent to the logic analyzer as they occur. All coprocessor (80287) cycles on the local bus will also be captured.

The 80286 configuration software on the flexible disc sets up the format specification of the logic analyzer for compatibility with the 80286 microprocessor. It also loads the inverse assembler routine for obtaining displays of 80286 data in assembly language mnemonics. The interface module specifications are given in chapter 2.
Installation Overview

1. Install the 80286 Preprocessor (HP 10312D) into the HP 10269C Probe Interface (see page 1-4).

2. Connect the 80286 preprocessor cable to the target system (see page 1-6).

3. Plug the logic analyzer probes into the probe interface as follows:

<table>
<thead>
<tr>
<th>HP 1650A and 16510A Pod</th>
<th>(into)</th>
<th>HP 10269C Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

4. Load the logic analyzer configuration and inverse assembler by loading the file C80286_I from the inverse assembler disc (see page 1-12).
Equipment Supplied

The HP 10312D Preprocessor and Inverse Assembler consists of the following:

- The preprocessor hardware, which includes the interface circuit card and cable assembly;
- The inverse assembly software on a 3.5-inch disc; and
- This operating manual.

Equipment Required

The minimum hardware for state analysis of a 80286 target system consists of the following:

- An HP 1650A or HP 16510A Logic Analyzer;
- The HP 10269C General Purpose Probe Interface, which connects the preprocessor to the logic analyzer; and
- The 80286 Preprocessor and Inverse Assembler (HP 10312D).
Installing the HP 10312D in the HP 10269C

The HP 10269C routes the signals from the HP 10312D Preprocessor and provides the correct mechanical connections for the logic analyzer probes. To install the HP 10312D to the HP 10269C:

1. Install the HP 10312D Interface Module Card on the underside of the HP 10269C General Purpose Probe Interface Pod (see figure 1-1).

2. Insert the metal tabs of the interface card in the slots of the pod.

3. Connect the two pod internal cables to the interface card.

4. Gently fold the interface card into the pod and fasten the cable end of the interface card to the pod with the two captive screws on the interface card.

**CAUTION**

To prevent equipment damage, be sure to remove power from both the logic analyzer and the target system whenever the interface module or microprocessor is being connected or disconnected.
Figure 1-1. Installing the HP 10312D in the HP 10269C
Connecting to the Target System

The interface cable microprocessor connector will connect directly to a PGA socket on the target system or, with the adapter supplied, connect to an LCC style socket.

CAUTION

PROTECT AGAINST STATIC DISCHARGE

The interface module contains devices that are susceptible to damage by Electrostatic Discharge (ESD). Therefore, precautionary measures should be taken before handling the microprocessor connector attached to the end of the interface cable in order to avoid damaging the internal components of the interface module with static electricity.

Do not install the microprocessor connector of the interface module in the target microprocessor socket when power is applied to the target system. The interface module may be damaged if power is not removed from the target system prior to installation.
To connect the microprocessor connector to the target system:

1. Remove the 80286 microprocessor from the target system microprocessor socket.

2. Store the microprocessor in a protected environment.

3. Place the interface connector (see figure 1-2), attached to the end of the cable from the interface module, in the target system microprocessor socket.

**CAUTION**

Take care to align the interface connector with the target system socket so that all microprocessor contacts are making contact. Also, take care to note the position of pin 1 on both the connector and socket prior to inserting the connector in the socket.

**Note**

If necessary, the socket protectors may be removed from the top and bottom of the interface connector to reduce capacitance or to improve clearance by providing a lower profile. Their removal, however, increases the risk of damaging a pin or trace on the interface connector, so remove the connectors only when absolutely necessary.
4. Place the microprocessor in the socket pins on top of the interface connector.

**Note**

*For easier installation and removal of the microprocessor chip, first install a 68-pin 11-by-11 ZIF socket in the socket pins on top of the interface connector. Then install the microprocessor chip in the ZIF socket.*

![Diagram of installing the interface cable in the PGA socket](image-url)
Installing the Interface Cable in an LCC Socket Assembly.

The LCC adapter supplied with the interface is designed to plug into an IDT 3M Textool socket assembly (part no. 268-5400-52) or equivalent socket assembly.

To connect the microprocessor connector to the target system LCC socket assembly:

1. Remove the 80286 microprocessor from the target system microprocessor socket.

2. Store the microprocessor in a protected environment.

3. Place the LCC adapter in the target system microprocessor socket (see figure 1-3).

   **CAUTION**

   *Take care to align the interface connector with the adapter and the adapter with the target system socket so that all microprocessor contacts are making contact. Also, take care to note the position of pin 1 on the interface connector, LCC adapter, and target system socket prior to connecting them.*

4. Install the U-shaped IC retainer on top of the bottom board of the LCC adapter and secure it by swinging the swivel lock up and over the end of the U-shaped IC retainer.
5. Place the interface connector, attached to the end of the cable from the interface module, in the LCC adapter socket.

6. Place a PGA style 80286 microprocessor on top of the interface cable connector.

**Note**

*If a PGA style 80286 microprocessor chip is unavailable, an LCC style device can be installed by first installing the LCC socket, supplied with the HP 10312D, in the top of the interface connector. If the plastic orientation indicator pin isn't already cut off of the LCC socket (part no. 1200-1138), cut it off so that the LCC socket can be flush mounted on the top of the connector. Then install the LCC style 80286 microprocessor in the LCC socket. Install the heatsink, supplied with the HP 10312D, in place of the U-shaped IC retainer that goes on top of the microprocessor. The additional socket adds capacitance to the circuit, but shouldn't affect the performance of the microprocessor chip.*
Figure 1-3. Installing the Interface Cable in an LCC Socket
Connecting to the HP 10269C

Connect the HP 1650A or HP 16510A Logic Analyzer pods to the HP 10269C General Purpose Probe Interface as follows:

<table>
<thead>
<tr>
<th>HP 1650A and 16510A Pod</th>
<th>(into)</th>
<th>HP 10269C Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

Setting Up the Analyzer from the Disc

The logic analyzer can be configured for 80286 analysis by loading the appropriate configuration file from the flexible disc. Loading this file will also load the inverse assembler file. To load the configuration and inverse assembler:

1. Install the flexible disc labeled "80286 Inverse Assembler for use with: HP 1650A and HP 16510A" in the front disc drive of the logic analyzer.

2. Select one of the following menus:
   - For the HP 1650A, select the I/O Disc Operations menu;
   - For the HP 16510A, select the System Front Disc menu.

3. Configure the menu to "Load" the analyzer from the file "C80286_I."

4. Execute the load operation to load the file into the HP 1650A or HP 16510A Logic Analyzer.
The 80286 Inverse Assembler file contains predefined format specifications (see figure 1-4). These format specifications include all labels for monitoring the 80286 microprocessor and any coprocessors connected directly to the microprocessor.

Note

The Clock Period field in figure 1-4 should remain in the current selection (> 60 ns) for proper HP 10312D operation. For more information on the Clock Period field, refer to the reference manual for your logic analyzer.
Symbols

The Symbol Table of the format specification menu is set up with names to identify values of the status label (see figure 1-5).

Additional labels have been defined in the format specification to make triggering on specific 80286 cycles easier. Labels that may be of interest are:

- The "SIZE" label which indicates the size of the transfer on the DATA bus (byte or word transfer) and which byte of a byte transfer is valid.

- The "HALT" label which differentiates between a halt cycle caused by executing the HALT instruction and a shutdown cycle caused by an execution while attempting to process a double fault exception.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Label</th>
<th>Base</th>
<th>Binary</th>
<th>Symol view size</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERRUPT ACK</td>
<td>Pattern</td>
<td>XX000XX0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HALT/SHUTDOWN</td>
<td>Pattern</td>
<td>XX010XX0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEMORY READ</td>
<td>Pattern</td>
<td>XX011XX0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEMORY WRITE</td>
<td>Pattern</td>
<td>XX010XX1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O READ</td>
<td>Pattern</td>
<td>XX101XX0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O WRITE</td>
<td>Pattern</td>
<td>XX100XX1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPCODE FETCH</td>
<td>Pattern</td>
<td>XX111XX0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1-5. Symbol Table for the 80286
Slow Clock

If you have the interface module hooked up and running and observe a slow clock or no activity from the interface board, the +5 V supply coming from the analyzer may not be getting to the interface board.

To check the +5 V supply coming from the analyzer, disconnect one of the logic analyzer cables from the HP 10269C and measure across pins 1 and 2 or pins 39 and 40 (see figure 1-6).

- If +5 V isn't observed across these pins, check the internal preprocessor fuse on the HP 1650A or HP 16510A Logic Analyzer. For information on checking this fuse, refer to the HP 1650A or HP 16510A service manuals.

- If +5 V is observed across these pins and you feel confident that the +5 V is getting to the interface module, contact your nearest Hewlett-Packard Sales/Service Office for information on servicing the board.

Figure 1-6. Pinout for the Logic Analyzer Cable
Captured data is displayed as shown in figure 1-7. The inverse assembler is constructed so the mnemonic output closely resembles the actual assembly source code.

<table>
<thead>
<tr>
<th>Label</th>
<th>ADDR</th>
<th>B0286 Mnemonic</th>
<th>STA</th>
</tr>
</thead>
<tbody>
<tr>
<td>+0000</td>
<td>FFFFFFFF0</td>
<td>JMP fp FE05B</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0001</td>
<td>FFFFFFFF2</td>
<td>0000 code fetch</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0002</td>
<td>FFFFFFFF4</td>
<td>XOR [BX][SI],BH</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0003</td>
<td>FFFFFFFF6</td>
<td>DAS</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0004</td>
<td>FFFFFFFF8</td>
<td>OR [BP][SI],SI</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0005</td>
<td>OFE05B</td>
<td>JMP np 009BF</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0006</td>
<td>OFE05C</td>
<td>2961 code fetch</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0007</td>
<td>OFE05E</td>
<td>OR AX,#410A</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0008</td>
<td>OFE060</td>
<td>INSB</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0009</td>
<td>OF09BF</td>
<td>MOV AH,#00</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0010</td>
<td>OF09C0</td>
<td>IN AL,#64</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0011</td>
<td>OF09C2</td>
<td>TEST AL,#04</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0012</td>
<td>OF09C4</td>
<td>JE/Z F0902</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0013</td>
<td>OF09C6</td>
<td>MDV AL,#0F</td>
<td>opcode FETC</td>
</tr>
<tr>
<td>+0014</td>
<td>000064</td>
<td>xx00 i/o read</td>
<td>I/O READ</td>
</tr>
<tr>
<td>+0015</td>
<td>OF09CB</td>
<td>OUT #70,AL</td>
<td>opcode FETC</td>
</tr>
</tbody>
</table>

Figure 1-7. Listing Menu for the 80286
The 80286 Inverse Assembler

The 80286 inverse assembler has been designed to support the 80286 microprocessor with or without coprocessors. The following paragraphs explain the operation of the inverse assembler and the results you can expect in certain situations.

The 80286 can fetch instructions up to two bytes (16 bits) wide in a single bus cycle. However, the microprocessor does not provide enough status information to discriminate between the first code fetch cycle of an instruction and subsequent code fetch cycles. You must point to the state that contains the first byte of an instruction fetch. Once synchronized, the inverse assembler will disassemble from this state through the end of the screen.

To do this:

1. Select a line on the display that you know is the first state of a code fetch.

2. Roll this line to the top of the listing.

3. Select the "Invasm" field at the top of the display. The listing will inverse assemble from the top line down. Any data before this screen is left unchanged.

Rolling the screen up will inverse assemble the lines as they appear on the bottom of the screen. If you jump to another area of the screen by entering a new line number, you must re-synchronize the inverse assembler by repeating steps 1 through 3.

Note

Each time you inverse assemble a block of memory, the analyzer will keep that block in the inverse assembled condition. You can inverse assemble several different blocks in the analyzer memory, but the activity between those blocks will not be inverse assembled.

Analyzing the Intel 80286

1-17
Interpreting Data

Unless followed by a lower-case letter, all numeric output from the inverse assembler is in hexadecimal format. A lower-case "o" following a numeric value indicates an octal representation (the ESC instruction for example). Decimal values are indicated by a lower-case "d" (as in the INT instruction).

Two instructions may be displayed for a single analyzer state because the 80286 fetches a word with two instruction bytes from program memory. If the least significant byte of this word contains a single-byte instruction, the next sequential instruction begins in the upper byte. In this case, the two instructions displayed on a single line are separated by the delete symbol (\[\]). Since instructions may begin in either the lower or upper byte, the last byte of a multiple-byte instruction may also occur in the lower byte, with a second instruction beginning in the upper byte. In this instance, the delete symbol is displayed in the left-most position of the mnemonic display field. Thus, the following definition: Any instruction appearing to the right of the delete symbol begins in the upper byte of the fetched word.

Examples:

PUSH DX [ADC BX,DX] (PUSH occupies the lower byte; ADC begins in the upper byte.)

[CMP AX, #53E6] (An instruction shown on a previous line uses the lower byte; CMP begins in the upper byte.)

JO OFLOW_CTL (JO begins in the lower byte and uses the upper byte as well.)

Asterisks (*) in the inverse assembler output indicate a portion (or portions) of an instruction was not captured by the analyzer. Missing opcodes occur frequently and are primarily due to microprocessor prefetch activity. Storage qualification, or the use of storage windows, can also lead to such occurrences.
The 80286 microprocessor can perform word transfers as well as byte transfers between microprocessor registers and memory. Furthermore, byte transfers may occur on either the upper eight bits or the lower eight bits of the 16-bit data bus. The inverse assembler makes a distinction between these conditions by displaying "xx" (don't care) for the byte of the transfer that was ignored by the microprocessor. In this way, it is possible to determine exactly which byte was used by the microprocessor:

28B3 memory write (word transfer)
xxB3 memory write (byte transfer on lower 8 bits)
28xx memory write (byte transfer on upper 8 bits)

The 80286 instruction set contains four groups of instructions defining the instruction type in the second opcode, rather than in the first. In this case, if the second opcode is not stored in analyzer memory, only the group where an instruction resides can be determined. Therefore, the group name, rather than an instruction mnemonic, is displayed in the mnemonic display field. These group names are defined as follows:

• Immed - Contains the following instructions when used with immediate source operands:

ADD 
OR 
ADC 
SBB 
AND 
SUB 
XOR 
CMP

• Shift - Contains the following logical and arithmetic shifts and rotates:

ROL 
ROR 
RCL 
RCR 
SHL/SAL 
SHR 
SAR
• Grp_1 - Contains the following instructions:

- TEST
- NOT
- NEG
- MUL
- IMUL
- DIV
- IDIV

Note: The TEST instruction is included only when the instruction concerns an immediate source operand.

• Grp_2 - Contains the following three groups of instructions:

- INC
- DEC
- CALL
- JMP
- PUSH

when the instruction concerns memory operands on 8-bit registers

indirect operand

when the instruction concerns 16-bit memory operands

• 2-byte - Contains the following instructions or groups of instructions:

- LAR
- LSL
- CLTS
- 2 byte Grp1 (see below)
- 2 byte Grp2 (see below)
The 80286 instruction set contains two groups of instructions where the instruction type is defined in the third byte. In this case, if the third byte is not stored in analyzer memory, only the group where an instruction resides can be determined. Therefore, the group name, rather than an instruction mnemonic, is displayed in the mnemonic display field. These groups are defined as follows:

- **2 byte Grp1** - Contains the following instructions:

  - SLDT
  - STR
  - LLDT
  - LTR
  - VERR
  - VERW

- **2 byte Grp2** - Contains the following instructions:

  - SGDT
  - SIDT
  - SMSW
  - LGDT
  - LIDT
  - LMSW

Listed below are several abbreviations for normal programming syntax that have been adopted to reduce the width of the inverse assembler display field.

- **dwp** - DWORD PTR
- **wp** - WORD PTR
- **bp** - BYTE PTR
- **fp** - FAR PTR
- **np** - NEAR PTR
- **s** - SHORT

Note that these symbols are displayed only if the operation size cannot be determined from the instruction itself.

To further reduce the field width of the inverse assembler, LOCK and REPeat prefixes appear on the line before the instruction to which they apply.
Physical, rather than logical addresses, are used to perform symbolic address mapping. Most instructions, however, specify a 16-bit intrasegment offset and may indicate a segment different from the default segment for that particular instruction. Since the physical address cannot be determined from this information alone, the inverse assembler must attempt to locate the resulting bus cycle so that the physical address may be obtained. If a bus cycle of the type indicated by the initiating instruction is not found, the physical address cannot be determined and an unmapped logical address (segment override, if any, and the 16-bit intrasegment offset) is displayed instead of a mapped physical address.

**Coprocessor Support**

The HP 10312D Interface Module fully supports the 80287 coprocessor. The 80287 instructions are inverse assembled and all 80287 operand transfers are decoded as I/O reads and writes.

**Instruction Decoding**

The HP 10312D Interface Module will send all bus transactions by both the microprocessor and coprocessor to the logic analyzer, and the time count will accurately reflect when the bus cycles occurred. No distinction is made between instructions that are executed and those that are only prefetched by the microprocessor. Typically, there will be several states separating the memory (or I/O) transfer from the instruction that caused the transfer. The logic analyzer is clocked on the falling edge of the microprocessor input clock. This occurs at the end of the next bus state following the last Tc state. The next bus state could be a Ts or a Ti state.

**Status Encoding**

Each of the eight bits in the STATUS label are described below. Table 1-1 lists the precise value of each bit for all types of 80286 microprocessor cycles. Bit 0 is the least significant bit of the 8-bit field.

- Bit 0 is the device status bit LS1.
- Bit 1 is the device status bit BHE.
- Bit 2 is the device address bit A0.
- Bit 3 is the device status bit LS0.
- Bit 4 is the device status bit M/LIO.
- Bit 5 is the device status bit COD/LINTA.
- Bit 6 is the device status bit LLOCK.
- Bit 7 is the device status bit HLDA.
### Table 1-1. Status Field Encoding

<table>
<thead>
<tr>
<th>80286</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td><strong>Cycle Type</strong></td>
<td></td>
</tr>
<tr>
<td>Interrupt Acknowledge</td>
<td>x x 0 0 0 x x 0</td>
</tr>
<tr>
<td>Halt/Shutdown</td>
<td>x x 0 1 0 x x 0</td>
</tr>
<tr>
<td>Memory Read</td>
<td>x x 0 1 1 x x 0</td>
</tr>
<tr>
<td>Memory Write</td>
<td>x x 0 1 0 x x 1</td>
</tr>
<tr>
<td>I/O Read</td>
<td>x x 1 0 1 x x 0</td>
</tr>
<tr>
<td>I/O Write</td>
<td>x x 1 0 0 x x 1</td>
</tr>
<tr>
<td>Opcode Fetch</td>
<td>x x 1 1 1 x x 0</td>
</tr>
<tr>
<td><strong>Valid bytes in Transfer</strong></td>
<td></td>
</tr>
<tr>
<td>(from BHE and A0)</td>
<td></td>
</tr>
<tr>
<td>Word (both bytes valid)</td>
<td>x x x x x 0 0 x</td>
</tr>
<tr>
<td>Low Byte</td>
<td>x x x x x 0 1 x</td>
</tr>
<tr>
<td>High Byte</td>
<td>x x x x x 1 0 x</td>
</tr>
<tr>
<td><strong>Other Cycle Information</strong></td>
<td></td>
</tr>
<tr>
<td>Lock</td>
<td>x 0 x x x x x x</td>
</tr>
<tr>
<td>Hold Acknowledge</td>
<td>1 x x x x x x</td>
</tr>
</tbody>
</table>

*Note: x = don't care*
Interface Module Specifications

Microprocessor Compatibility: Intel 80286 and all microprocessors made by other manufacturers that comply with Intel 80286 specifications.

Microprocessor Package: 68-contact PGA

68-contact LCC (with supplied adapter)

Accessories Required: HP 10269C and HP 10312D

Maximum Clock Speed: 10 MHz clock output (20 MHz clock input)

Signal Line Loading: 1 "F" ALS load plus approximately 40 pF on the following lines:

A0-A23, LBHE, M/LIO, COD/LINTA, LLOCK

1 "F" TTL load plus approximately 40 pF on the following lines:

HLDA, D0-D15, CLK

2 ALS TTL load plus approximately 40 pF on the following lines:

LS0, LS1, LREADY, RESET

All other lines, no load and approximately 12 pF capacitance.
Microprocessor
Operations Displayed: Memory Read/Write
I/O Read/Write
Opcode Fetch
Interrupt Acknowledge
Halt
Hold Acknowledge
Lock
Transfer to 80287 Coprocessor

Power Requirements: 0.66 A at +5 Vdc maximum, supplied by the logic analyzer.

Logic Analyzer
Required: HP 1650A or HP 16510A

Environmental
Temperature:
Operating: 0 to +55 degrees C
(+32 to +131 degrees F)
Nonoperating: -40 to +75 degrees C
(-40 to +167 degrees F)

Altitude:
Operating: 4600 m (15,000 ft)
Nonoperating: 15,300 m (50,000 ft)

Humidity: To 90% noncondensing. Avoid sudden, extreme temperature changes which could cause condensation within the instrument.

General Information
2-2
The primary function of an interface module is to connect the target microprocessor to the logic analyzer through the probe interface, and to perform any functions unique to that particular microprocessor. The HP 10312D Interface Module performs this primary function by:

1. Latching and buffering the address, status, and data bus of the 80286 microprocessor so that address, status, and data can be sent to the logic analyzer at the same time; and

2. Generating the logic analyzer clock from the appropriate 80286 microprocessor signals and bus conditions. See figure 2-1 for a block diagram of the interface module.

![Interface Block Diagram](image)
The preprocessor detects the start of an 80286 bus cycle when the LSO or LS1 status line goes true. The interface latches address and status at the end of the Ts state of the bus cycle. At the end of the first Tc state of the bus cycle, the interface samples the READY signal and, if found true, the bus cycle is terminated and the logic analyzer is clocked at the end of the next bus state. If the READY signal is not sampled true at the end of the first Tc state, it is sampled at the end of each subsequent Tc state until found true (each extra Tc state is equivalent to adding one wait state). Since the 80286 microprocessor has a 10 ns setup, 5 ns hold specification for data reads, the interface module samples data on every clock cycle. If the data is later determined to be good (if READY was also sampled true), the data is transferred to a set of secondary latches. Address and status in the primary latches and data in the secondary latches are transferred to the logic analyzer at the end of the bus state following the last Tc state of the bus cycle.

Table 2-1 lists the 80286 signals and their corresponding lines to the logic analyzer.

### Interface Requirements
The HP 10312D Preprocessor Interface Module operates with an 80286 microprocessor clocked at rates up to 20 MHz. The card adds one "F" load to the data, CLK, LS0, LS1, and HLDA lines, and one ALS TTL load to A0-A23, LBHE, M/LIO, COD/LINTE, LLOCK, RESET, and LREADY.

### Testing and Troubleshooting
There are no automatic performance tests or adjustments for the HP 10312D Preprocessor Interface Module. If a failure is suspected in the HP 10312D Preprocessor Interface Module, contact your nearest Hewlett-Packard Sales/Service Office for information on servicing the board.
Table 2-1. 80286 Signal List

<table>
<thead>
<tr>
<th>CPU Signal</th>
<th>CPU Pin</th>
<th>Label</th>
<th>HP 1650A and 16510A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Pod</td>
<td>Bit</td>
</tr>
<tr>
<td>A0</td>
<td>34</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A1</td>
<td>33</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A2</td>
<td>32</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A3</td>
<td>28</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A4</td>
<td>27</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A5</td>
<td>26</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A6</td>
<td>25</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A7</td>
<td>24</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A8</td>
<td>23</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A9</td>
<td>22</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A10</td>
<td>21</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A11</td>
<td>20</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A12</td>
<td>19</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A13</td>
<td>18</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A14</td>
<td>17</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A15</td>
<td>16</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A16</td>
<td>15</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A17</td>
<td>14</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A18</td>
<td>13</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A19</td>
<td>12</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A20</td>
<td>11</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A21</td>
<td>10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A22</td>
<td>8</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A23</td>
<td>7</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
</tbody>
</table>
Table 2-1. 80286 Signal List (Continued)

<table>
<thead>
<tr>
<th>CPU Signal</th>
<th>CPU Pin</th>
<th>Label</th>
<th>HP 1650A and 16510A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Pod</strong></td>
</tr>
<tr>
<td>D0</td>
<td>36</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D1</td>
<td>38</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D2</td>
<td>40</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D3</td>
<td>42</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D4</td>
<td>44</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D5</td>
<td>46</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D6</td>
<td>48</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D7</td>
<td>50</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D8</td>
<td>37</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D9</td>
<td>39</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D10</td>
<td>41</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D11</td>
<td>43</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D12</td>
<td>45</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D13</td>
<td>47</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D14</td>
<td>49</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D15</td>
<td>51</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>LS1</td>
<td>4</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>BHE</td>
<td>1</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>A0</td>
<td>34</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LS0</td>
<td>5</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>M/LIO</td>
<td>67</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>COD/LINTA</td>
<td>66</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LLOCK</td>
<td>68</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>HLDA</td>
<td>65</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>PANLCLK*</td>
<td>--</td>
<td>CLOCK</td>
<td>1</td>
</tr>
</tbody>
</table>

* This signal is a combination of several microprocessor signals.