HP 10311G
Motorola 68000/68010
Preprocessor
for the HP 1650A and HP 16510A Logic Analyzers

Operating Manual
HP 10311G
Motorola 68000/68010 Preprocessor
Operating Manual

for the HP 1650A and HP 16510A Logic Analyzers

©Copyright Hewlett-Packard Company 1989

Manual Part Number 10311-90913
Microfiche Part Number 10311-90813

Printed in U.S.A. February 1989
Printing History

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The dates on the title page change only when a new edition is published.

A software code may be printed before the date; this indicates the version of the software product at the time the manual or update was issued. Many product updates and fixes do not require manual changes and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one to one correspondence between product updates and manual updates.

Edition 1 February 1989 10311-90913
## List of Effective Pages

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. If an update is incorporated when a new edition of the manual is printed, the change dates are removed from the bottom of the pages and the new edition date is listed in the Printing History and on the title page.

<table>
<thead>
<tr>
<th>Pages</th>
<th>Effective Date</th>
</tr>
</thead>
</table>
Product Warranty

This Hewlett-Packard product has a warranty against defects in material and workmanship for a period of 1 year from date of shipment. During warranty period, Hewlett-Packard Company will, at its option, either repair or replace products that prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by Hewlett-Packard. However, warranty service for products installed by Hewlett-Packard and certain other products designated by Hewlett-Packard will be performed at Buyer's facility at no charge within the Hewlett-Packard service travel area. Outside Hewlett-Packard service travel areas, warranty service will be performed at Buyer's facility only upon Hewlett-Packard's prior agreement and Buyer shall pay Hewlett-Packard's round trip travel expenses.

For products returned to Hewlett-Packard for warranty service, the Buyer shall prepay shipping charges to Hewlett-Packard and Hewlett-Packard shall pay shipping charges to return the product to the Buyer. However, the Buyer shall pay all shipping charges, duties, and taxes for products returned to Hewlett-Packard from another country.

Hewlett-Packard warrants that its software and firmware designated by Hewlett-Packard for use with an instrument will execute its programming instructions when properly installed on that instrument.

Hewlett-Packard does not warrant that the operation of the instrument, software, or firmware will be uninterrupted or error-free.
Limitation of Warranty

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by the Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HEWLETT-PACKARD SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Exclusive Remedies

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HEWLETT-PACKARD SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

Assistance

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For assistance, contact your nearest Hewlett-Packard Sales and Service Office.

Certification

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

Safety

This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this operating manual must be heeded.
# Table of Contents

## Chapter 1: Analyzing the Motorola 68000/68010

1-1 Introduction
1-2 Installation Overview
1-3 Equipment Supplied
1-3 Equipment Required
1-4 Connecting to the Target System
1-6 Connecting the Termination Adapters
1-7 Connecting to the HP 10311G
1-7 Setting Up the Analyzer from the Disc
1-8 Format Specification
1-9 Symbols
1-10 Listing Menu
1-11 The 68000/68010 Inverse Assembler
1-12 Interpreting Data
1-13 Error Messages
1-14 Status Encoding
1-15 Analyzing the 68000/68010 Directly with Logic Analyzer Probes

## Chapter 2: General Information

2-1 Interface Module Specifications
2-2 Interface Description
2-2 Interface Requirements
2-2 Testing and Troubleshooting
Introduction

This operating manual includes information on using the 68000/68010 Inverse Assembler with or without the HP 10311G Preprocessor Interface Module.

The HP 10311G Preprocessor Interface Module provides a complete interface between any 68000/68010 target system and the HP 1650A or HP 16510A Logic Analyzer. The interface module connects the signals from the 68000/68010 target microprocessor directly to the logic analyzer inputs.

Since there is no active circuitry between the microprocessor and the logic analyzer to add skew to signals, the interface can be used for timing analysis as well as state analysis.

The 68000/68010 configuration software on the flexible disc sets up the format specification menu of the logic analyzer for compatibility with the 68000/68010 microprocessor. It also loads the inverse assembler for obtaining displays of 68000/68010 data in 68000/68010 assembly language mnemonics. The interface module specifications are given in chapter 2.
Installation Overview

1. Connect the 68000/68010 Preprocessor (HP 10311G) to the target system (see page 1-4).

2. Connect the three termination adapters (HP part number 01650-63201) to the interface module (see page 1-6).

3. Plug the logic analyzer probes into the termination adapters on the interface module as follows:

<table>
<thead>
<tr>
<th>HP 1650A and 16510A Pod</th>
<th>(into)</th>
<th>HP 10311G Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td>P1</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>P2</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>P3</td>
</tr>
</tbody>
</table>

4. Load the logic analyzer configuration and inverse assembler by loading the file C68000_P or C68010_P from the inverse assembler disc (see page 1-7).
## Equipment Supplied

The HP 10311G Preprocessor and Inverse Assembler consists of the following:

- The preprocessor hardware, which includes the interface circuit card and connector;
- The three termination adapters (HP part number 01650-63201);
- The inverse assembly software on a 3.5-inch disc; and
- This operating manual.

## Equipment Required

The minimum hardware for state analysis of a 68000/68010 target system consists of the following:

- An HP 1650A or HP 16510A Logic Analyzer; and
- The 68000/68010 Preprocessor and Inverse Assembler (HP 10311G).

**CAUTION**

_To prevent equipment damage, be sure to remove power from both the logic analyzer and the target system whenever the interface module or microprocessor is being connected or disconnected._
Connecting to the Target System

1. Remove the 68000/68010 microprocessor from its socket on the target system and store it in a protected environment.

2. Plug the interface connector into the microprocessor socket on the target system.

   **CAUTION**

   Care must be taken to align pin A1 of the connector assembly with pin A1 of the microprocessor socket on the target system to prevent mis-alignment or damage. Pin A1 of the connector assembly socket is identified on the socket board and shown in figure 1-1.

3. The microprocessor socket on the interface connector is a Zero Insertion Force (ZIF) socket. Before installing the microprocessor, open the socket by raising the small lever on the pin A1 end of the socket.

4. Plug the 68000/68010 microprocessor into the socket of the interface connector.

5. Secure the microprocessor in the socket by pushing down the lever until it clicks into place.

**Note**

The ZIF socket assembly pins, shown in figure 1-1, are covered at the time of shipment with either a conductive foam wafer or a conductive plastic pin protector. This is done to protect the delicate gold plated pins of the assembly from damage due to impact.

When you’re not using the preprocessor, protect the socket assembly pins from damage by covering them with the foam or plastic pin protector.
Figure 1-1. Interface Socket Assembly (Exploded View)

Note

Additional plastic pin guards can be added if the interface connector interferes with components of the target system or if a higher profile is required. The HP part number for the plastic pin guards is 1200-1353.
Connecting the Termination Adapters

The termination adapter (HP part number 01650-63201) properly terminates the HP 1650A and HP 16510A logic analyzer probes and allows the probes to be connected directly to the HP 10311G Interface Module.

To connect the three termination adapters to the HP 10311G:

1. Align the key on the termination adapter with the slot on the appropriate connector on the HP 10311G.

2. Push the termination adapter into the connector.

3. Repeat steps 1 and 2 for each termination adapter.

Figure 1-2. Connecting Termination Adapters
Connecting to the HP 10311G

Connect the HP 1650A or HP 16510A Logic Analyzer pods to the termination adapters on the HP 10311G Interface Module as follows:

<table>
<thead>
<tr>
<th>HP 1650A and 16510A Pod</th>
<th>(into)</th>
<th>HP 10311G Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td>P1</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>P2</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>P3</td>
</tr>
</tbody>
</table>

Setting Up the Analyzer from the Disc

The logic analyzer can be configured for 68000 or 68010 analysis by loading the proper configuration file. Loading this file will also load the inverse assembler file. To load the configuration and inverse assembler:

1. Install the flexible disc labeled "68000/10 Inverse Assembler for use with: HP 1650A and HP 16510A" in the front disc drive of the logic analyzer.

2. Select one of the following menus:
   - For the HP 1650A, select the I/O Disc Operations menu;
   - For the HP 16510A, select the System Front Disc menu.

3. Configure the menu to "Load" the analyzer from the file C68000_P or C68010_P, depending on which microprocessor is being used.

4. Execute the load operation to load the file into the HP 1650A or HP 16510A Logic Analyzer.
When you use the 68000/68010 Interface Module, the format specification will be set up by the software as shown in figure 1-3. Table 1-2 on page 1-16 lists the 68000/68010 signals for the HP 10311G and their corresponding lines to the logic analyzer.

Inputs to the logic analyzer are grouped under functional labels for the convenience of the user. The Address, Data, and Status labels are used by the inverse assembler to generate assembly language mnemonics for displaying the trace list. Pertinent control and clock threshold levels are also part of the format specification.

![Format Specification Diagram](image)

**Figure 1-3. 68000/68010 Format Specification**

**Note**

The Clock Period field in figure 1-3 should remain in the current selection (> 60 ns) for proper HP 10311G operation. For more information on the Clock Period field, refer to the reference manual for your logic analyzer.
Symbols

The Symbol Table of the format specification menu is set up with names to identify values of the status label (see figure 1-4).

Additional labels have been defined in the format specification menu to make triggering on specific 68000 or 68010 cycles easier. Some labels that may be of interest are:

- The "SIZE" label which indicates the size of the transfer on the data bus (8-bit or 16-bit transfer) and which byte of an 8-bit transfer is valid.

- The "VMA" label which monitors the VMA line on the microprocessor. When this line is high, the microprocessor is executing a 6800 cycle.

```
68000 - Symbol Table
Label  STAT  Base  Binary
  DMA    Pattern  0XXXXXX
 USER DATA WRITE  Pattern  1001XXX0
 USER DATA READ   Pattern  1001XXX1
 USER PGRM READ   Pattern  1010XXX1
 SUPR DATA WRITE  Pattern  1101XXX0
 SUPR DATA READ   Pattern  1101XXX1
 SUPR PGRM READ   Pattern  1110XXX1
 INTERRUPT ACK    Pattern  1111XXX
 OPCODE FETCH     Pattern  1X1XXX1
 READ             Pattern  X0XXXXX1
 WRITE            Pattern  X0XXXXX0
```

*Figure 1-4. Symbol Table for the 68000/68010*
Captured data is displayed as shown in figure 1-5. The inverse assembler is constructed so the mnemonic output closely resembles the actual assembly source code.

![Listing Menu](image)

**Figure 1-5. Listing Menu for the 68000/68010**
The 68000/68010 microprocessors do not provide enough status information for the inverse assembler to pick out the first word of an opcode fetch from a series of program reads. To insure correct disassembly, you must point to a state that contains the first word on an opcode fetch. Once synchronized, the inverse assembler will disassemble from this state through the end of the screen.

To do this:

1. Select a line on the display that you know is the first state of an instruction fetch.

2. Roll this line to the top of the listing.

3. Select the "Invasm" field at the top of the display. The listing will inverse assemble from the top line down. Any data before this display is left unchanged.

Rolling the display up will inverse assemble the lines as they appear on the bottom of the display. If you jump to another area of the display by entering a new line number, you must re-synchronize the inverse assembler by repeating steps 1 through 3.

**Note**

*Each time you inverse assemble a block of memory, the analyzer will keep that block in the inverse assembled condition. You can inverse assemble several different blocks in the analyzer memory, but the activity between those blocks will not be inverse assembled.*
Interpreting Data

The pair of asterisks (**) displayed in the operand field of an instruction indicates that a byte of an expected operand was not stored in the logic analyzer memory. Four asterisks (****) indicate that one word of an expected operand was missing and eight asterisks signify a missing long word. Missing operands (or parts of operands) can result from 68000/68010 instruction prefetch activity or storage qualification.

Examples:

- **ORLB #**,D2 (missing byte operand)
- **ORLW #****,D1 (missing word operand)
- **ORLL #234A****,D3 (missing "lower" word of the operand)
- **ORLL #******* ,D3 (missing both words of the operand)

In general, asterisks indicate that expected operand fetches are not stored in the logic analyzer memory. Operand fetches may be missed when you add storage qualifications to the standard trace and format specifications.

The 68000/68010 is capable of supporting byte, word, and long word (32-bit) operands. During operand reads and writes, entire 16-bit (word) values appear on the microprocessor data bus. In the case of single byte operands, the inverse assembler will display "xx" for the byte of the input data that is ignored by the microprocessor. In this manner, it is possible to determine exactly which byte of data the microprocessor has used as an operand.

Examples:

- **ORLB #03,D1 xx03 supr program read (microprocessor uses lower byte only)
- **ORLW #1203,D1 1203 supr program read (microprocessor uses both bytes of the word)
The 68000 and 68010 microprocessors are prefetching microprocessors. That is, they will fetch the next instruction word while the last opcode is still being executed. When a program executes a single-word instruction that causes a branch, the prefetched word is not used and will be discarded by the microprocessor.

The logic analyzer monitors all bus cycles, including unused prefetches. After disassembly, the inverse assembler marks these unused states by displaying "unused prefetch."

Note that the logic analyzer will capture these states, even if they are not executed. Care must be taken when you're specifying a trigger condition or a storage qualification and the instruction of interest follows an instruction that may cause branching. An unused prefetch may generate an unwanted trigger.

Since the microprocessor only prefetches one word, one technique to avoid unwanted triggering from unused prefetches is to add "2" to the trigger address. Then the trigger condition will only be satisfied if the branch is not taken.

**Error Messages**

The following list of messages will help you identify operation errors.

- **Data Error**
  Trace data collected by the logic analyzer cannot be retrieved from memory. Indicates hardware error or inverse assembler software error.

- **Illegal Opcode**
  Undefined opcode encountered. Microprocessor action cannot be determined.

**Note**

*Do not modify the ADDRESS, DATA, or STATUS labels in the format specification if you want inverse assembly. Changes may cause incorrect results. Also note that if the trace specification is modified to store only selected bus cycles, incorrect or incomplete inverse assembly may result.*
Status Encoding

Each of the eight bits of the STATUS label are described below. Table 1-1 lists the precise value of each bit for all types of 68000 or 68010 microprocessor cycles. Bit 0 is the least significant bit of the 8-bit field.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status Signals</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>R/W</td>
<td>This signal is high for read cycles and low for write cycles.</td>
</tr>
<tr>
<td>1</td>
<td>LDS</td>
<td>This signal is low when the low byte of the data bus is valid.</td>
</tr>
<tr>
<td>2</td>
<td>UDS</td>
<td>This signal is low when the high byte of the data bus is valid. A combination of the LDS and UDS signals will allow you to determine the size of the data bus transfer.</td>
</tr>
<tr>
<td>3</td>
<td>VMA</td>
<td>This signal is low for 6800 cycles.</td>
</tr>
<tr>
<td>4 - 6</td>
<td>FC0 - FC3</td>
<td>These signals indicate the type of cycle the microprocessor is executing.</td>
</tr>
<tr>
<td>7</td>
<td>BGACK</td>
<td>This signal is low when the microprocessor has granted control of the bus to another device.</td>
</tr>
</tbody>
</table>
Table 1-1. Status Field Encoding

<table>
<thead>
<tr>
<th>Cycle Type</th>
<th>Status Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>68000 or 68010</td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>Bus Grant</td>
<td>0 x x x x x x x</td>
</tr>
<tr>
<td>6800 Cycle</td>
<td>1 x x x x 0 x x</td>
</tr>
<tr>
<td>User Data Write</td>
<td>1 0 0 1 x x x 0</td>
</tr>
<tr>
<td>User Data Read</td>
<td>1 0 0 1 x x x 1</td>
</tr>
<tr>
<td>User Program Read</td>
<td>1 0 1 0 x x x 1</td>
</tr>
<tr>
<td>Supervisor Data Write</td>
<td>1 1 0 1 x x x 0</td>
</tr>
<tr>
<td>Supervisor Data Read</td>
<td>1 1 0 1 x x x 1</td>
</tr>
<tr>
<td>Supervisor Program Read</td>
<td>1 1 1 0 x x x 1</td>
</tr>
<tr>
<td>Interrupt Acknowledge</td>
<td>1 1 1 1 x x x x</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Size of Transfer</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Byte Transfer</td>
<td>x x x x x 1 0 x</td>
</tr>
<tr>
<td>High Byte Transfer</td>
<td>x x x x x 0 1 x</td>
</tr>
<tr>
<td>Word Transfer</td>
<td>x x x x x 0 0 x</td>
</tr>
</tbody>
</table>

Analyzing the 68000/68010 Directly with Logic Analyzer Probes

In order to use the inverse assembler with general purpose probes, you must connect the probes to the 68000/68010 microprocessor as shown in table 1-2. After the specified hookups have been completed, data sampling may begin. Be sure to load the appropriate file for your particular microprocessor before taking any measurements. Load file C68000_P for the 68000 and file C68010_P for the 68010 microprocessor. When the disc is read, the format specification for the 68000/68010 is automatically set up. The format specifications correspond with the following interconnections. These correspond directly with the connections made through the HP 10311G Interface Module.
Table 1-2. Connecting Directly to the 68000/68010 with Logic Analyzer Probes

<table>
<thead>
<tr>
<th>68000/68010 Signal</th>
<th>68000 68010 Pin</th>
<th>Label</th>
<th>HP 1650A and 16510A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Pod</td>
<td>Bit</td>
</tr>
<tr>
<td>LUDS</td>
<td>B3</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A1</td>
<td>K4</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A2</td>
<td>J5</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A3</td>
<td>K5</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A4</td>
<td>K6</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A5</td>
<td>J6</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A6</td>
<td>K7</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A7</td>
<td>K8</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A8</td>
<td>J7</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A9</td>
<td>K9</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A10</td>
<td>J8</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A11</td>
<td>J9</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A12</td>
<td>H9</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A13</td>
<td>H8</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A14</td>
<td>J10</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A15</td>
<td>G9</td>
<td>ADDRESS</td>
<td>2</td>
</tr>
<tr>
<td>A16</td>
<td>H10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A17</td>
<td>G10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A18</td>
<td>F9</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A19</td>
<td>F10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A20</td>
<td>E10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A21</td>
<td>D10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A22</td>
<td>C10</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>A23</td>
<td>C9</td>
<td>ADDRESS</td>
<td>3</td>
</tr>
<tr>
<td>D0</td>
<td>B4</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D1</td>
<td>A3</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D2</td>
<td>A4</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D3</td>
<td>B5</td>
<td>DATA</td>
<td>1</td>
</tr>
</tbody>
</table>
Table 1-2. Connecting Directly to the 68000/68010 with Logic Analyzer Probes (Continued)

<table>
<thead>
<tr>
<th>68000/68010 Signal</th>
<th>68000/68010 Pin</th>
<th>Label</th>
<th>HP 1650A and 16510A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Pod</td>
<td>Bit</td>
</tr>
<tr>
<td>D4</td>
<td>A5</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D5</td>
<td>A6</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D6</td>
<td>B6</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D7</td>
<td>A7</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D8</td>
<td>A8</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D9</td>
<td>B7</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D10</td>
<td>A9</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D11</td>
<td>B8</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D12</td>
<td>A10</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D13</td>
<td>C8</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D14</td>
<td>B9</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>D15</td>
<td>B10</td>
<td>DATA</td>
<td>1</td>
</tr>
<tr>
<td>R/LW</td>
<td>C3</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LLDS</td>
<td>B2</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LUDS</td>
<td>B3</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LVMA</td>
<td>G1</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>FC0</td>
<td>K3</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>FC1</td>
<td>J3</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>FC2</td>
<td>K2</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LBGACK</td>
<td>C1</td>
<td>STATUS</td>
<td>3</td>
</tr>
<tr>
<td>LAS</td>
<td>A2</td>
<td>(Clock)</td>
<td>1</td>
</tr>
<tr>
<td>LDTACK</td>
<td>B1</td>
<td>(Clock)</td>
<td>2</td>
</tr>
</tbody>
</table>

* This signal is not required to properly clock the logic analyzer. However, it may be useful for other 68000/68010 analysis.
Interface Module Specifications

Microprocessor Compatibility: Motorola MC68000, MC68010, and all microprocessors made by other manufacturers that comply with Motorola MC68000/MC68010 specifications.

Microprocessor Package: 68-pin PGA

Accessories Required: HP 10311G

Maximum Clock Speed: 12.5 MHz Clock Input

Signal Line Loading: 100k ohms plus 18 pF capacitance on all lines

Microprocessor Operations Displayed: User Data Read/Write
User Program Read
Supervisor Read/Write
Supervisor Program Read
Interrupt Acknowledge
Bus Grant
6800 Cycle

Additional Capabilities: The logic analyzer captures all bus cycles, including prefetches.

Power Requirements: None

Logic Analyzer Required: HP 1650A or HP 16510A
Number of Probes Used: Three 16-channel probes

| Environmental Temperature: | Operating: 0 to +55 degrees C  
(+32 to +131 degrees F) | Nonoperating: -40 to +75 degrees C  
(-40 to +167 degrees F) |
| Altitude: | Operating: 4600 m (15,000 ft) | Nonoperating: 15,300 m (50,000 ft) |
| Humidity: | To 90% noncondensing. Avoid sudden, extreme temperature changes which could cause condensation within the instrument. |

**Interface Description**
The 68000/68010 interface provides an interface between either a 68000 or 68010 target system and the logic analyzer.

Lines are sampled on the rising edge of the address strobe (LAS).

**Interface Requirements**
The 68000/68010 Interface Module will operate with the 68000 or 68010 microprocessors clocked at rates up to 12.5 MHz. The card adds 100k ohms load to all monitored lines and an interface capacitance of approximately 18 pF.

**Testing and Troubleshooting**
There are no automatic performance tests or adjustments for the HP 10311G Interface Module. If a failure is suspected in the HP 10311G Preprocessor Interface Module, contact your nearest Hewlett-Packard Sales/Service Office for information on servicing the board.
Your Comments Please

Your comments assist us in meeting your needs better. Please complete this questionnaire and return it to us. Feel free to add any additional comments that you might have. All comments and suggestions become the property of Hewlett-Packard. Omit any questions that you feel would be proprietary.

1. Did you receive your product when expected? [ ] Yes [ ] No
2. Were you satisfied with the operation of the preprocessor at turn-on? [ ] Yes [ ] No
3. Were the proper accessories supplied with your product?
   If not, what was missing?
   Cables [ ] Manual(s) [ ] Other __________________________
4. What measurements will this preprocessor be used to make?
   _______________________________________________________
5. Which logic analyzer are you using?
   Type __________________________
6. What do you like most about the preprocessor?
   _______________________________________________________
7. What would you like to see changed or improved?
   _______________________________________________________
8. Which sections of the manual(s) have you used?
   [ ] Installation Overview
   [ ] Step-By-Step Procedures
   [ ] Specifications
9. Please rate the manual(s) on the following:
   4 = Excellent 3 = Good 2 = Adequate 1 = Poor
   [ ] Breadth and depth of information
   [ ] Ability to easily find information
   [ ] Ability to understand and apply the information provided in the manual
   Please explain: ___________________________________________
10. What is your experience with logic analyzers and preprocessors?
    [ ] No previous experience
    [ ] Less than 1 year experience
    [ ] More than 1 year's experience on one model
    [ ] More than 1 year's experience on several models

Name __________________________ Company __________________________
Address ________________________ Zip Code ________________________
Phone __________________________ Instrument Serial # ________________________

THANK YOU FOR YOUR HELP
Your cooperation in completing and returning this form will be greatly appreciated. Thank you.