Internal Memo

To EIA Board Users

From Rick Tiberi

The following notes document specifics of which the user should be aware when developing software to deal with the EIA interface board.

Subject

NotesDate December 5, 1977

1) SIT instruction. This is the Alto emulator instruction used to enable polling of the EIA interrupt status. If it is necessary to disable interrupts from the EIA interface alone, it may be tempting to try an SIT with AC0 = 0. However, note that since (see Alto Hardware Manual) the instruction OR's its state from AC0, this will not work. The following sequence should produce better results:

```plaintext
DisableInterrupts()
let oldBits = @ITIBITS
@ITIBITS = 0
EnableInterrupts()

//no EIA interrupts here

@ITIBITS = oldBits
SIT(3)
```

Note that the final SIT(3) is necessary because the interval timer may have received an interrupt while in the disabled state and turned itself off.

2) Status. Reading the status word causes the board to begin setup for reading the Data register. This makes it impossible to read the status more than once per interrupt; if a second attempt is made, the input data will appear instead. This condition is reset by the control command to acknowledge the interrupt (resetInterrupt).
Internal Memo

To EIA board users
From Rick Tiberi

The streams package provided to drive the EIA interface boards provides the following interface to programmers:

**Files.** The package is divided into two files, EIAStream.br and InitEIAStream.br. This division is to allow the initialization code to be overlayed. InitEIAStream.br contains only the Open routine, and thus may be thrown out after all opens have been accomplished. The file EIAStream.d contains definitions of the EIAStream structure, control and status word formats, and various other useful definitions.

**Procedures.**

OpenEIAStream(inBufferLength[0], outBufferLength[0], async[false], baudRate[300], dataSet[false], halfDuplex[false], noParity[false], evenParity[false], dataBits[8], stopBits[2], syncChar[SYN], fillChar(NULL), line[0], interruptMask[#400], stackLength[100], zone[sysZone], errorRoutine(CallSwat)) = a stream. Buffer lengths are in words. Baud rate is in actual baud (300, 600, 2400, etc.). If 1.5 stop bits are desired at 5 data bits, 2 stop bits should be specified. Line is [0..7], indicating the switch setting on the board to be used. Stack length is for the interrupt process; the default should be sufficient for normal use, but more space may be required if elaborate error routines are used.

Gets(EIAStream) = the next available character, or -1 if the buffer is empty.

Puts(EIAStream, char) = true or false, indicating whether or not there was room in the buffer for the character.

Endofs(EIAStream, out[false]) = true or false. If out is false, indicates whether the input buffer is empty; if out is true, indicates whether the output buffer is full.

Stateofs(EIAStream) = the last status word returned on the line associated with the EIAStream.

Resets(EIAStream) = a null operation.
<table>
<thead>
<tr>
<th>LAL</th>
<th>Rev</th>
<th>Description</th>
<th>Date</th>
<th>Approved</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>B</td>
<td>Added Note to sheet 2 paragraph A section 1.1</td>
<td>10-17-78</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>C</td>
<td>Corrected Add List Sheet 2 was J06·115 and J15·115</td>
<td>10-30-78</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>D</td>
<td>Deleted WireWrap sheet 2 --Clarified addressing sheet 5</td>
<td>06-12-79</td>
<td></td>
</tr>
</tbody>
</table>
A. The Serial Communication Control Module Kit configuration consists of two (2) kits identified by a dash number.

1.0 Kit Assembly No. 217406-001 is the basic configuration consisting of:

1-SERIAL COMMUNICATION CONTROL MODULE
1-SERIAL COMMUNICATION CONTROL RIBBON CABLE
1-DATA SET CABLE
1-PLATE, CONNECTOR
2-SETS CONNECTOR MOUNTING HARDWARE
1-NAMENATE

ASSY 217328
ASSY 217405
ASSY 217049
ASSY 217335

1.1 Modify Altoll backplane per Add/Delete list. Typewrite nameplate as follows and adhere to top surface of the processor chassis. ASSY, KIT EIA SERIAL COMMUNICATION CONTROL INTERFACE DWG. 217406-Charted

<table>
<thead>
<tr>
<th>Delete:</th>
<th>From</th>
<th>To</th>
<th>Note:</th>
</tr>
</thead>
<tbody>
<tr>
<td>J05-1</td>
<td>J06-1</td>
<td></td>
<td>GATEWAY MICROCODE SOFTWARE REQUIRES AN ALTOII</td>
</tr>
<tr>
<td>J06-1</td>
<td>J07-1</td>
<td></td>
<td>WITH EXTENDED MEMORY OPTION (THOUGH ONLY</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>64K OF MEMORY IS REQUIRED)</td>
</tr>
</tbody>
</table>

ADD:  
| J05-1   | J06-2 | J06-2 |
| J06-2   | J07-1 | J06-3 |
| J06-1   | J15-1 | J15-16 |
| J06-162 | J15-62| J15-64 |
| J06-53  | J06-64| J15-64 |
| J15-116 | J15-64| J11-109 |

1.2 Install Serial Communication Control module (SCCM) in processor J06 (line 0).

1.3 Remove connectors J1 thru J7, power cable and power cable strain relief from connector plate P/N 216418. Remove existing connector plate and return to stock, replace with connector plate P/N 217335.

1.4 Install Serial Communication Control ribbon cable Assy. 217405 on J03 of Serial Communication Control module (even numbers up). Install 25 pin and socket connectors on rear connector plate.

2.0 Kit Assembly 217406-002 additional Serial Communication Control module(s).

1-SERIAL COMMUNICATION CONTROL MODULE
1-SERIAL COMMUNICATION CONTROL RIBBON CABLE (INTERNAL)
1-DATA SET CABLE
1-SERIAL COMMUNICATION CONTROL MODULE INTERCONNECTION CABLE (INTERNAL)
2-SETS CONNECTOR MOUNTING HARDWARE
1-NAMENATE

ASSY 217328
ASSY 217405
ASSY 217049
ASSY 217404

2.1 Install additional SCCM(s) in processor J15, (line 1) and J16 (line 2).

2.2 Install Serial Communication Control ribbon cable Assy. 217405 on J03 of Serial Communication Control module (even numbers up). Install 25 pin and socket connectors on rear connector plate.

2.3 Install Serial Communication interconnection cable Assy. 217404 on J02 of SCCM line 0, SCCM line 1 and SCCM line 2 odd numbers up.

B. Connector 25 pin presents the Serial Communication Control module as a Data Terminal Equipment (DTE).
Connector 25 socket presents the Serial Communication Control module as a Data Communication Equipment (DCE)
C. Control Word Format

1. Initialize Interface Circuits (INITIF)

<table>
<thead>
<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

LINE: ADDRESSES CONTROL WORD TO SELECT LINE CONTROL: UP TO (3) FULLY PROGRAMMABLE, FULL DUPLEX LINE CONTROLS MAY BE ACCOMMODATED IN ONE ALTOII PROCESSOR.

DS: WHEN SET, SELECTED CONTROL WILL COMMUNICATE WITH A DATA SET; DEFAULT TO DATA TERMINAL.

HD: WHEN SET, SELECTED CONTROL WILL OPERATE HALF-DUPLEX; DEFAULT FULL DUPLEX.

S: INDICATES ALTO SENDING WHEN SET(1) IN HALF-DUPLEX.

STD: SETS SECONDARY REQUEST TO SEND (2SCA) TO ON WHEN SET AND INTERFACE IS TO DATA SET. SETS SECONDARY CARRIER DETECT TO ON WHEN SET AND INTERFACE IS TO DATA TERMINAL.

BAUD RATE: SELECTS BAUD RATE AT WHICH LINE WILL OPERATE.

<table>
<thead>
<tr>
<th>Bits</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2400</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>75</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>9600</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>134.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4800</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>200</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1800</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>600</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1200</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

2. Initialize Receiver/Transmitter (INITRT)

<table>
<thead>
<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>L</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>BPA</td>
<td>SPO</td>
<td>NSB</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

NDB: SELECTS NUMBER OF DATA BITS PER CHARACTER.

<table>
<thead>
<tr>
<th>Bits</th>
<th>7</th>
<th>8</th>
<th>DATA BITS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>8</td>
</tr>
</tbody>
</table>

NPB: NO PARITY BIT WHEN SET.

A/S: SELECTS ASYNCHRONOUS (UART) OPERATION WHEN SET; DEFAULT TO SYNCHRONOUS OPERATION (USRT).

POE: SELECTS EVEN PARITY WHEN SET, ODD PARITY WHEN NOT SET.

NSB: SELECTS NUMBER OF STOP BITS PER CHARACTER WHEN ASYNCHRONOUS OPERATION IS SELECTED. SELECTS 2 STOP BITS WHEN SET; 1 STOP BIT WHEN NOT SET (EXCEPTION: SELECTS 1.5 STOP BITS WHEN NOT SET AND 5 DATA BITS ARE SELECTED).

3. Initialize Registers (INITRG)

<table>
<thead>
<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>F</td>
<td>S</td>
<td>DATA FIELD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

F/S: WHEN SET CAUSES DATA FIELD TO BE LOADED INTO USRT TRANSMITTER FILL CHARACTER REGISTER. WHEN NOT SET DATA FIELD WILL BE LOADED INTO USRT RECEIVER SYNC CHARACTER REGISTER.
C. Control Word Formats continued.

4. Generate Controller Resets (Reset)

\[
\begin{array}{cccccccccc}
B_0 & B_1 & B_2 & B_3 & B_4 & B_5 & B_6 & B_7 & B_8 & B_9 & B_{10} & B_{15} \\
1 & 0 & 1 & 1 & \text{LINE} & D & RRT & RR & X & X & X & X \\
\end{array}
\]

D: Generates a line disconnect/master clear of the selected line when set.

RRT: Clears the receiver/transmitter (UART/USRT) when set.

RR: Resets synchronous receiver, clears status register, restarts synchronous receiver in the bit transparent mode for sync search.

5. Force the Deselected Control to Request an Interrupt (SWI)

\[
\begin{array}{ccccccccccc}
B_0 & B_1 & B_2 & B_3 & B_4 & B_5 & B_6 & B_7 & \text{B}_{15} \\
1 & 1 & 0 & 0 & \text{LINE} & X & X & X & X & X & X \\
\end{array}
\]

6. Interrupt Acknowledge to the Selected Line (INTA)

\[
\begin{array}{ccccccccccc}
B_0 & B_1 & B_2 & B_3 & B_4 & B_5 & B_6 & B_7 & \text{B}_{15} \\
1 & 1 & 0 & 1 & \text{LINE} & X & X & X & X & X & X \\
\end{array}
\]

D. Status Word Format

\[
\begin{array}{ccccccccccccccc}
B_0 & B_1 & B_2 & B_3 & B_4 & B_5 & B_6 & B_7 & B_8 & B_9 & B_{10} & B_{11} & B_{12} & B_{13} & B_{14} & B_{15} \\
D & CD & RI & SI & \text{LINE} & SRD & RDA & TB & SC & FCT & RPE & ROR & RFE & \text{INTP} \\
\end{array}
\]

1. Interface Status (High Order Byte)

D: DISCONNECT FLAG: When set, this bit indicates loss of RS-232 line; data set ready if data set interface is selected. Data terminal ready if data terminal interface is selected.

CD: CARRIER DETECT FLAG

RI: RING INDICATOR FLAG

SI: SEND INDICATOR FLAG: When bit is set, indicates presence of clear to send if data set interface is selected. Request to send if data terminal interface is selected.

SRD: REMOTE HALF-DUPLEX BREAK: In half-duplex this bit going to a zero signals a break by the remote receiving station.

2. Receiver/Transmitter Status (low Order Byte)

RDA: RECEIVE DATA AVAILABLE.

TBMT: TRANSMIT BUFFER EMPTY.

SCR: SYNC CHARACTER RECEIVED (USRT)

FCT: FILL CHARACTER TRANSMITTED (USRT)

RPE: RECEIVE PARITY ERROR

ROR: RECEIVE OVERFLOW ERROR

RFE: RECEIVE FRAMING ERROR (UART)

INTP: INTERRUPT FLAG: INTP = D' + CD' + RI + SI' + RDA + TBMT + SCR + (SRD' SEND HDUP)
E. Data Word Format (Receive or Transmit)

<table>
<thead>
<tr>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>B4</th>
<th>B5</th>
<th>B6</th>
<th>B7</th>
<th>B8</th>
<th>B9</th>
<th>B10</th>
<th>B11</th>
<th>B12</th>
<th>B13</th>
<th>B14</th>
<th>B15</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>LINE</td>
<td>X</td>
<td></td>
<td>X</td>
<td>DATA FIELD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

F. Serial Communication Control Module Addressing

THREE DIP TYPE SWITCHES HAVE BEEN PROVIDED ON THE PRINTED CIRCUIT BOARD

LSB

MSB

SWITCHES ARE SHOWN IN THE OPEN POSITION (0 0 0) SCCM LINE POSITION ZERO.