This manual is published by the Univac Division of Sperry Rand Corporation in loose leaf format. This format provides a rapid and complete means of keeping recipients apprised of UNIVAC® Systems developments. The information presented herein may not reflect the current status of the product. For the current status of the product, contact your local Univac Representative.

The Univac Division will issue updating packages, utilizing primarily a page-for-page or unit replacement technique. Such issuance will provide notification of hardware or software changes and refinements. The Univac Division reserves the right to make such additions, corrections, and/or deletions as, in the judgment of the Univac Division, are required by the development of its Systems.

UNIVAC is a registered trademark of Sperry Rand Corporation.

Other trademarks of Sperry Rand Corporation appearing in the text of this publication are:

FASTRAND
CONTENTS

1. THE UNIVAC 418-III ASSEMBLER
   1.1. INTRODUCTION
   1.2. SYMBOLIC CODING FORMAT
      1.2.1. Assembler Character Set
   1.3. DESCRIPTION OF FIELDS
      1.3.1. Label Field
         1.3.1.1. Simple Labels
         1.3.1.2. External Labels
         1.3.1.3. Dimensioned (Subscripted) Labels
         1.3.1.4. Location Counter Declaration
      1.3.2. Operation Field
      1.3.3. Operand Field
      1.3.4. Comment Field
      1.3.5. Line Continuation
      1.3.6. Ejection of Paper
   1.4. EXPRESSIONS
      1.4.1. Elementary Items
         1.4.1.1. Symbolic Label
         1.4.1.2. Location Counter
         1.4.1.3. Octal Numbers
            1.4.1.3.1. Double-Precision Octal Numbers
         1.4.1.4. Decimal Numbers
            1.4.1.4.1. Double-Precision Decimal Numbers
         1.4.1.5. Alpha Constants
            1.4.1.5.1. Double-Precision Alpha Constants
         1.4.1.6. Floating-Point Numbers
         1.4.1.7. Parameter Reference Form
         1.4.1.8. Line Items (Literals)
      1.4.2. Operators
         1.4.2.1. Shift Exponent (* *)
         1.4.2.2. Arithmetic Product (*)
         1.4.2.3. Arithmetic Quotient (/ )
         1.4.2.4. Covered Quotient ( // )
         1.4.2.5. Arithmetic Sum (+)
         1.4.2.6. Arithmetic Difference (-)
      1.4.2.7. Logical Product ( ** )
      1.4.2.8. Logical Sum ( + + )
      1.4.2.9. Logical Difference ( -- )
      1.4.2.10. Equal (=)
      1.4.2.11. Greater Than ( > )
      1.4.2.12. Less Than ( < )
      1.4.3. Interbay Offset Operator (!)
      1.4.4. Expression Modes
   1.5. DATA WORD GENERATION
      1.5.1. Data Word Expressions
      1.5.2. Alpha Strings
      1.5.3. Double-Precision Floating-Point Numbers
   1.6. DOUBLE-PRECISION EXPRESSIONS
2. ASSEMBLER DIRECTIVES

2.1. GENERAL
2.2. EQU DIRECTIVE
2.3. RES DIRECTIVE
2.4. FORM DIRECTIVE
2.5. ODD DIRECTIVE
2.6. EVEN DIRECTIVE
2.7. CHAR DIRECTIVE
2.7.1. XCHAR Directive
2.8. INSERT DIRECTIVE
2.9. UNLIST DIRECTIVE
2.10. LIST DIRECTIVE
2.11. SKIP DIRECTIVE
2.12. END DIRECTIVE
2.13. GO DIRECTIVE
2.14. NAME DIRECTIVE
2.15. DO DIRECTIVE
2.15.1. Conditional DO
2.15.2. Nesting of DO Directives
2.16. LIT DIRECTIVE
2.17. INFO DIRECTIVE
2.18. ASM DIRECTIVE

3. PROCEDURES

3.1. GENERAL
3.2. PROCEDURE MODES
3.2.1. Simple Mode
3.2.2. Generative Mode
3.2.3. Interpretive Mode
3.3. PROCEDURE SAMPLE
3.4. PROC DIRECTIVE
3.5. END DIRECTIVE
3.6. PROCEDURE REFERENCE
3.6.1. Definition of a Procedure Call Line
3.6.2. The Operand Field of a Call Line
3.7. PARAFORMS
3.7.1. Referencing the Number of Fields 3-6
3.7.2. Referencing the Number of Subfields 3-6
3.7.3. Referencing the Procedure Call Parameters 3-7
3.7.4. Referencing the Asterisk in a Procedure Parameter 3-7
3.7.5. Referencing the NAME Directive Operand Value 3-8
3.7.6. Referencing Subfields of the 0th Field 3-9
3.7.7. Summary of Paraforms 3-9

3.8. NESTING OF PROCEDURES 3-10
3.8.1. Physical Nesting 3-10
3.8.2. Levels of Procedures 3-11

3.9. PROCEDURE LABELS 3-12
3.9.1. Global Labels 3-12

3.10. FORWARD REFERENCES 3-13

3.11. LOCATION COUNTER DEFINITION 3-13
3.11.1. Writing Labels 3-14

3.12. COMPLEX PROCEDURES 3-15
3.12.1. NAME Directive 3-15
3.12.1.1. Local Reference Point 3-15
3.12.1.2. Alternate Entry Point 3-16
3.12.1.3. Parameter Value 3-16
3.12.2. GO Directive 3-17
3.12.3. DO Directive 3-17
3.12.3.1. Conditional DO 3-18
3.12.3.2. Generative DO 3-18

4. ASSEMBLER OPERATION 4-1 to 4-18

4.1. GENERAL 4-1

4.2. CONTROL CARD FORMAT 4-1

4.3. ASSEMBLER OUTPUT LISTING 4-2
4.3.1. Mode Listing 4-2
4.3.2. Cross-Reference Listing 4-3

4.4. SYMBOLIC CORRECTIONS 4-4

4.5. DIAGNOSTICS 4-4
4.5.1. Address Warning (A) 4-4
4.5.2. Format Warning (F) 4-4
4.5.3. Truncation Warning (T) 4-4
4.5.4. Level Error (L) 4-5
4.5.5. Instruction Error (I) 4-5
4.5.6. Relocation Error (R) 4-5
4.5.7. External or Undefined Warning (U) 4-6
4.5.8. Double Definition Warning (D) 4-6
4.5.9. Expression Errors (E) 4-6
4.6. ERROR MESSAGES
4.6.1. Element Not Found
4.6.2. Procedure Not Found
4.6.3. END Card Omission
4.6.4. Drum Library Overflow
4.6.5. Main Storage Overflow
4.6.6. Internal Error
4.6.7. Element Deletion
4.6.8. Correction Errors

4.7. GENERATION PARAMETERS

4.8. ELEMENT AND PROCEDURE INSERTION

4.9. LABEL TABLE REFERENCES
4.9.1. Operand Field Hierarchy
4.9.2. Operation Field Hierarchy

5. COMMAND/ARITHMETIC SECTION
5.1. GENERAL
5.2. HARDWARE CHARACTERISTICS
5.3. DESIGNATORS
5.4. INSTRUCTION TYPES AND FORMATS
5.5. ADDRESSING
5.6. STORAGE PROTECTION (GUARD MODE LIMITS)
5.7. PRIVILEGED INSTRUCTIONS
5.8. FLOATING-POINT NUMBERS
5.9. INTERRUPTS

6. INSTRUCTION REPERTOIRE DESCRIPTION
6.1. SYMBOL CONVENTIONS
6.2. INSTRUCTION REPERTOIRE
6.2.1. Supervisor Call Instructions
6.3. TYPES I AND II INSTRUCTIONS
6.4. TYPE III INSTRUCTIONS
6.4.1. Type III-b Instructions
6.4.2. Type III-a Instructions
APPENDIX A. INSTRUCTION REPERTOIRE SUMMARY

FIGURES
5-1. Type I Instruction Addressing Techniques 5-6

TABLES
1-1. Assembler Character Set 1-2
1-2. Hierarchy of Operators 1-18
1-3. Rules for Determining whether Results of Binary Operations are Relocatable 1-25
1. THE UNIVAC 418-III ASSEMBLER

1.1. INTRODUCTION

The UNIVAC 418-III Assembler is a symbolic coding language allowing simple, brief expressions as well as complex expressions. The assembler provides rapid translation from this symbolic language to machine-language relocatable object coding for the UNIVAC 418-III System.

The assembler operates under control of the Real-Time Operating System (RTOS). The output of the assembler is made consistent with the system by using standard interfacing routines both for the source files and the relocatable program generated.

The assembly language includes a wide and sophisticated variety of operators which allow the fabrication of desired fields based on information provided at assembly time. The instruction function codes are assigned mnemonics which describe the hardware function of each instruction. Assembler directive commands provide the programmer with the ability to generate data words and values based on specific conditions at assembly time. Multiple location counters provide a means of preparing for program segmentation and controlling address generation during assembly of a source code program.

The assembler produces a relocatable binary output for processing by the loading mechanism of the system. If requested, it supplies a side-by-side listing of the original symbolic coding and an edited octal representation of each word generated. Flags indicate errors in the symbolic coding detected by the assembler.

1.2. SYMBOLIC CODING FORMAT

In writing instructions using the assembler language, the programmer is primarily concerned with three fields: a label field, an operation field, and an operand field. It is possible to relate the symbolic coding to its associated flowchart, if desired, by appending comments to each instruction line or program element.

All of the fields and subfields following the label field in the assembler are in free form providing the greatest convenience possible for the programmer. Consequently, the programmer is not hampered by the necessity to consider fixed-form boundaries in the design of symbolic coding.
1.2.1. Assembler Character Set

The assembler uses the XS-3 character set as defined in Table 1-1. If alphanumeric data is to be generated in a different code convention, the CHAR directive, described in 2.7, may be used.

<table>
<thead>
<tr>
<th>80 COL. CARD CODE</th>
<th>PRINTABLE CHARACTERS</th>
<th>XS-3 CODE</th>
<th>80 COL. CARD CODE</th>
<th>PRINTABLE CHARACTERS</th>
<th>XS-3 CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-1</td>
<td>A</td>
<td>01 0100</td>
<td>7</td>
<td>7</td>
<td>00 1010</td>
</tr>
<tr>
<td>12-2</td>
<td>B</td>
<td>01 0101</td>
<td>8</td>
<td>8</td>
<td>00 1011</td>
</tr>
<tr>
<td>12-3</td>
<td>C</td>
<td>01 0110</td>
<td>9</td>
<td>9</td>
<td>00 1100</td>
</tr>
<tr>
<td>12-4</td>
<td>D</td>
<td>01 0111</td>
<td>12</td>
<td>(Minus)</td>
<td>01 0000</td>
</tr>
<tr>
<td>12-5</td>
<td>E</td>
<td>01 1000</td>
<td>11</td>
<td></td>
<td>00 0010</td>
</tr>
<tr>
<td>12-6</td>
<td>F</td>
<td>01 1001</td>
<td>12-0</td>
<td>?</td>
<td>01 0011</td>
</tr>
<tr>
<td>12-7</td>
<td>G</td>
<td>01 1010</td>
<td>11-0</td>
<td>(Exclam.)</td>
<td>10 0011</td>
</tr>
<tr>
<td>12-8</td>
<td>H</td>
<td>01 1011</td>
<td>0-1</td>
<td>/</td>
<td>11 0100</td>
</tr>
<tr>
<td>12-9</td>
<td>I</td>
<td>01 1100</td>
<td>2-8</td>
<td>&amp;</td>
<td>11 0011</td>
</tr>
<tr>
<td>11-1</td>
<td>J</td>
<td>10 0100</td>
<td>3-8</td>
<td>=</td>
<td>11 0110</td>
</tr>
<tr>
<td>11-2</td>
<td>K</td>
<td>10 0101</td>
<td>4-8</td>
<td>‘(Apos.)</td>
<td>10 1110</td>
</tr>
<tr>
<td>11-3</td>
<td>L</td>
<td>10 0110</td>
<td>5-8</td>
<td>;(Colon)</td>
<td>01 0001</td>
</tr>
<tr>
<td>11-4</td>
<td>M</td>
<td>10 0111</td>
<td>6-8</td>
<td>&gt;</td>
<td>11 1110</td>
</tr>
<tr>
<td>11-5</td>
<td>N</td>
<td>10 1000</td>
<td>7-8</td>
<td>@</td>
<td>10 0000</td>
</tr>
<tr>
<td>11-6</td>
<td>O</td>
<td>10 1001</td>
<td>12-3-8</td>
<td>,(Period)</td>
<td>01 0010</td>
</tr>
<tr>
<td>11-7</td>
<td>P</td>
<td>10 1010</td>
<td>12-4-8</td>
<td>)</td>
<td>11 1101</td>
</tr>
<tr>
<td>11-8</td>
<td>Q</td>
<td>10 1011</td>
<td>12-5-8</td>
<td>(</td>
<td>00 1111</td>
</tr>
<tr>
<td>11-9</td>
<td>R</td>
<td>10 1100</td>
<td>12-6-8</td>
<td>&lt;</td>
<td>01 1110</td>
</tr>
<tr>
<td>0-2</td>
<td>S</td>
<td>11 0101</td>
<td>12-7-8</td>
<td>#</td>
<td>01 1111</td>
</tr>
<tr>
<td>0-3</td>
<td>T</td>
<td>11 0110</td>
<td>11-3-8</td>
<td>$</td>
<td>10 0010</td>
</tr>
<tr>
<td>0-4</td>
<td>U</td>
<td>11 0111</td>
<td>11-4-8</td>
<td>*</td>
<td>10 0001</td>
</tr>
<tr>
<td>0-5</td>
<td>V</td>
<td>11 1000</td>
<td>11-5-8</td>
<td>(;(Semi-col)</td>
<td>00 0001</td>
</tr>
<tr>
<td>0-6</td>
<td>W</td>
<td>11 1001</td>
<td>11-6-8</td>
<td>(;(Comma)</td>
<td>00 1110</td>
</tr>
<tr>
<td>0-7</td>
<td>X</td>
<td>11 1010</td>
<td>11-7-8</td>
<td>δ</td>
<td>10 1111</td>
</tr>
<tr>
<td>0-8</td>
<td>Y</td>
<td>11 1011</td>
<td>0-2-8</td>
<td>≠</td>
<td>11 0000</td>
</tr>
<tr>
<td>0-9</td>
<td>Z</td>
<td>11 1100</td>
<td>0-3-8</td>
<td>,(Comma)</td>
<td>11 0010</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00 0011</td>
<td>0-4-8</td>
<td>(</td>
<td>11 0001</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>00 0100</td>
<td>0-5-8</td>
<td>%</td>
<td>10 1101</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>00 0101</td>
<td>0-6-8</td>
<td>\</td>
<td>00 1101</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>00 0110</td>
<td>0-7-8</td>
<td>Π</td>
<td>11 1111</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>00 0111</td>
<td>BLANK</td>
<td>Space N.P.</td>
<td>00 0000</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>00 1000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>00 1001</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1-1. Assembler Character Set

1.3. DESCRIPTION OF FIELDS

The programmer is primarily concerned with the label field, operation field, and operand field. The label field must start in column 1. The fields following the label field are freeform and may start in column 2 if there is no label field.

1.3.1. Label Field

The label field is optional. When used, the label field must start in column 1. No other field may start in column 1. The label field may contain a declaration of a specific location counter, a label, or both. The label field is terminated by a blank.
1.3.1.1. Simple Labels

A label identifies a value or a line of symbolic coding. When a label is used, the assembler assigns it a relative address which is the value of the current controlling location counter. A relative address is not assigned to a label used with assembler directives EQU, NAME, FORM, PROC, DO, LIT (see Section 2).

A label consists of one to six alphanumeric characters starting with an alphabetic character in column 1.

Special characters are not allowed within a label. To ensure uniqueness, many system labels use the $ as part of the label. Using the $ as part of a label should be avoided to assure this uniqueness of system labels.

Labels defined in the aforementioned manner are referred to as simple labels and are allowed on any statement. If a label is the only nonblank field on a statement, the label is defined as identifying the next location counter value to be generated.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LABEL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A1.2$L.</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B.C.D.</td>
<td>LL</td>
<td>A1.2$L.</td>
<td></td>
</tr>
</tbody>
</table>

1.3.1.2. External Labels

An externally defined label is one which may be accessed by other programs. The loader will correlate the references between the external label references in one program and the corresponding external label definitions in another. To define an external label, an asterisk is appended to the label.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LABEL</td>
<td></td>
<td>5</td>
<td>LOCAL LABEL</td>
</tr>
<tr>
<td>TGN</td>
<td>LL</td>
<td>5</td>
<td>EXTERNALLY DEFINED LABEL</td>
</tr>
</tbody>
</table>

1.3.1.3. Dimensioned (Subscripted) Labels

A dimensioned or subscripted label is a label which is distinguished by its subscripts rather than by the label itself. The label serves to identify a set of related quantities. A subscript may be any legitimate assembler item, an expression, or another subscripted label. In defining a subscripted label, all symbols used in expressing any of its subscripts must have been previously defined. If another dimensioned label is used as a subscript of the label being defined, it must have been defined previously.
The dimensioned label is identified by the format:

\[ \text{label}(sub_1, sub_2, \ldots, sub_n) \]

The number of subscripts used in defining a dimensioned label is referred to as its dimensionality. The maximum dimensionality of a subscripted label is unspecified. The dimensionality of a subscripted label is constant, that is, once a member of the set is defined, all other explicitly defined members must have the same number of subscripts even though each subscript value may differ.

Example:

```
<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>A(3)</td>
<td>+5</td>
<td></td>
</tr>
<tr>
<td>B(4,1)</td>
<td>+6</td>
<td></td>
</tr>
<tr>
<td>C(A(3),2)</td>
<td>+7</td>
<td></td>
</tr>
<tr>
<td>D(C(A(3),B(4,1)),1)</td>
<td>+8</td>
<td></td>
</tr>
</tbody>
</table>
```

Explanation:

- Line 1 defines a one-dimensional label A(3). The subscript value is 3.
- Line 2 defines a two-dimensional label B(4,1) with subscript values 4 and 1.
- Line 3 defines a two-dimensional label C(A(3),2) with subscript values A(3) and 2.
- Line 4 defines a two-dimensional label D(C(A(3),B(4,1)),1) with subscript values C(A(3),B(4,1)) and 1.

Dimensioned labels may not be defined to be external to the program assembly. If used within procedures (see Section 3), the dimensioned labels may be defined as accessible at lower levels by appending the appropriate number of asterisks immediately following the label and before the left parenthesis.

Dimensioned labels may be defined to have a value in magnitude of \(2^{36} - 1\) or less. If any item used in defining the value of the expression is a double-word item (see 1.4), the label has a double-word value (see 2.2).

The value of a dimensioned label may be redefined in the course of the assembly without resulting in a 'D-flag'.

If reference is made to an undefined member of a defined set of dimensioned labels, the value of the undefined item is assumed to be a defined zero. If no member of the set is defined, the value is zero and an external reference is made to the label.
Example:

```
000001  U  00  00000  70  0000  +  A,12  00  A
000002  +  1 .. 12  00
000003  U  00  00000  70  0000  +  B,12  00  B(1)
000004  +  1 .. 12  00
000005  END
```

**PROGRAM SIZE:**  00  00002

**EXTERNAL OR UNDEFINED REFERENCES:** A

Explanation:

- Line 2 references the label A(1). Since no member of the set A(i) is defined, an external reference to A is made.
- Line 3 defines the set B(i) in general and the member B(1) in particular.
- Line 4 references an undefined member of the set B(i). Its value is taken to be zero.

If reference is made to a dimensioned label, some member of which was previously defined with a smaller dimensionality, an expression error results, and the value of the referenced label is taken to be zero.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>A(1,)</td>
<td>EQU</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>LLK</td>
<td>A(1,2)</td>
</tr>
</tbody>
</table>

As stated previously, the dimensionality of a subscripted label is constant. As a result, all members of a set of dimensioned labels must have the same number of subscripts. An expression error results if a subscripted label is defined at a different dimensionality than another member of the same set, that is, with different subscript values but using the same label.

While the user defines the values of a particular dimensioned label, the assembler internally defines values for the label with lower dimensionalities. These may be referenced (but not defined) in the course of the assembly. For example, if the label A(1,2,3,4) is defined, the labels A, A(1), A(1,2), and A(1,2,3) are internally defined by the assembler. (Note that the name of a dimensioned label must be unique and may not duplicate a simple label.) If a dimensioned label is defined, all labels of lower dimensionality having the same name are therefore implicitly defined by the assembler. The values associated with these assembler-defined labels is described in the following paragraphs.
An n-dimensional set of labels, \( A(s_1, s_2, s_3, \ldots, s_n) \) is defined. Many different values of each of the subscripts \( s_i \) may have been used in defining the set of labels. Each subscript \( s_i \) has been used \( n_i \) times; there are \( n_i \) different subscript values \( s_i \).

The set of labels defined is:

\[
\begin{align*}
A(1,2,3) \\
A(5,7,3) \\
A(5,8,3) \\
A(7,2,2) \\
A(8,9,0) \\
A(1,2,4)
\end{align*}
\]

Then: \( n_1 = 4 \) because there are four different subscript values defined in the first dimension;

for \( s_1 = 1, n_2 = 1 \)

because only one subscript value \( s_2 = 2 \) has been defined;

for \( s_1 = 5, n_2 = 2 \)

because two values \( s_2 = 7 \) and \( 8 \) have been defined with the same subscript \( s_1 = 5 \);

for \( s_1 = 7 \) and \( s_2 = 8, n_2 = 1 \)

because one value \( s_2 = 2, s_2 = 9, s_3 = 4 \) have been defined with each of the subscripts \( s_1 = 7 \) and \( s_1 = 8 \);

for \( s_1 = 1 \) and \( s_2 = 2, n_2 = 2 \)

because there are two values \( s_3 = 3, s_3 = 4 \) with the same subscripts \( s_1 = 1 \) and \( s_2 = 2 \).

The dimensioned labels of the form \( \text{label}(s_1, s_2, \ldots, s_j) \), where \( j < n \), are defined by the assembler to have values equal to the number of different subscripts used in the next higher dimension specification.

Example:

\[
\begin{align*}
000001 & \quad 000002 & \quad 000003 & \quad 000004 & \quad 000005 & \quad \ldots & \quad 000014 \\
000006 & \quad 000007 & \quad 000008 & \quad 000009 & \quad 000010 & \quad \ldots & \quad 000015 \\
000016 & \quad \ldots & & & & & \\
\end{align*}
\]

```plaintext
/*
A(1,2,3) EQU 100
A(5,7,3) EQU 200
A(5,8,3) EQU 300
A(7,2,2) EQU 400
A(8,9,0) EQU 500
A(1,2,4) EQU 600
*/

*+A(1,2,3)
*+A(5,7,3)
*+A(5,8,3)
*+A(7,2,2)
*+A(8,9,0)
+(*A(1,2,4))
END
```
Explanation:

- Lines 2 through 7 define a set of dimensioned labels A.
- Line 9 generates the value of the label A(1,2,3).
- Line 10 generates a number equal to the number of different subscript values \( s_1 \) defined in the set. \( A = 4 \) because \( n_1 = 4 (s_1 = 1, 5, 7, 8) \).
- Line 11 generates a number equal to the number of different subscript values \( s_2 \) defined in the set \( A \) with \( s_1 = 1 \). \( A(1) = 1 \) because only \( s_2 = 2 \) has been defined with \( s_1 = 1 \).
- Line 12 generates the value \( n_2 \) for \( s_1 = 5 \).
  \[ n_2 = 2 \text{ because } s_2 = 7 \text{ and } 8 \text{ for } s_1 = 5. \]
- Line 13 generates the value \( n_2 \) for \( s_1 = 7 \).
  \[ n_2 = 1 \text{ because only } s_2 = 2 \text{ for } s_1 = 7. \]
- Line 14 generates the value \( n_3 \) for \( s_1 = 1 \) and \( s_2 = 2 \).
  \[ n_3 = 2 \text{ because } s_3 = 3 \text{ and } 4 \text{ for } s_1 = 1, s_2 = 2. \]
- Line 15 generates the value \( n_3 \) for \( s_1 = 5 \) and \( s_2 = 9 \).
  \[ n_3 = 0 \text{ because no value with } s_2 = 9 \text{ has been defined.} \]

<table>
<thead>
<tr>
<th>Label</th>
<th>Value</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>A(1,2,3)</td>
<td>100</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(5,7,3)</td>
<td>200</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(5,8,3)</td>
<td>300</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(7,2,2)</td>
<td>400</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(8,9,0)</td>
<td>500</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(1,2,4)</td>
<td>600</td>
<td>explicit*</td>
</tr>
<tr>
<td>A(1)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(5)</td>
<td>2</td>
<td>implicit</td>
</tr>
<tr>
<td>A(7)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(8)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(1,2)</td>
<td>2</td>
<td>implicit</td>
</tr>
<tr>
<td>A(5,7)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(5,8)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(7,2)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(8,9)</td>
<td>1</td>
<td>implicit</td>
</tr>
<tr>
<td>A(9) and all</td>
<td>others</td>
<td>0</td>
</tr>
<tr>
<td>others</td>
<td></td>
<td>implicit</td>
</tr>
</tbody>
</table>

*See foregoing example.*
The purpose of using dimensioned labels as opposed to simple labels may vary. The DO directive and procedures are capable of generating more than one word of data or series of instructions. Combined with these tools, dimensioned labels provide an extremely convenient method for manipulating arrays of any desired dimension.

1.3.1.4. Location Counter Declaration

When a program element is assembled, relocatable object code is produced as a result of the assembly. When the assembled program is loaded by the loader, the actual address values are assigned. The relocatable code produced by the assembler is therefore relative to a base address assigned by the loader when the program is executed. A location counter specifies under which base address a particular word is to be generated. There are 16 location counters (0-15) within any one assembly. Any location counter may be used or referenced in any sequence. The loader regroups the data generated under the various location counters so that each appears in memory as though the code within the location counter was generated contiguously.

A program remains under control of location counter 0 if no location counter is explicitly specified. When a specific location counter is specified, all subsequent coding is generated under its control until another location counter is specified.

A specific location counter may be activated by $(n)$ as the first entry in the label field, where $n$ represents an expression whose value is within the range of 0 through 15 and denotes the location counter to be activated.

Coding may be present in the same statement which defines a new location counter. If this is done, the code generated will be under control of the new location counter. If a label is desired on a line of code which also defines a new location counter, the format is:

```
$(n),label operation operand
```

If a symbol is used in defining the location counter, it must have been previously defined.

Example:

```
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000000
```
Explanation:

- Line 2 generates an LLK 5 instruction under location counter 0.
- Line 3 transfers control to the address denoted by LABEL, which is not necessarily the next address because it is defined under a different location counter.
- Line 4 defines LABEL under location counter 5 and generates an ALK 3 instruction under location counter 5.
- Line 6 transfers control back to the next address under location counter 0.
- Line 7 reactivates location counter 0.
- Line 8 generates a procedure call ERRORS. The transfer made in line 6 will be to this address.

1.3.2. Operation Field

The operation field defines the purpose of the symbolic statement. The operation field starts with the first nonblank character following the label field. If no label field value is present, at least one blank character must be coded before defining the operation field. The operation field may contain any one of the following:

- a mnemonic operation code identifying which instruction is to be generated;
- an assembler directive specifying some special function to be performed by the assembler (see Section 2);
- a FORM reference specifying that a data word is to be constructed according to the format defined by the FORM directive (see Section 2);
- a procedure reference specifying that some procedure is to be assembled (see Section 3); or
- a data word generating code specifying that one or more words of data constants are to be generated.

The operation field must be terminated by at least one blank character unless:

- a procedure reference is made,
- a data generating code is defined, or
- a period is used to terminate the entire statement.

If a procedure reference is made, the operation field may be terminated by a comma followed by procedure parameters. If a data generation code is defined, the data word may immediately follow the identifier.

The content of the operation field determines the value of the active location counter. If an instruction is generated, the location counter is incremented by 1 or 2 depending on whether an 18- or 36-bit instruction is to be generated. If an assembler directive is referenced, the location counter value may or may not be advanced depending on the specific directive. A FORM reference may cause the location counter to be advanced by one or two depending on the specified FORM directive. A procedure reference may cause the location counter to be advanced by an indefinite value, depending entirely on the definition of the procedure sample.
A data word generating code will cause the location counter to be advanced depending on the number of words generated.

Example:

```
000001 00 00000 36 0003
000002 00 00001 00 0002
000003 U 00 00002 204511
000004 00 00003 463196
000005 / FR FORM 0,12
000006 FR D Label FR CAL/PARI
000007 Label +10.3
END
```

Explanation:
- Line 2 specifies generation of an LBK instruction.
- Line 3 is an assembler directive defining the format FR.
- Line 4 is a FORM reference.
- Line 5 is a procedure reference on the procedure PR CALL.
- Line 6 is a data constant.

1.3.3. Operand Field

The operand field starts with the first nonblank character following the operation field. The components of the operand field are called expressions or subfields and define the information necessary to complete the type of statement specified by the operation field.

The operand of a mnemonic instruction or data constant requires only one expression which is terminated by a blank character.

Several of the assembler directives do not require an operand. Others require several expressions. When groups of expressions are used, they are separated by commas. A group of such expressions is referred to as a list of expressions. Procedures may permit multiple lists of expressions. When omitting a subfield other than the first or last subfield, the construction comma−zero−comma (,,) or two contiguous commas (,,) is necessary. Ending subfields may be omitted entirely if unnecessary.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>LLK</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>SL</td>
<td>TAG</td>
<td></td>
</tr>
<tr>
<td>MOVE</td>
<td>10</td>
<td>FROM HERE TO THERE</td>
</tr>
<tr>
<td>CPL</td>
<td>FORM 3,5,10</td>
<td></td>
</tr>
</tbody>
</table>
Explanation:

- Line 1 is a mnemonic instruction. The operand field contains an expression whose value is 5.
- Line 2 is a mnemonic instruction. The operand field contains an expression whose value is the relocatable address TAG.
- Line 3 is a procedure call containing five lists of expressions.
- Line 4 is a mnemonic instruction not requiring an operand.
- Line 5 is a FORM directive. The operand field contains one list of three expressions or subfields.

1.3.4. Comment Field

The construction space—period—space (B.5) terminates a line of coding. Any additional subfields implied by the operation field are taken to be zero. Any characters following the space—period—space are printed on the assembly listing and may be used as comments to clarify the purpose of the line of code. If the operand field has been totally specified, comments may immediately follow the blank character which terminates the operand field.

1.3.5. Line Continuation

A symbolic line may be continued to the next card image. When a semicolon is encountered during the processing of the label field, the operation field, or the operand field, the next card image is read and processing continues starting with the next nonblank character. If a new list is to be defined on a continuation card, at least one space should occur before the semicolon.

If a semicolon occurs in the comment field, whether defined or implied, it is not treated as a continuation character, and the next card image is processed separately. Continuation to the next card may be specified in any of the three basic fields. In some situations, such as the first reference to a library procedure, the label and operation field must be specified on the same card image. In general, it is recommended that semicolons only be used in the operand field.

Example:

```
000001   00000000000000
000002   00000000000000
000003   00000000000000
000004   00000000000000
000005   00000000000000
000006   00000000000000
000007   00000000000000
000008   00000000000000
000009   00000000000000
000010   00000000000000
000011   00000000000000
```

1.3.6. Ejection of Paper

A slash (/) appearing in column 1 advances paper in the printer to the top of the next page. This line may not contain any coding but may contain comments. The slash prints on the new page (see 2.11).
1.4. EXPRESSIONS

An expression is an elementary item or a series of elementary items connected by operators. Blanks are not permitted within expressions. The values of elementary items can be combined through operators (see 1.4.2). The resulting value becomes the value of the expression. In addition to having an arithmetic value, each elementary item has associated with it a mode value which indicates whether the numeric value of the item is constant, that is, cannot be changed, or is relocatable, that is, relative to some base constant to be determined at some later time. This base constant is generally a storage address or drum address determined by the job loader prior to execution of the program. In combining elementary items to form an expression, the mode values of the items are also operated upon to form the mode value of the expression. When combining elementary items to form an expression, some care must be exercised to ensure that the resulting mode value of the expression is also correct (see 1.4.4).

In combining elementary items to form an expression, the symbolic statement is scanned and interpreted from left to right. Parentheses may be used to force items to be combined in a different order. All expressions within parentheses are evaluated before their results are available to be operated upon. Up to six nested levels of parentheses may be used.

1.4.1. Elementary Items

An elementary item is the smallest element of assembler code that can stand alone; an elementary item does not contain an operator.

The magnitude of the value of an elementary item may not exceed $2^{36}-1$, that is, $0777777777777$. If an elementary item is not defined, it is assigned a value of zero. Expressions containing undefined (externally referenced) elementary items may not exceed a magnitude of $2^{18}-1$, that is, $0777777$.

There are eight ways in which elementary items may be represented. They are discussed in the following paragraphs.

1.4.1.1. Symbolic Label

Any label may be used as an elementary item. The value of the item is the relocatable location counter value of the statement associated with the label. If the label was defined with an EQU directive, the item value is that of the operand expression of the EQU statement. Undefined labels have a constant zero value.

Example:

```
000001
000002
000003
000004
```

Explanation:

- Line 2 defines TAG2 to have a value equal to the relocatable location counter value of the word containing the instruction LL TAG. The operand field contains an expression formed by a single elementary item TAG. The value of TAG is defined in line 3 as the relocatable location counter value of the word containing the instruction LL TAG2.
1.4.1.2. Location Counter

The relocatable value of any of the location counters may be used as an elementary item. The symbolic representation of a location counter value reference has the form:

\[ $(expression) \]

or

\[ $ \]

If a dollar sign alone is used, the value of the elementary item is the current value of the active location counter. If a dollar sign followed by a left parenthesis is used, the expression value contained within the parenthesis defines which location counter is referenced. The value of the expression must be between 0 and 15. It should be remembered in using the $+n that some instructions increment the location counter value by 2.

Example:

```
000001
000002
000003
000004
000005
000006
000007
00 000000 000000
00 000001 000010
00 000010 000010
00 000001 000011
00 000011 000011
00 000012 002000
00 000013 000001
```

1.4.1.3. Octal Numbers

An octal number is an elementary item. An octal number consists of a group of octal integers (0–7) preceded by a 0. The value of the number is the value of the elementary item.

Example:

```
000001
000002
000003
000004
000005
00 000000 000000
00 000001 000000
00 000002 000000
00 000003 000000
00 000004 000000
00 000005 000000
```

1.4.1.3.1. Double-Precision Octal Numbers

A double-precision octal value is produced by writing an octal constant larger than 18 bits or placing a letter D immediately after the last octal digit.

Example:

```
000001
000002
000003
000004
000005
00 000000 000000
00 000001 000000
00 000002 000000
00 000003 000000
00 000004 000000
00 000005 000000
```
1.4.1.4. Decimal Numbers

A decimal number is an elementary item. A decimal number consists of a group of decimal integers (0–9) the first of which is not a zero. The value of the elementary item is the value of the number.

Example:

```
000001
000002
000003
000004
000005
```

1.4.1.4.1. Double-Precision Decimal Numbers

A double-precision decimal value is produced by writing a decimal constant whose value is larger than 0777777 or by placing a letter D immediately after the last decimal digit.

Example:

```
000001
000002
000003
000004
000005
```

1.4.1.5. Alpha Constants

Alphabetic, numeric, and special characters may be represented in 6-bit XS-3 code. When such characters are enclosed within apostrophes, the enclosed characters together form an alpha constant. The value associated with each character of the alpha constant is the 6-bit XS-3 code as defined in Table 1–1. The value of the elementary item is formed by stringing together the values associated with each character.

**NOTE:** A semicolon is a special character which is generated when enclosed by apostrophes. Therefore, it may not be used as a continuation character in an alpha constant or alpha string.

Example:

```
000001
000002
000003
000004
000005
```
The 6-bit value associated with a character in an alpha constant may be redefined through the use of the CHAR assembler directive (see 2.7).

An apostrophe may be present as a character within the alpha constant by coding two contiguous apostrophes for each apostrophe in the constant.

Example:

```
  000001  00  000001  000000
  000002  00  000001  000024
  000003  00  000002  565624
```

If the alpha constant consists of one, two, or three characters, the value of the elementary item is right-justified, zero-filled. If the alpha constant consists of four, five, or six characters, the value of the elementary item is left-justified, space-filled, and generates two words.

An alpha constant may not consist of more than six characters (see 1.5.2).

Example:

```
  000001  00  000000  000000
  000002  00  000000  000024
  000003  00  000000  000245
  000004  00  000002  242526
  000005  00  000003  242526
  000006  00  000004  270000
  000007  00  000005  242526
```

1.4.1.5.1. Double-Precision Alpha Constants

A double-precision alpha constant is one which consists of four, five, or six characters, or one which is immediately followed by the letter D.

Example:

```
  000001  00  000000  000000
  000002  00  000000  000024
  000003  00  000000  000245
  000004  00  000002  242526
  000005  00  000003  270000
  000006  00  000004  242526
```

END
1.4.1.6. Floating-Point Numbers

A floating-point number is an elementary item. The value of the elementary item is the 36-bit binary number formatted according to the hardware representation of floating-point numbers. Note that in manipulating floating-point elementary items, the assembler uses double-precision integer arithmetic so that expressions of the type

\[ 1.0 + 1 \]

result in a binary number which is the result of an integer arithmetic addition of the two elementary items.

A floating-point number is recognized by the presence of a decimal point immediately following a decimal number. The format of a floating point number is one of the following:

\[ d, d.d, d.dEse, d.Ese, d.Ee \]

where:  
- \( d \) represents one or more decimal digits,
- \( s \) represents the sign of the characteristic and may be either + or -,
- \( e \) represents one or more decimal digits which define the power of 10 by which the number is to be multiplied.

Example:

```
000001  00 00000  21400
000002  00 00001  00000
000003  00 00002  201403
000004  00 00003  660050
000005  00 00004  200000
000006  00 00005  000000
000007  00 00006  200300
000008  00 00007  000000
000009  00 00008  179431
000010  00 00009  43146
000011  00 00010  214971
000012  00 00011  406314
END
```

1.4.1.7. Parameter Reference Form

The parameter reference form (PARAFORM) is an elementary item as long as the procedure sample is being processed. The definition, explanation, and use of paraforms are given in Section 3.
1.4.1.8. Line Items (Literals)

A line item is any symbolic line, less label, enclosed in parentheses. Line items may be elementary items.

A literal is represented as an expression enclosed within parentheses and without connecting operators. The assembler then generates a word containing the expression value, and this word appears in a literal table at the end of the program. The value of the line item is the address of the generated constant.

Duplicate literals do not appear in the literal list. When location counters are used, the literals appear at the end of the coding associated with a particular counter with only duplicated literals for that particular counter eliminated (see 2.16).

Literals may be double-precision if the symbolic line is a single subfield data of the double-precision form. The value of this expression is the address of the first word of the literal.

Line items within line items are permitted up to five levels. If an operator immediately precedes an item enclosed within parentheses, the item is not a literal.

Example:

```
000001 000002 000003 000004 000005 000006 000007 000008
000002 000003 000004 000005 000006 000007 000008 000009
000010 000011 000012 000013 000014 000015 000016 000017
000018 000019 000020 000021 000022 000023 000024 000025
000026 000027 000028 000029 000030 000031 000032 000033
```

1.4.2. Operators

There are 12 operators in the assembler which designate the method, and implicitly the sequence, to be employed in combining elementary items within a subfield. Blanks are not permitted within an expression. Evaluation of an expression begins with the substitution of values for each elementary item. The operations are then performed from left to right in hierarchical order as listed in Table 1–2. All the operators listed are assembly-time operators.

The operation with the highest hierarchy number is performed first; operations with the same hierarchy number are performed from left to right. To alter this order, parentheses may be employed but care should be taken to avoid redundant parentheses which may result in the generation of a literal.
If an elementary item or an expression is enclosed in parentheses and an operator appears adjacent to the parentheses, the function of the parentheses is that of algebraic grouping. The value of this quantity is the algebraic solution of the items or expression enclosed in parentheses. This value should not be confused with the value produced by a literal and, therefore, is not an address.

<table>
<thead>
<tr>
<th>HIERARCHY</th>
<th>OPERATOR</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest 6</td>
<td>*/</td>
<td>$a/b$ is equivalent to $a^2b$</td>
</tr>
<tr>
<td>5</td>
<td>*</td>
<td>arithmetic product</td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>arithmetic quotient</td>
</tr>
<tr>
<td></td>
<td>//</td>
<td>covered quotient ($a/b$ is equivalent to $a + b - 1$)</td>
</tr>
<tr>
<td>4</td>
<td>+</td>
<td>arithmetic sum</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>arithmetic difference</td>
</tr>
<tr>
<td>3</td>
<td>**</td>
<td>logical product (AND)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$10$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$110$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$000$</td>
</tr>
<tr>
<td>2</td>
<td>++</td>
<td>logical sum (OR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$10$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$111$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$010$</td>
</tr>
<tr>
<td>2</td>
<td>--</td>
<td>logical difference (EXCLUSIVE OR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$10$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$101$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$010$</td>
</tr>
<tr>
<td>Lowest 1</td>
<td>=</td>
<td>$a = b$ has the value of 1 if true, 0 if otherwise</td>
</tr>
<tr>
<td></td>
<td>&gt;</td>
<td>$a &gt; b$ has the value of 1 if true, 0 if otherwise</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>$a &lt; b$ has the value of 1 if true, 0 if otherwise</td>
</tr>
</tbody>
</table>

Table 1-2. Hierarchy of Operators

In the absence of parentheses, the rules of priority determine the sequence in which operations are performed within an expression. When two or more operators of the same priority are used, the sequence of interpretation is from left to right. The following two sample problems illustrate this point:

PROBLEM 1: $9 - 2 * 3 + 12 * 6$ The result is 7.

after step 1 $9 - 6 + 12 * 6$
after step 2 $3 + 12 * 6$
after step 3 $3 + 4$
after step 4 $7$
PROBLEM 2:  
((9-(2\times3/4))+12)**6  
The result is 4.

- after step 1  
  ((9-1)+12)**6
- after step 2  
  (8+12)**6
- after step 3  
  12**6
- after step 4  
  4

1.4.2.1. Shift Exponent (*)

The shift exponent allows the programmer to enter a number and specify its  
binary positioning to the assembler. The shift may be left or right according to  
the sign of the exponent (-b produces a right shift). \(x^b\) is equivalent to  
\(x \times 2^b\).

If the sign of the exponent is positive, a left-circular shift of the number is  
performed. If the sign of the exponent is negative, a right-arithmetic shift of  
the number is performed.

Example:

| 0000001 | 00 00000 000040 | 000103 | 00 00001 000033 | 000009 | 00 00002 777770 | 000005 | 00 00003 700000 | 000006 | 00 00004 |
|---|---|---|---|---|---|---|---|---|
| 000001 | 000002 | 000003 | 000004 | 000005 | 000006 | 000007 | 000008 |

1.4.2.2. Arithmetic Product (*)

The integer value of the first item, the multiplicand, is multiplied by the integer  
value of the second item, the multiplier, to produce a product which becomes the  
value of the expression or next item.

Example:

<table>
<thead>
<tr>
<th>0000001</th>
<th>00 00000 000020</th>
<th>000105</th>
<th>00 00001 000040</th>
<th>000009</th>
<th>00 00002 000005</th>
<th>000005</th>
<th>000006</th>
<th>000007</th>
<th>000008</th>
</tr>
</thead>
<tbody>
<tr>
<td>000001</td>
<td>000002</td>
<td>000003</td>
<td>000004</td>
<td>000005</td>
<td>000006</td>
<td>000007</td>
<td>000008</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1.4.2.3. Arithmetic Quotient (/)

The integer value of the first item, the dividend, is divided by the integer value of the second element, the divisor, and the resultant quotient becomes the value of the expression or next item.

Example:

```
000001
000002  00 000000  000002
000003  00 000001  000002
000004  00 000002  000000
000005  00 000003  000000
000006
```

Note that the remainder of the division is discarded and that the quotient resulting from a divide must be less than 2\(^{18}\)-1.

1.4.2.4. Covered Quotient (//)

The covered quotient operates the same way as the arithmetic quotient with the following exception. If the remainder of the division is greater than zero, one is added to the integer value of the quotient. The resulting integer is substituted in the expression. The covered quotient may be expressed in the following formula:

\[
a//b = \frac{a + b - 1}{b}
\]

Example:

```
000001
000002  00 000000  000002
000003  00 000001  000004
000004  00 000002  000004
000005
```

1.4.2.5. Arithmetic Sum (+)

The arithmetic sum operator produces the algebraic integer sum of the values of two items.

Example:

```
000001
000002  00 000000  000007
000003  00 000001  12 0003
000004  00 000002  000065
000005  00 000003  000250
000006  00 000004  000250
000007
```

+5/2
+6/3
+2*5/3
+2*(5/3)
END
1.4.2.6. Arithmetic Difference (-)

The arithmetic difference operator produces the algebraic integer difference between the values of two items.

Example:

```
000001
000002
000003
000004
000005
000006
```

```
00 000001 000002
00 000001 000003
00 000002 000004
00 000003 000005
```

```
* /\ 12 0002
```

```
000004
000005
```

```
000001
```

```
000002
```

```
000003
```

```
000004
```

```
000005
```

```
000006
```

1.4.2.7. Logical Product (**)

The logical product operator (AND) produces the logical product of the values of two items.

Example:

```
03**05
```

```
The result is 01.
```

```
000011
```

```
** 000101
```

```
000001
```

1.4.2.8. Logical Sum (++)

The logical sum operator (OR) produces the logical sum of two items.

Example:

```
03++05
```

```
The result is 07.
```

```
000011
```

```
++ 000101
```

```
000111
```

1.4.2.9. Logical Difference (--)  

The logical difference operator (XOR) produces the logical difference between the values of two items.

Example:

```
03--05
```

```
The result is 06.
```

```
000011
```

```
-- 000101
```

```
000110
```
1.4.2.10. Equal (=)

The integer value of the first item is compared with the integer value of the second item. If the two values are equal, the result of the operation is a binary 1. If they are not equal, the result of the operation is a binary 0.

Example:

```
000001
000002
000003
000004
/ * EQU A
      LLK
      ENO
A = 5
```

1.4.2.11. Greater Than (>)

The integer value of the first item is compared with the integer value of the second item. If the value of the first item is greater than the value of the second, the result of the operation is a binary 1. If the integer value of the first item is less than or equal to the second, the result of the operation is a binary 0.

Example:

```
000001
000002
000003
000004
000005
000006
/ * EQU A
      LLK
      ENO
A = 5
```

1.4.2.12. Less Than (<)

The integer value of the first item is compared with the integer value of the second item. If the value of the first item is less than the value of the second item, the result of the operation is a binary 1. If the first value is greater than or equal to the value of the second, the result of the operation is a binary 0.

Example:

```
000001
000002
000003
000004
000005
000006
/ * EQU A
      LLK
      ENO
A = 5
```
1.4.3. Interbay Offset Operator (!)

The interbay offset operator (IBOO) is a special operator recognized by the assembler which operates only on the mode of an expression. When the IBOO operator is present in an expression, a flag is set in the relocation output which causes the loader to relocate the data word in a special manner. If used, the IBOO operator must follow an elementary item, and may be followed by an operator.

Example:

```
000001 00 000000 32 W003 /.* L8 (LABEL1)
000002 00 000001 12 W004 L8 (LABEL1+) LABEL +0
000003 00 000002 000000 END
000004 00 000003 000002
000005 00 000004 000003
```

The purpose of the IBOO operator is to facilitate the accessing of storage in different bays.

Consider the following ways of accessing the contents of location FROM, which may be located anywhere in storage.

Examples:

```
000001 00 000000 12 W001
000002 00 000001 52 0013 ANL BAY
000003 00 000002 44 0010 SL FROMR
000004 00 000003 12 W004
000005 00 000004 16 0010 SL FROMR
000006 00 000005 44 0011 LL FROMR
000007 00 000006 32 W006
000008 00 000007 000000 END
000009 00 000008 000000
000010 00 000009 000000
000011 00 000010 000000
000012 00 000011 000000
000013 00 000012 000000
000014 00 000013 000000
```

```
000001 00 000000 32 W001
000002 00 000001 52 0013 ANL BAY
000003 00 000002 13 0010 SL FROMR
000004 00 000003 5733 00 END
000005 00 000004 5733 00
000006 00 000005 5733 00
000007 00 000006 5733 00
000008 00 000007 12 0010 LL FROMR
000009 00 000008 000000 END
000010 00 000009 000000
000011 00 000010 000000
000012 00 000011 000000
000013 00 000012 000000
```

```
000001 00 000000 32 W001
000002 00 000001 52 0013 ANL BAY
000003 00 000002 13 0010 SL FROMR
000004 00 000003 5733 00 END
000005 00 000004 5733 00
000006 00 000005 5733 00
000007 00 000006 5733 00
000008 00 000007 12 0010 LL FROMR
000009 00 000008 000000 END
000010 00 000009 000000
000011 00 000010 000000
000012 00 000011 000000
000013 00 000012 000000
```

```
000001 00 000000 32 W001
000002 00 000001 52 0013 ANL BAY
000003 00 000002 13 0010 SL FROMR
000004 00 000003 5733 00 END
000005 00 000004 5733 00
000006 00 000005 5733 00
000007 00 000006 5733 00
000008 00 000007 12 0010 LL FROMR
000009 00 000008 000000 END
000010 00 000009 000000
000011 00 000010 000000
000012 00 000011 000000
000013 00 000012 000000
```

```
000001 00 000000 32 W001
000002 00 000001 52 0013 ANL BAY
000003 00 000002 13 0010 SL FROMR
000004 00 000003 5733 00 END
000005 00 000004 5733 00
000006 00 000005 5733 00
000007 00 000006 5733 00
000008 00 000007 12 0010 LL FROMR
000009 00 000008 000000 END
000010 00 000009 000000
000011 00 000010 000000
000012 00 000011 000000
000013 00 000012 000000
```
Each of the three foregoing methods has particular advantages. The first example uses six instructions to set up a bay-relative address. Subsequent references use two instructions. The disadvantage comes about if many different locations are to be accessed in this manner.

The second example is disadvantageous if frequent accesses have to be made because four instructions are used each time.

The third example still uses three instructions each time and is valid only if FROM is an external reference. If FROM is defined within the assembled program, the LSR operand specification should be coded as:

\[ \text{LSR } 020 + \text{FROM} - (\text{FROM}**0777777) \].

The IBOO operator causes the loader to relocate the specified value as follows:

\[ (\text{VALUE}) + (\text{REL. BASE}) - (\text{BAY IN WHICH VALUE IS STORED}) \].

As a result, the above access may be performed as follows:

```
000001 000002 00 000000 32 0002 /
000003 00 000001 13 0000
000004 00 000002 000000
```

1.4.4. Expression Modes

As stated previously, each elementary item has both an arithmetic and a mode value. When operators are used to combine elementary items to form an expression, the mode values of the elementary items are combined also to form the mode of the expression.

Table 1–3 gives the rules for determining whether the result of a binary operation is relocatable.
### Table 1-3. Rules for Determining whether Results of Binary Operations are Relocatable

<table>
<thead>
<tr>
<th>LEVEL</th>
<th>1st ITEM</th>
<th>OPERATOR</th>
<th>2nd ITEM</th>
<th>RESULT</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Any</td>
<td>&lt;, =, &gt;</td>
<td>Any</td>
<td>Not relocatable</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Any</td>
<td>+,.-,--</td>
<td>Any</td>
<td>Not relocatable</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>Any</td>
<td>**</td>
<td>Any</td>
<td>Not relocatable</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Not relocatable Relocatable</td>
<td>+,-</td>
<td>Not relocatable Relocatable</td>
<td>Not relocatable Relocatable</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Not relocatable Relocatable</td>
<td>+,-</td>
<td>Relocatable Relocatable</td>
<td>Relocatable Relocatable</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Any</td>
<td>*/</td>
<td>Any</td>
<td>Not relocatable</td>
<td>2,3</td>
</tr>
<tr>
<td>6</td>
<td>Any</td>
<td>*/</td>
<td>Any</td>
<td>Not relocatable</td>
<td>2</td>
</tr>
</tbody>
</table>

#### NOTES:

1. The difference between two relocatable quantities under the same location counter is not relocatable.

2. Except as noted for level 4, the relocation error flag (R) is set for these operations.

3. Multiplication of a relocatable quantity by an absolute 1, or absolute 0 by a relocatable quantity is relocatable. Multiplication by absolute 0 is absolute 0. In either case, no error flag is set.

The mode values associated with a line of code may be examined by using the M option on the ASM control card (see Section 4).

### 1.5. DATA WORD GENERATION

A + or - in the operation field followed by a single subfield generates one or more data words. The + or - sign may be separated from the subfield by any number of blanks. If the first item in the expression is a number or an alpha constant, the + or - may be omitted. If the mode value of the operand expression signifies that the data word is double-precision, two 18-bit words are generated. In the absence of a + sign, the value of a number is taken to be positive.

The operand field of a data generation statement may contain:

- an expression or elementary item
- an alpha string
- a double-precision floating-point number
1.5.1. Data Word Expressions

The operand field or operation field may contain an expression. A data word consisting of the value of the expression is generated.

Example:

```
000001 00 000000 000005  */
000002 00 000001 000002  +5
000003 00 000002 000004  T A G  +5 +1
000004 00 000003 201+00  +1,0
000005 00 000004 000000  +5D
000006 00 000005 000000  +5G
000007 00 000006 000001  (T A G)
000008 00 000007 000012  (T A G)
000009 00 000008 001137  +2D+(27*2)+037
000010 00 000009 000011  END
```

1.5.2. Alpha Strings

An alpha string consists of a series of alphabetic, numeric, and special characters enclosed within apostrophes. Two successive apostrophes within the string are equivalent to a single apostrophe which does not signify the end of the string. For each three characters in the string, one 18-bit data word is generated which consists of an alpha constant equal to the binary equivalent of the three characters.

Characters are left-justified, spacefilled unless the string consists of less than three characters. In this case, an alpha constant (right-justified, zerofilled) is generated.

Example:

```
000001 00 000000 663334  */T H I S  I S  A N  A L P H A  S T R I N G*
000002 00 000001 650024
000003 00 000002 650024
000004 00 000003 500024
000005 00 000004 655233
000006 00 000005 240045
000007 00 000006 665434
000008 00 000007 503200
000009 00 000008 0000024
000010 00 000009 0000024
```

1.5.3. Double-Precision Floating-Point Numbers

Double-precision floating-point numbers may be generated which conform in format to the conventions established in the FORTRAN compiler. A double-precision floating-point number consists of three 18-bit words. The first word contains the characteristic; the second and third contain the mantissa. If a floating-point elementary item occurs which specifies more than 27 bits of significance, or which contains the letter D in the exponent instead of the letter E, a double-precision floating-point format is generated.

Example:

```
000001 00 000010 040007 1.02
000002 00 000001 310000 2.3456789
000003 00 000003 040001
000004 00 000004 236419 0.123
000005 00 000004 510210
000006 00 000001 037755
000007 00 000007 535740
000008 00 000010 501437
```

1.6. DOUBLE-PRECISION EXPRESSIONS

As previously stated, several elementary items may be specified to be double-precision. If an expression contains a double-precision item, the expression is said to be a double-precision expression. When a double-precision expression is used to generate data, two words are generated. If the line item specified in a literal is a double-precision item, the literal value is the address of the first of the two words generated in the literal table.

The following restrictions exist when generating double-precision data words.

- An expression which contains an external reference may not be defined as a double-precision expression.
- Simple labels may be defined to have a value which exceeds $2^{18} - 1$, but if such labels are used to generate a data constant, only one word is generated which consists of the least significant 18 bits of the value of the label.

Example:

```
000001 00 000010 040007
000002 00 000001 310000
000003 00 000003 040001
000004 00 000004 236419
000005 00 000004 510210
000006 00 000001 037755
000007 00 000007 535740
000008 00 000010 501437
```

```
000009 00 000006 10 0010
000010 00 000007 12 0011
000011 00 000010 242526
000012 00 000011 273031
000013 00 000012 201400
000014 00 000013 000000
000015 00 000014 5010 00
```
2. ASSEMBLER DIRECTIVES

2.1. GENERAL

The assembler provides a series of special directives which provide the means to control or direct the generation of object code. The symbolic assembler directives control or direct the assembly processor just as the hardware operation codes control or direct the central processor. The assembler directives are represented by mnemonics written in the operation field of a symbolic line of code. The directives are used to equate the expressions, control the location counter, format the object code, and control the generation of object code. The general format for the directives is:

```
label directive specification
```

The manner in which the assembler interprets each directive varies and is described in detail in this section.

2.2. EQU DIRECTIVE

The EQU directive is used to equate the symbolic label in the label field to the value of the expression in the operand field. Thereafter, this label may be used or referenced in operand expressions. The operand consists of one list of one expression. The format is:

```
label EQU e
```

Except in the case of dimensioned labels, redefinition of a label causes the statement to be flagged as duplicate; however, the value of the latest expression is used when a reference to the symbolic label is made. All statements referencing such a label are also flagged. When a directive is written which affects the value of the location counter and which uses a label defined in an EQU directive to do this, the EQU directive which defines the value of the label must occur first.

When the operand expression of the EQU directive is another label, this label must have been previously defined in the program assembly or not defined at all. If the label referenced is defined after it is referenced, the statement is flagged as doubly defined. If the label referenced is not defined, it becomes an external reference. Subsequent references to the label defined through an EQU directive as equal to an external label reference the external label. The label defined in this manner may not itself be externally defined.
Example:

```
0010151  QASM.M  T2-1
0010001  UNIVAC 418-111 ASSEMBLY -- MAR 11 1970  0010151
0010002  CODE EQU 1
0010003  XCDE EQU 64*(CODE+1)
0010004  ZCDE EQU 0770101+XCDE
0010005  00 000000 70 0000 LABEL LLK 5
          + 6,12 00
0010006  LAB2 EQU LABEL
0010007  D
0010008  000005  DLR EQU 5
0010009  000006  DLR EQU 6
0010010  00 000001 000006 +DLR + 18 00
          + DLB2
0010011  U  00 000002 000000
          + 18 00 CODE +DLB2
0010013  D  000001  DLR EQU DLR +DLB2
0010014  D  000001  DLR EQU DLR +DLB2
          + 18 00
0010015  D  000001  DLR EQU 1
0010016  D  000001  DLR EQU 1 +DLB2
          + 18 00
0010017  U  000000  ULB EQU EXOEF
0010019  U  00 000005 70 0001 EXOEF LLK ULB=1
          + 6,12 00 EXOEF
0010020  U  000000  ELB* EQU EXOEF + ILLEGAL
0010022  U  000000

*** SUMMARY ***

PROGRAM SIZE: 00 000000
EXTERNAL OR UNDEFINED REFERENCES: EXOEF
EXTERNAL DEFINITIONS: ELB
DOUBLY DEFINED LABELS: DLR DLR
```

Explanation:

- Line 2 defines CODE to have a value of 1.
- Line 3 defines XCDE to have a value of 64.
- Line 4 defines ZCDE to have a value of 0770101.
- Line 6 defines LAB2 to have a value which is relocatable and equal to the location counter value assigned to line 5.
- Lines 8 through 10 illustrate that D flags are generated if a label is redefined.
- Lines 12 through 15 illustrate forward referencing of a label and the associated dangers in that a reference to the label is different depending on where the reference is made.
• Lines 17 and 18 illustrate indirect external referencing.
• Line 20 illustrates an illegal use of external referencing and external definition.

The magnitude of the value of the operand field may be 36 bits. However, double-word data generation may only be used through EQU directives using dimensioned labels.

Example:

```
000001 00 000000 000000
000002 00 000000 000000
000003 00 000001 000001
000004 00 000002 000000
000005

/*
A EQU 01000000
*/
000006 00 000000 000000

EQU 01000000

B(1) EQU 01000000

Example:

- Line 2 defines the label A to have a value of 01000000.
- Line 3 generates only one data word equal to the least significant 18 bits of the value of A (sign extended). A zero is therefore generated.
- Line 4 defines the value of B(1) to be 01000000.
- Line 5 generates two data words, 1 and 0.

2.3. RES DIRECTIVE

The RES directive is used to redefine the value of the active location counter. If the sign of the expression in the operand field is positive, an area of main storage is reserved (buffer). The label, if used, is assigned to the location counter value prior to changing it; that is, it refers to the first word of the reserved area if the operand field is positive. The format is:

```
label RES e
```

Symbols appearing in the operand field must be defined prior to the use of the RES directive.

In redefining the value of the location counter, no code is generated; that is, zeros are not generated for the reserved area. Because the loading of a program is preceded by clearing its main storage area, the RES directive, when used to define work area buffers, effectively defines their value as zero.

Example:

```
000001
000002
000003 00 000000 000000
000004 00 000000 000000
000005 00 000000 000000
000006 00 000000 000000
000007

/*
I WORK EQU 2
*/
000008 70 00005
000009 70 00003

RES 6

LLK >1 , RES -1

LLK 3

END
```
Explanation:

- Line 3 reserves a 56-word work area.
- Line 4 generates an instruction LLK 5.
- Line 5 generates an LLK 3 at the location following the LLK 5; or, if I>1, the LLK 3 in line 6 is generated at the same location counter value resulting in erasing the LLK 5.

**NOTE:** The relocatable object code produced by the assembler is such that the generated code is read in a single drum access by the loader as long as the code is continuous, that is, as long as the location counter value increases continuously. The RES directive may cause a break in the sequence of code generated. In the same way, a change in the location counter under which code is generated causes a break in the sequence. As a result, the program load time is increased because multiple drum accesses have to be made. Judicious use of the RES directive results in faster loading of the relocatable code.

Example:

```
<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RES</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>+O</td>
<td></td>
</tr>
<tr>
<td></td>
<td>+O</td>
<td></td>
</tr>
</tbody>
</table>
```

Explanation:

- Line 1 changes the location counter value by 2. As a result, a different drum access is made by the loader.

2.4. FORM DIRECTIVE

The FORM directive describes a special word format designed by the user. The word format may include fields of variable length. The length in bits of each field is defined in the operand field of the FORM directive. The value entered in the operand field specifies the number of bits desired in each field. The format is:

```
label FORM e_1, e_2, ..., e_n
```

The number of bits specified by the sum of the values of the operand expressions must equal 18 or 36 depending on whether a single or double form word is desired. If the sum of the values of the operand expressions does not equal 18 or 36, an expression error results.

By writing the label of the FORM directive in the operation field, the form defined in that line of coding may be referenced from another part of the program. The label of the FORM line is written in the operation field and is followed by a series of expressions in the operand field. The expressions in the operand field specify the value to be inserted in each field of the generated word or words.
A reference to a specific FORM label always creates one or two words composed in the format specified. Truncation occurs and an error flag is set if a given value exceeds the space indicated in the associated field in the FORM directive.

Unless the field size of the last expression is 12 or 17 bits, the data word generated is a constant. If the last expression has a field size of 12 or 17 bits, the data word generated may be 12- or 17-bit relocatable, depending on the mode of the last parameter supplied on the FORM call line.

Example:

```
000001
000002 00 000000 007706
000003
000004 00 000001 32 0015
000005 00 000002 13 0000
000006 00 000003
000007 00 000015 00 0003
```

Explanation:

- Line 2 defines a form PTGF. Three fields are defined consisting of 12, 2, and 4 bits, respectively.
- Line 3 defines a constant P = 07706.
- Line 4 references the PTGF form and generates a data word 0770662. The first 12 bits are built from P, the next 2 bits contain a 3, and the last 4 bits contain a 2. (Note that this is an example of a PTGF call line).
- Line 5 defines a form IS. Two fields are defined consisting of 6 and 12 bits, respectively.
- Line 6 generates an LB instruction. The literal is defined to consist of a FORM reference. The first 6 bits are zero; the last 12 bits contain the address BUFAD. Since BUFAD is relocatable, the literal becomes 12-bit relocatable.
- Line 7 generates the code to load AL with the contents of BUFAD.

2.5. ODD DIRECTIVE

The ODD directive sets the currently active location counter so that the next symbolic line is assembled at the next odd address. If the location counter is already positioned at an odd address, no action is taken. The format is:

```
ODD
```
2.6. EVEN DIRECTIVE

The EVEN directive sets the currently active location counter so that the next symbolic line of code is assembled at the next even address. If the location counter is already positioned at an even address, no action is taken. The format is:

```
EVEN
```

2.7. CHAR DIRECTIVE

The CHAR directive permits selective redefinition of the values associated with alpha constants or strings (see 1.4.1.5). Unless a CHAR directive is used, the assembler uses the XS-3 code values defined in Table 1-1.

The alphabetic character A, for example, has an XS-3 value of 024. By using the CHAR directive, A may be redefined to have the value 6 (Fielddata). Unless redefined by another CHAR directive, all subsequent alpha constants and strings use the value of 6 for an A. The format of the CHAR directive is:

```
CHAR e_1,f_1,e_2,f_2,...,e_n,f_n
```

The specification field consists of a list of paired expressions $e_i$ and $f_i$; $e_i$ specifies which character is to be changed, and $f_i$ specifies the value to which the character $e_i$ is to be changed. In order to identify which character is to be changed, its XS-3 value is specified in $e_i$.

Example:

```
000001
000002
000003  00 000000  060710
000004
000005  00 000001  242526
```

```
*CHAR 'ABC'
CHAR 'ABC'
```

Explanation:

- Line 2 redefines 'A' (value 024) to 6, 'B' (value 025) to 7, and 'C' (value 026) to 8.
- Line 3 generates the alpha constant 'ABC'. As a result of the CHAR directive in line 1, the value 060710 is generated.
- Line 4 resets the values associated with 'A', 'B', and 'C' to 024, 025, and 026. Note that the characters to be changed must be referenced through their octal values because the alpha constants 'A', 'B', and 'C' have been redefined in line 2.
- Line 5 generates the alpha constant 'ABC'. Line 4 results in a value of 0242526.
2.7.1. XCHAR Directive

The XCHAR directive resets the values associated with alpha constants or strings to the XS-3 code values defined in Table 1-1. The format of the XCHAR directive is:

XCHAR

No label or operand field is present.

In the example in 2.7, the alpha constant value associated with 'A', 'B', and 'C' could have been redefined to their XS-3 value by using the XCHAR directive.

2.8. INSERT DIRECTIVE

The INSERT directive provides a method to insert symbolic code from either the user or the system library into the program which is currently being assembled. The operand consists of one list of one expression specifying the symbolic name of the program element to be inserted. The format is:

INSERT e

Insertion of symbolic code is terminated when the end-of-file sentinel following the symbolic code in the library is detected. The symbolic element to be inserted may consist of common subroutines, translating routines, translation tables, and so on. The symbolic element to be inserted may itself have an INSERT directive.

2.9. UNLIST DIRECTIVE

The UNLIST directive provides a means of selectively preventing the printing of output of sections of a program. The format is:

UNLIST

2.10. LIST DIRECTIVE

The LIST directive provides a means of conditionally resuming printing of a program after using the UNLIST directive. The format is:

LIST e

The LIST directive may have an operand. If the value of the operand expression is nonzero, printing resumes. If the value of the operand expression is zero, printing is discontinued.

2.11. SKIP DIRECTIVE

The SKIP directive provides a means of controlling page formatting of the assembly. The format is:

SKIP e

The SKIP directive may have an operand expression e. If present, e lines are skipped before resuming the assembly print. If no operand field is specified, the paper is advanced to the next page before printing is resumed.
A page eject may also be accomplished by specifying a slash (/) in column 1 of any comment card.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>/...</td>
<td>.SKIP 4</td>
<td></td>
</tr>
</tbody>
</table>

2.12. END DIRECTIVE

The END directive is used to indicate that the last line of symbolic code in a procedure or in a program has been reached. The END directive may have an operand consisting of one list of two expressions. The operand is used to indicate the starting address and operating priority, respectively, of the assembled main program. A blank operand field indicates the end of a subroutine or procedure. The format is:

```
END e1,e2
```

When the END directive terminates a program assembly, all literals accumulated during the course of the assembly are listed and generated.

2.13. GO DIRECTIVE

The GO directive, when not used within a procedure, directs the assembler to ignore all statements until the associated NAME directive, not defined within a procedure, is encountered. The NAME directive must be defined subsequent to the GO directive (forward reference). If an END directive, not signifying the end of a procedure sample, is encountered before the NAME directive, the assembly is terminated as though the NAME directive immediately preceded the END directive. The format of the GO directive is:

```
GO label
```

where label represents the label of a NAME directive (see 3.12.2).

Example: See 2.14.

2.14. NAME DIRECTIVE

The NAME directive, when not defined within a procedure sample, is used to signify a point in the assembly at which assembly of symbolic statements is to be resumed after a GO directive. The format is:

```
label NAME
```

The label field contains a six-character label which may be referenced in the operand field of the GO directive (see 3.12.1).
Example:

```
000001 000002 000003 000004 000005 000006 000007
000001 000002 000003 000004 000005 000006 000007
000001 000002 000003 000004 000005 000006 000007
```

Explanation:

- Line 2 assigns a value of 5 to the label A.
- Line 4 uses a DO directive (see 2.15) which causes the statement GO NEXT to be performed.
- Line 5 is ignored during the assembly because of the GO statement in line 4.
- Line 6 defines the label NEXT. Assembly of source code resumes starting at the next statement.

2.15. DO DIRECTIVE

The DO directive is used to process a statement conditionally or to generate data tables by processing a single statement more than once. The format of a DO line is:

```
label1 DO expression ,label2 operation operand
```

The comma divides the DO line into two parts:

- the determinant: label1 DO expression
- the DO-item: label2 operation operand

The expression following the DO directive determines how many times the DO-item is performed. Label1 is optional; if used, label1 serves as a counter reference reflecting the current number of times the DO-item has been executed.

The DO-item may be any symbolic line of coding. The DO-item may contain another DO directive.

Example of a simple DO:

```
000001 000002 000003 000004 000005 000006 000007
000001 000002 000003 000004 000005 000006 000007
000001 000002 000003 000004 000005 000006 000007
```
Explanation:

- The DO-item generates a data word +A.
- The DO-item is performed 5 times.
- Each time the value of A is incremented by 1. The first time that the DO-item is performed, the value of A is 1.

All symbols appearing in the determinant expression must be defined prior to the DO statement. If undefined symbols appear, their value will be taken as 0. If the determinant expression has a negative value, it is reset to 0 and the DO-item is not performed.

2.15.1. Conditional DO

The operators <, =, and > are relational operators and generate expressions with a value of 0 (false) or 1 (true). Whenever the determinant expression of a DO statement has a value of 0 or 1, the DO is said to be conditional. If the determinant expression value is 0, the DO-item is not performed. If the determinant expression value is 1, the DO-item is performed.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td>D0 (&gt;$&gt;07777) , LSR 020</td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

- If the current location counter value is greater than 07777, the determinant expression has a value of 1. As a result, the LSR 020 instruction is generated.

2.15.2. Nesting of DO Directives

As stated previously, the DO-item may itself be the determinant of a second DO directive. DO statements may therefore be nested to as many levels as desired.

As the final DO-item is performed, the repeat count of the innermost determinant is satisfied before processing of the next determinant resumes.

Example:
EXPLANATION:
- The DO-item \(+8 *I+J\) is generated a total of 6 times. The value \(I\) is varied from 1 to 3. For each value of \(I\), the DO-item is performed twice. The resultant data words generated are \(+011\), \(+012\), \(+021\), \(+022\), \(+031\), \(+032\).

2.16. LIT DIRECTIVE

The LIT directive is used to define a literal table under control of the active location counter. The format of a LIT statement is:

\[
\text{label} \ \text{LIT} \ e
\]

The label is optional and identifies the name of the literal table. The operand expression \(e\) is optional and determines the relative starting address of the literal table.

Through the use of the LIT directive, a number of separate literal tables can be created. Duplicate literals are eliminated within each unique literal table; however, duplicate literals may exist in separate literal tables. In the absence of a LIT directive, all literals are placed in the literal table under location counter zero. The entries in the label field of a LIT directive comply with the labeling rules as applied with the location counter declaration and label structure. However, the label may not be subscripted or suffixed by an asterisk nor may it be referenced (addresses or parameters).

A LIT directive may have a label. If a label is present, the literal table is identified by this label. Literals generated under a labeled literal table have the form:

\[
\text{label(literal)}
\]

The label refers to the literal-table name, and literal represents the literal expression.

Example:

<table>
<thead>
<tr>
<th>1</th>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LBTAB.1</td>
<td>LIT</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LL</td>
<td>LBTAB1( LLK 1)</td>
</tr>
</tbody>
</table>

If the label field of the LIT directive is left blank, literals to be placed in the defined table have the form:

\[(\text{literal})\]

Example:

<table>
<thead>
<tr>
<th>1</th>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$(1)$</td>
<td>LIT</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LL</td>
<td>$(LLK 1)$</td>
</tr>
</tbody>
</table>
Unless an operand field is present in the LIT statement, the literal table is generated under the location counter active at the time that the LIT directive occurred.

If an operand expression is present in the LIT statement, the literal table is generated starting at the address specified in the operand field of the LIT statement. The location counter of the specified starting address is used.

Literals are generated only in the second assembly pass. As a result, some care must be taken in defining the LIT directive. If the operand field specifies the literal table start address, only those literals subsequently defined for that literal table are assigned in the specified area.

Example:

```
000001  00 000000 12 0022
000002  00 000001 12 0023
000003  00 000002 12 0010
000004  00 000003 10 0024
000005  00 000004 12 0025
000006  00 000006 12 0012
000007  00 000007 12 0000
000008  00 000000 12 0019
000009  00 000001 12 0020
000010  00 000002 12 0000
000011  00 000000 12 0021
000012  00 000001 12 0022
000013  00 000002 12 0023
000014  00 000003 12 0010
000015  00 000004 12 0024

Explanation:
* Line 2 generates a literal constant 1 under location counter 0.
* Line 3 defines a literal table TAB1 under location counter 0.
* Line 4 generates another literal constant 1, but different from that generated by line 2 because different literal tables are used.
* Line 5 defines a literal table TAB2 starting at address AREA2 under location counter 0 (see line 14). The location counter specification is not used and is superfluous.
* Line 6 generates a literal constant 2 at AREA2.
* Line 7 generates a literal constant 1.0 (2 words) under location counter 0.
* Line 8 uses a lit directive to generate further literals of the type (LITERAL) under location counter 1.
```
- Line 9 generates a literal constant 7 under location counter 1.
- Line 10 defines literal table AREA1 under location counter 1 (see line 13).
- Line 11 refers to the same literal as line 7. Because the literal was defined previous to the LIT in line 10, it is generated at the end of location counter 1.
- Line 12 generates a literal constant 10 at AREA1.
- Line 13 and 14 reserve 10 words each for the literal tables AREA1 and AREA2.

2.17. INFO DIRECTIVE

The INFO directive provides a means of organizing coding assembled under various location counters into certain system-defined groups. There are six possible groups into which part or all of a program may be divided:

0 - bay-dependent
1 - bay-independent
2 - drum
3 - FASTRAND mass storage
4 - common, bay-independent
5 - common, bay-dependent

- Group 0 - bay-dependent

Group 0 consists of relocatable object code (instructions and/or constants) written in such a way that it can be relocated anywhere within a bay starting at an even address. If a program of this category exceeds 4096 words (one bay), loading and/or relocation of that program starts automatically at the beginning of a bay. If the size of the location counter is less than 4096 words, all words are allocated within one bay. Since group 0 is the most commonly used relocation mode, it is the assumed group in the absence of an INFO directive for any location counter.

- Group 1 - bay-independent

Group 1 consists of relocatable object code (mostly constants and some instructions) written in such a way that it can be allocated any available storage location regardless of bay boundaries.

- Group 2 - drum

This group is used to reserve drum area in 512 18-bit word increments at assembly time and to convey this information to the job loader. It eliminates the need for writing supervisor calls for drum buffer requests and has the added advantage of being processed by the job loader prior to loading the program. If for any reason sufficient drum area is not available, the program is not loaded until sufficient drum space becomes available. Drum space is allocated in such a way that the requested area under each location counter is contiguous unless part of the space is already allocated through an @ASG control card. Location counters of this type may not be used to generate relocatable object code.

In referencing the drum space allocated through the INFO directive, the location counter is used by the loader as the logical file number. If multiple elements within a single program reserve drum space in this manner, the space is allocated only once for the largest requested area for each location counter (file number).
- Group 3 – FASTRAND mass storage

Logically, the purpose of this group is the same as that of group 2. Hardware characteristics, however, dictate that FASTRAND allocation is kept separate from drum allocation. A FASTRAND increment is 3584 18-bit words or 1 track.

- Group 4 – common, bay-independent

This group is simply an extension of group 1, the bay-independent group. It allows separately assembled routines to share storage areas by using the same label in the INFO directives for this group. This capability is provided by the job loader which allocates storage only once for all the references of this label in the routines to be loaded for a program. The length of the storage area is chosen by the job loader to be equal to the longest of the location counter lengths.

- Group 5 – common, bay-dependent

This is an extension of group 0, the bay-dependent group. It allows separately assembled routines to share storage area by using the same label in the INFO directive for this group. This capability is provided by the job loader which allocates storage only once for all the references of this label in the routines to be loaded for a program. The length of the storage area is chosen by the job loader to be equal to the longest of the location counter lengths.

The symbolic format of the INFO directive is:

```
label INFO g I_1, I_2, I_n
```

where label is an optional symbolic label which is only meaningful to the job loader. In the case of groups 4 and 5, the label is the common block name. Labels are allowed for groups 0, 1, 2, and 3. The operand field consists of two lists of expressions. The first list represents one of the six group numbers and may consist of one expression only. The second list may consist of one or more expressions, each defining one of the specific location counters assigned to that group.

The assembler allows a maximum of 16 INFO statements which are collected and passed to the job loader.

Example:

```
000001 000002 000003 000004 000005 000006 000007 000008 000009 000010 000011 000012 000013 000014
COMMON INFO g 1,8
%G
INTABL RES 500
%G(R),TAPE1 RES 512
TAPE2 RES 512
TAPE3 RES 1024
DBUF RES 256
ARRAY RES 1000
INFO 2 6
%G(D),DBUF RES 1000//512
DBUF2 RES 2000//512
%G(D)
END
```

**SUMMARY**

```
PROGRAM SIZE: 01 00764 06 00006 08 06350
EXTERNAL DEFINITIONS: DBUF, ARRAY
```
Explanation:

- Line 2 specifies that the code generated under location counters 1 and 8 is to be considered as bay-independent common storage (group 4). The common area is identified by the name COMMON.
- Lines 3 through 9 define various buffers in the common area.
- Lines 10, 11, and 12 specify that six blocks of drum space are to be allocated. The label DBUF refers to the drum address of the first block of this drum area. The label DBUF2 refers to the drum address of the third block of this drum area.

2.18. ASM DIRECTIVE

The ASM directive is not an assembler directive; it is a library procedure. The procedure may be used to generate a series of data words (or instructions) in one statement. The format is:

```
label ASM e_1, e_2, e_3, ..., e_n
```

The label, if present, refers to the first data word generated, e_1. The operand consists of a series of expressions e_i each of which is generated as one or more data words.

Example:

```
000001 00 000000 000001
000002 00 000001 000002
00 000002 70 0001
00 000003 000000
00 000004 22527A
00 000005 270000
```

**Program Size:** 00 0006

**External or Undefined References:** Label

Explanation:

The code generated by the ASM procedure call is equivalent to the series of statements:

```
+1
+2
LLK 1
+LABEL
'ABCD'
```

The ASM procedure is illustrated in 3.7.2.
3. PROCEDURES

3.1. GENERAL

Often a program requires repetitive sequences of coding. These sequences are not necessarily identical but there is enough similarity to make the writing of these sequences mechanical. The procedure is a method employed by the assembler which permits the automatic generation and modification of repetitive coding sequences. A procedure may be generated any number of times with different parameters supplied each time it is referenced. Procedures are implemented by the PROC directive. The source code between the PROC and END directives is commonly referred to as the procedure sample. The PROC directive uses procedure samples to generate the required coding. As the assembler encounters each procedure sample, it stores the procedure and the procedure's entry points. When a call to the procedure is encountered, the assembler references the procedure entry point table, locates the procedure, and then generates the required coding. The procedure sample must physically precede any call to it in the main program unless it is defined in the library as a PROC element.

3.2. PROCEDURE MODES

Procedures can be developed in any of three modes: simple, generative, or interpretive. The differences between simple, generative, and interpretive procedures are functional differences only, not intrinsic in the manner in which the assembler analyzes them. Many procedures are actually combinations of all of them.

3.2.1. Simple Mode

The simple mode occurs when the object procedure developed is equivalent to the object procedure declared. In this mode, the procedure is used essentially to provide program legibility and avoid repetition of code. An example of a simple mode procedure is given in 3.7.3.
3.2.2. Generative Mode

The generative mode occurs if the object procedure developed is a multiple of the object procedure defined. By combining the DO directive and a simple mode procedure, the same code may be generated a number of times. An example of a generative procedure is given in 3.7.2.

3.2.3. Interpretive Mode

The interpretive mode occurs when the object procedure determines which code is to be generated, based on the parameters supplied when the procedure is called. In this mode, the PROC body provides the algorithms to be used for the generation of code. Examples of interpretive procedures are given in 3.7.4, 3.7.5, and 3.7.6.

3.3. PROCEDURE SAMPLE

A procedure sample consists of a group of statements having a PROC and an END directive as delimiters. The procedure sample is stored by the assembler so that it may be scanned when the procedure is called upon as a result of the occurrence of one of its entry points in the function field. The procedure sample is scanned at least once for each time it is called upon.

3.4. PROC DIRECTIVE

The format of the PROC directive is as follows:

```
label   PROC   operand
```

The label field contains any label not exceeding six characters. The label identifies the specific PROC and is one of the means by which the procedure may be referenced.

The operation field contains the PROC directive. This directive signals the assembler that sample coding of the procedure is to follow.

The operand field may contain zero, one, or two subfields (separated by commas). Subfield 1 contains a value specifying the maximum number of fields appearing on that procedure’s call line.

Subfield 2 of the operand field cannot be written unless a value appears in subfield 1. The value entered in subfield 2 indicates the number of words of code to be generated when the sample is referenced. Subfield 2 must be omitted in the following situations:

- if the procedure can generate a variable number of words;
- if forward references are made in the procedure;
- if external definitions are made in the procedure;
- when a label on a procedure reference line is to be assigned to a line other than the first line of the procedure;
- when a procedure call is present in the procedure which causes the assembler to bring the second procedure from the library into the procedure storage area.

Except for the foregoing conditions, subfield 2 should be used because it eliminates two subassembly passes of the procedure sample, thereby shortening assembly time.
A line terminator (\$B) must precede any comments on the PROC directive line.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPAR</td>
<td>PROC.</td>
<td>1, 1, 0</td>
</tr>
<tr>
<td>MOVE</td>
<td>PROC.</td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

- Line 1 contains the label COMPAR. Subfield 1 of the operand specifies that one field may appear on the reference line. Subfield 2 indicates that ten words are generated by the procedure.
- Line 2 has no operand field.

3.5. END DIRECTIVE

The END directive must appear at the end of each procedure. END is coded in the operation field. The label and operand fields are left blank.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD</td>
<td>PROC.</td>
<td>0, 1</td>
</tr>
<tr>
<td>LL</td>
<td>TAG</td>
<td></td>
</tr>
<tr>
<td>END</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Explanation:

- Lines 1, 2, and 3 define the procedure sample.
- Line 1 specifies that no parameters are supplied on the call line, that one word is to be generated whenever the procedure is called, and that the entry point to the procedure is LOAD.
- Line 2 contains the instruction LL TAG which is to be generated each time the PROC is called.
- Line 3 specifies the end of the procedure sample.
3.6. PROCEDURE REFERENCE

When a procedure reference is encountered at assembly time, the specified procedure sample is analyzed. If the procedure sample is contained within the assembled program, it must be defined prior to the first reference. If the procedure sample is defined in a procedure element in the user or system library, the entire PROC element will be included in the assembler PROC storage area when a call on any one of its procedures is made. In searching the libraries for a procedure entry point, the user library is searched first. Since the entire procedure element is inserted by a reference on one of its PROCs, care must be taken that no duplication of procedure entry points occurs when multiple PROC elements are inserted. To reference a procedure, a call line is used.

3.6.1. Definition of a Procedure Call Line

A procedure call line informs the assembler that generation and modification of a code sequence are to begin at this point. The operation field contains the external label of the procedure desired. The operand field contains the expressions (parameters) needed for modification. The format of a call line is:

```
label    procedure label    operand
```

The label field of a call line is optional.

The operation field contains the entry point of the desired procedure.

The operand field contains the parameters needed to modify the procedure.

A period should be used to terminate the call line.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>CALL1</td>
<td>SPEC</td>
<td></td>
</tr>
<tr>
<td>ADDP</td>
<td>ADD22</td>
<td>4, TAG</td>
</tr>
<tr>
<td></td>
<td></td>
<td>99, PUR</td>
</tr>
</tbody>
</table>

Explanation:

- Line 1 has no label and the procedure LOAD will be generated.
- Line 2 contains the label, CALL1. The procedure referenced is SPEC.
- Line 3 contains the label ADDP. The procedure ADD22 is referenced. The operand field contains four parameters. The parameters supplied are grouped into two fields with two subfields each.
3.6.2. The Operand Field of a Call Line

The operand field of a call line may contain parameters used to modify values appearing within a procedure. The parameters appear in fields and subfields of the operand. There may be any number of fields, and any number of subfields may appear within the fields. Fields are separated by blanks; subfields are separated by commas.

Example:

Spaces separate fields; commas separate subfields.

Explanation:
- Field 1 contains subfields 6, 4, SLT.
- Field 2 contains subfields JIM, INST.
- Field 3 contains subfields W, R, S, T.
3.7. PARAFORMS

The parameter reference form, commonly called the paraform, provides a means for selectively referring to the operand parameters of a procedure call line. Paraforms are implicitly defined by the operand field parameters of the procedure call line. They are used in the operand field of a line of symbolic coding within the procedure sample. Paraforms are only defined during the processing of the procedure call line and the referenced procedure sample.

A paraform is identified by the name of the procedure reference. There are six syntactical paraform structures which denote different values associated with the operand field parameters of the procedure call line.

3.7.1. Referencing the Number of Fields

When the procedure name is used in the operand field of a symbolic line within the procedure sample, it is equated to a constant equal to the number of fields in the call line.

Example:

```
000001 000002 000003 000004 000005 000006 000007 000008
000009 000010 000011 000012

Explanation:
- Lines 2 and 4 define the procedure CALL1.
- Line 3 reserves one word CALL1 times.
- Line 8 calls procedure CALL1 with three fields, FIRST, SECND, and THRD.
  As a result the paraform reference CALL1 in line 2 is assigned the value 3 and three words are reserved.
Example:

```
ADD PROC
LL ADD(1,1)
AL ADD(1,2)
DO ADD*2 SL ADD(2,1)
END
```

Explanation:

- Lines 2 through 6 define the procedure ADD.
- Lines 3 and 4 define a simple addition.
- Line 5 contains a conditional DO statement. The condition is dependent on the number of fields in the call line, in this case two.
- Line 10 is the call line consisting of two fields.

3.7.2. Referencing the Number of Subfields

The paraform pn (a), where pn denotes the procedure name and (a) is an expression which represents the a th field on the procedure call line, refers to the number of subfields present in the a th field.

Example:

```
ASM PROC
I DO ASM(1),*ASM(1,1)
END
```

```
Explaination:

- Lines 2 and 4 define the procedure ASM.
- Line 3 performs the operation +ASM(1,1), ASM(1) times.
- Line 8 calls the procedure ASM and specifies one field with three subfields 1, 2, and 4. As a result the paraform ASM(1) is assigned the value 3, and the operation +ASM(1,1) is performed three times. The code generated as a result of the ASM call will therefore be three data words:
  
  +1
  +2
  +4

3.7.3. Referencing the Procedure Call Parameters

In order to reference any of the supplied procedure parameters, the specific parameter is identified by specifying the procedure name immediately followed by a pair of parentheses. Enclosed within the parentheses are two values separated by a comma. The first value denotes the specific field in the call line; the second value denotes the specific subfield within the specified field in the call line.

Example:

```
000001 00 000001 12 00003
000002 00 000001 14 00004
000003 00 000002 44 00005

000004 000001 000002
000005 000003 000001
000006 000004 000002
000007 000005 000003
```

Explanation:

- Lines 2 and 6 define the procedure ADD.
- Lines 3, 4, and 5 generate a load, add, store set of instructions to perform the operation \( C = A + B \). The addresses of A, B, and C are specified as subfields 1, 2, and 3 of field 1.
- Line 10 calls upon the procedure ADD to generate the code which performs the operation \((\text{ONE}) + (\text{TWO}) + \text{THREE}\).
3.7.4. Referencing the Asterisk in a Procedure Parameter

Because of the use of the asterisk to indicate the index mode in normal instructions, the presence or absence of an asterisk in the procedure call parameter may be checked by using the paraform structure pn(a, *b), where pn denotes the procedure name, and a and b are expressions representing the field and subfield numbers respectively. If the specified parameter, pn(a, b), is preceded by an asterisk, the paraform pn(a, *b) is assigned a value 1; otherwise, 0.

Example:

```
000001 000002 000003 000004 000005
000006 000007 000008 000009
000010 000011 000012 000013 000014 000015 000016 000017

/ * L * /
MOVE* PROC NAME 1
DO L(1, *1); LU L(1, 1)  
DO L(1, *2); LL L(1, 1)  
BT L(1, 3)  
END

*** CALL EXAMPLE

MOVE *(FROM), *(TO), 12
LU (FROM)
LL (TO)
MOVE 0, 0, 12
FROM RES 12
TO RES 12
END
```

Explanation:

- Lines 2 and 7 define the procedure L.
- Line 3 defines MOVE as an entry point to the procedure.
- Lines 4 and 5 generate the instructions LU L(1, 1) and LL L(1, 2) if the first and second subfields of the first field of the parameters on the call line are preceded by an asterisk.
- Line 11 calls on procedure L by way of the entry point MOVE. Since asterisks occur in the first two subfields, an LU (FROM) and LL (TO) are generated.
- Line 14 calls on the MOVE procedure. Since no asterisk occurs on the first two parameters, the LU and LL are not generated.
Example:

```
000001          L
000002          LA* 1
000003          L
000004          LA* 1
000005          END
000006          LA  TAG
000007          LA  *TAG
000008          END
```

Explanation:

- Lines 1 and 6 define procedure L.
- Line 2 defines an entry point LA. (See 3.6.2).
- Lines 4 and 5 generate:
  1. lower 12 bits equal to the supplied first parameter
  2. upper 6 bits 010 (LU) and 012 (LL) if no asterisk precedes the first parameter
  3. upper 6 bits 011 (LU*) and 013 (LL*) if an asterisk precedes the parameter
- Line 7 causes the following instructions to be generated:
  LU  TAG
  LL  TAG+1
- Line 8 causes the following instructions to be generated:
  LU  *TAG
  LL  *TAG+1
3.7.5. Referencing the NAME Directive Operand Value

The NAME directive may define a procedure entry point (see 2.14). The paraform \( pn(0,0) \), where \( pn \) denotes the procedure name, refers to the value in the operand field of the NAME directive by which the procedure was called upon. If the procedure call is to the procedure name itself, \( pn(0,0) \) has a value of 0.

Example:

```
000001 000002 000003 000004 000005 000006 000007 000008 000009 000010 000011 000012 000013 000014 000015 000016 000017 000018 000019 000020 000021
L L+L L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I L+I
ADD* NAME 014
SUB* NAME 016
END

Explanation:

- Lines 2 and 9 define the procedure L.
- Lines 3 and 4 provide the entry points ADD and SUB. (Note that L is not an entry point to the procedure since no asterisk is appended to the label.) If the procedure is called upon through the entry point ADD, the value of \( L(0,0) \) is 014; if called upon by way of the entry point SUB, \( L(0,0) \) is 016.
- Lines 6, 7, and 8 generate the instructions:
  LL or LL*
  AL, ANL or AL*, ANL*, and
  SL or SL*, respectively.

The indexed function codes are used if an asterisk precedes the appropriate paraform expression. Depending on whether the ADD or SUB entry point is used, the AL or ANL function code is used.
- Line 13 calls on procedure L through the entry point ADD. As a result, the code generated is:

  LL ONE
  AL *TWO
  SL THREE

- Line 14 calls on procedure L through the entry point SUB. As a result, the generated code is:

  LL A
  ANL B
  SL C

3.7.6. Referencing Subfields of the 0th Field

The paraform pn(0,b), where pn represents the procedure name, may be used to denote the b-th subfield of the 0th field. The 0th field is defined on the procedure call immediately following the procedure call name and separated by a comma.

Example:

<table>
<thead>
<tr>
<th>Line</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>000001</td>
<td>/+</td>
</tr>
<tr>
<td>000002</td>
<td>L</td>
</tr>
<tr>
<td>000003</td>
<td>ADD</td>
</tr>
<tr>
<td>000004</td>
<td>NAME</td>
</tr>
<tr>
<td>000005</td>
<td>SUB</td>
</tr>
<tr>
<td>000006</td>
<td>NAME</td>
</tr>
<tr>
<td>000007</td>
<td>1</td>
</tr>
<tr>
<td>000008</td>
<td>FORM</td>
</tr>
<tr>
<td>000009</td>
<td>L12</td>
</tr>
<tr>
<td>000010</td>
<td>DO</td>
</tr>
<tr>
<td>000011</td>
<td>L(1,1) DO 1 L12*L(1,1)*L(1,1)</td>
</tr>
<tr>
<td>000012</td>
<td>I</td>
</tr>
<tr>
<td>000013</td>
<td>L(1,2) DO  L(1,2)*L(1,2)*L(1,2)</td>
</tr>
<tr>
<td>000014</td>
<td>END</td>
</tr>
<tr>
<td>000015</td>
<td>CALL</td>
</tr>
<tr>
<td>000016</td>
<td>NAME</td>
</tr>
<tr>
<td>000017</td>
<td>ADD</td>
</tr>
<tr>
<td>000018</td>
<td>A</td>
</tr>
<tr>
<td>000019</td>
<td>B</td>
</tr>
<tr>
<td>000020</td>
<td>C</td>
</tr>
<tr>
<td>000021</td>
<td>END</td>
</tr>
</tbody>
</table>

Explanation:

- Lines 2 and 9 define the procedure L.
- Lines 3 and 4 provide the entry points ADD and SUB.
- Line 6 generates an LL or LL* instruction if the first subfield of the 0th field is present and greater than zero.
- Line 7 generates the instruction AL or ANL, depending on the entry point used.
- Line 8 generates an SL or SL* instruction if the second subfield of the 0th field is present.
- Line 13 generates the code:
  
  AL B

(Note that subfields L(1,1) and L(1,3) are present but superfluous.)
3.7.7. Summary of Paraforms

Paraform constructions are summarized as follows (pn denotes procedure name):

- **pn**
  - When the procedure name is written with no specified field or subfield, the value of the paraform is a constant equal to the number of fields in the call line. (The operation field is not included as part of the count.)

- **pn(a)**
  - The value of pn(a) is a constant equal to the number of subfields in the specified (a) field.

- **pn(a,b)**
  - The value of pn(a,b) is the parameter appearing in the subfield of field a.

- **pn(a,*)**
  - The value of pn(a,*) is a constant equal to 1 or 0, depending on whether the parameter in the bth subfield of the ath field is preceded by an asterisk.

- **pn(0,0)**
  - The paraform pn(0,0) has a value equal to that specified in the operand field of the NAME directive used for the procedure call entry point. If the entry point is the procedure name itself, pn(0,0) has a constant value equal to 0.

- **pn(0,b)**
  - The paraform pn(0,b) has a value equal to the parameter in the bth subfield of the 0th field. The 0th field is considered to be the operation field.

3.8. NESTING OF PROCEDURES

When encountering a procedure call, the assembler temporarily discontinues the current assembly and begins a subassembly of the procedure sample. Upon encountering the END directive, the original assembly is resumed. While processing the procedure sample, another procedure call may be encountered, resulting in the temporary suspension of the first procedure and the processing of the second. This process may continue up to 15 levels of procedures and is referred to as the nesting of procedures. Each time a subassembly of a procedure is entered, all labels within the procedure are defined for that procedure only. All labels and paraforms defined in all preceding assemblies are also available to the subassembly. When the main assembly is resumed, all labels defined within the subassembly are erased.

The nesting of procedures, therefore, enables the programmer to use the same label in different procedures. Nesting allows simpler block-building techniques but requires longer assembly time.
When practical, the depth of nesting should be limited. Use of the distributed NAME and GO directives may be helpful in restricting levels of nesting (see 2.13 and 2.14).

3.8.1. Physical Nesting

Physical nesting occurs when a procedure is physically located within the bounds of another procedure. If a procedure is physically contained within another procedure, the internal procedure is considered to be defined at one level higher than the external procedure. Procedures may be nested to 15 levels. Therefore, the physical location of the procedure sample determines at which level the procedure can be accessed.

Physical nesting of procedures may be used to prevent certain procedures from being referenced unconditionally.

Example:

```
START MAIN PROGRAM
  Level 0

  Start AB Procedure
    Level 1

    Start XY Procedure
      Level 2

      Start CD Procedure
        Level 3

      END
    .
    .
    .

    Start WZ Procedure
      Level 3

      END
    .
    .
    .

  END
  .
  .

END
```

Explanation:

Procedures CD and WZ are nested within the XY procedure and the XY procedure is nested within the AB procedure.
3.8.2. Levels of Procedures

When procedures are nested, they are considered to have various levels of hierarchy. The main program is considered level 0. A procedure called upon at level 0 is assembled at level 1. Its entry point must therefore be defined to be accessible to level 0. A procedure called upon within a level 1 procedure is assembled at level 2. In other words, each time a new subassembly is started the level is increased by 1, and decreased as the procedure subassembly is completed.

The level of a procedure entry point determines where the procedure may be referenced. If the level of the procedure entry point is equal to or less than the level of the subassembly, it is accessible to that subassembly, and the procedure may be referenced. If the level of the procedure entry point is greater than the level of the subassembly, the procedure may not be referenced from within the subassembly.

The level of a procedure entry point is determined by combining the level at which the procedure sample is defined and the number of asterisks appended to the label of the entry point. Each asterisk appended to the label of the procedure entry point makes the label accessible for reference at a level one lower than the level at which the procedure sample is defined.

Example:

```
P1* PROC Entry point at level 0
   Level 1 procedure
   Level 1 procedure
P2 PROC Entry point at level 2
   Level 2 procedure
   Level 2 procedure
P3*** PROC Entry point at level 0
   Level 3 procedure
   Level 3 procedure
   Level 3 procedure
   Level 3 procedure
   Level 0 code
   END
   END
   END
   END
```
Explanation:

- Entry point P1 is accessible to level 0. Procedure P1 may be called from anywhere in the program.
- Entry point P2 is accessible to level 2. Procedure P2 may be called only from within a second or higher level procedure.
- Entry point P3 is accessible to level 0. Procedure P3 may be called from anywhere in the program.
- Entry point P4 is accessible to level 1. Procedure P4 may be called from within a first or higher level procedure only.

Example:

```
1  PI*       PROC  Entry point at level 0
     Level 1 procedure

2     P3
3       PROC  Entry point at level 2
4         P4  Call at level 3
5           PROC  Entry point at level 0
6           P2  Call at level 2
7             END
8           P4** PROC  Entry point at level 1
9             PROC  Level 3 procedure
10            END  performed as level 4 procedure
11           END
12          P1  Procedure call at level 0
```

Explanation:

- Lines 1 and 11 define a level 1 procedure P1.
- Lines 3 and 10 define a level 2 procedure P2.
- Lines 5 and 7 define a level 3 procedure P3.
- Lines 8 and 9 define a level 3 procedure P4.
• Line 1 defines a procedure entry point P1 at level 0.
• Line 3 defines a procedure entry point P2 at level 2.
• Line 5 defines a procedure entry point P3 at level 0.
• Line 8 defines a procedure entry point P4 at level 1.
• Line 12 is a procedure call on procedure P1 which is accessible at all levels. The procedure P1 is processed at level 1.
• Line 2 is a procedure call on procedure P3 which is accessible at all levels. The procedure P3 is processed at level 2.
• Line 6 is a procedure call on procedure P2 which is accessible at level 2 and higher. The procedure P2 is processed at level 3.
• Line 4 is a procedure call on procedure P4 which is accessible at level 1 and higher. The procedure P4 is processed at level 4.

3.9. PROCEDURE LABELS

As stated previously, the labels on the PROC and NAME directives are procedure entry points. They may be referenced as procedure entry points only at those levels or higher of subassembly at which the entry point is defined. They are inaccessible below the level at which the entry point is defined. The accessible level of the entry point is determined by the physical nesting depth of the procedure together with the number of asterisks appended to the entry point label.

Other labels may be used within procedures. A label is a symbolic representation of some value. It may be local or global. A local label may be referenced only at the level at which it is defined or at higher levels. A global label is one which is defined to be accessible beyond the range of the assembly in which it is defined. When a label is defined to be accessible beyond the entire assembly, it is said to be externally defined.

Labels defined in the main program may therefore be referenced within any procedure. Labels defined within a particular procedure may normally be only referenced within that procedure or by any procedure called upon by the first procedure.

Example:
Explanation:

- Lines 2 and 13 define a first level procedure, A.
- Lines 4 and 9 define a second level procedure, B.
- Line 3 defines ONE at level 1.
- Line 6 defines TWO at level 2.
- Line 14 defines THREE at level 0.
- Lines 5, 7, and 8 illustrate that all three labels may be referenced within the second level procedure B.
- Lines 10 and 12 illustrate that only the labels ONE and THREE may be referenced in the first level procedure A.
- Line 19 illustrates that only the label THREE may be referenced in the main program. The labels ONE and TWO are not defined to be accessible to level 0.

Labels defined within a procedure are unique to the level at which they are defined. If the same label is defined at more than one level, any reference to that label will be to the definition in existence at the highest accessible level.

Example:

```
000001 PROC A
000002 ONE EQU 1
000003 B* PROC
000004 ONE EQU 2
000005 LLK ONE
000006 LLK ONE
000007 LLK ONE
000008 END
000009 ONE EQU 3
000010 END
000011 ONE EQU 2
000012 ONE EQU 1
000013 ONE EQU 3
000014 *** CALL NAME
000015 A
000016 A
000017
```

Explanation:

- Lines 2, 4, 7, and 10 define the first and second level procedures A and B.
- Lines 3, 5, and 11 define ONE as 1, 2, and 3, respectively, at levels 1, 2, and 0.
- Lines 6, 9, and 16 illustrate that even though the same label ONE is used, the values associated in each case are different.

**NOTE:** If line 5 were omitted, the reference to ONE in line 6 would result in a reference to the value of ONE defined at the next lower level, namely 1.
3.9.1. Global Labels

In order to define labels to be accessible at levels lower than the one at which they are defined, asterisks are appended to the label definition. For each asterisk appended to the label, the level of the label is decremented by 1. If the number of asterisks appended to the label definition exceeds the subassembly level at which it is defined, the label becomes an external definition and may be referenced by other programs.

Global labels are defined only after the procedure in which they are defined has been called.

Care must be taken that global labels are not multiply defined as a result of repeated calls on the procedure in which they are defined.

Example:

```
000001 /* BREGS* PROC
000002 H1** EQU 1
000003 H2** EQU 2
000004 H3* EQU 3
000005 END
000006
000007 *** CALL NAME
000008
000009 BREGS
000010 LB B1
000011 00 000000 32 0001
000012 END

PROGRAM SIZE: 00 000000
EXTERNAL DEFINITIONS: B2 B1

*** SUMMARY ***
```

Explanation:

- Lines 2 and 6 define the procedure BREGS.
- Line 10 calls on the procedure BREGS and causes the labels B1, B2, and B3 to be defined.
- Lines 3 and 4 define the external labels B1 and B2 as external definitions.
- Line 5 defines B3 = 3 at level 0.
- Line 11 illustrates that after the procedure BREGS is called, the label B1 may be referenced at level 0.
3.10. FORWARD REFERENCES

Forward references occur when a label is referenced prior to its definition. Forward references also occur if a label whose value is dependent upon values not yet defined has been referenced. Forward references are prohibited if the fact that different values associated with the label in pass 1 and pass 2 of the assembly causes different amounts of code to be generated in pass 1 and pass 2 of the assembly.

Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES</td>
<td>A</td>
</tr>
<tr>
<td>A</td>
<td>EQU</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>DO</td>
<td>B&gt;0</td>
</tr>
<tr>
<td>B</td>
<td>LL</td>
<td>A</td>
</tr>
</tbody>
</table>

Explanation:

- A is not defined in pass 1.
- B is not defined in pass 1.

The user is cautioned against basing the generation of code within a procedure sample on a condition involving a forward reference. Consider a hypothetical MOVE procedure. The programmer may check if the move from and move to addresses are the same. On the first pass through the source data, the labels of the from and to areas may or may not have been defined. On the second pass of the assembler, the labels will have been defined. The values reached on each pass of the assembler can be different.

If the procedure sample chooses an error exit on pass 1 (that is, no generation of code) and produces code on pass 2, the labels following the call on the sample are assigned a location counter value on pass 1 that is different in pass 2. The result is a multiple definition of those labels.

When the assembler gets a different line count on the first or second pass, multiple definitions of succeeding labels occur and the D error flag is set.

The user is reminded to take great care when using forward references.
3.11. LOCATION COUNTER DEFINITION

A procedure may be made to generate code under one or more location counters by defining the location counter in the label field of a line item within the procedure sample. When the procedure is completed, the location counter active at the time that the procedure was called is reactivated.

Example:

```
000001 / * PROC
000002 A
000003 SLJI S (1)
000004 * (1) * A (1,1)
000005 END
000006 * *** CALL NAME
000007 *
000008 * A SUB1
000009 U 01 00000 000000 000000
000010 000001 30 0000 6,12 01
000011 000001 000000 18 00 SUB1
000012 U 01 00000 000000
000013 000001 30 0000 6,12 01
000014 000001 000000 18 00 SUB2
000015 END

PROGRAM SIZE: 000002 01 00002
EXTERNAL OR UNDEFINED REFERENCES: SUB2 SUB1

**SUMMARY**
```

Explanation:

- Lines 2 and 5 define the procedure A.
- Line 3 generates an SLJI instruction to the next word under location counter 1.
- Line 4 defines the subroutine entry address under location counter 1.
- Lines 9 and 10 generate two calls on subroutines SUB1 and SUB2 respectively. The SLJI instructions are generated under location counter 0; the entry point addresses, SUB1 and SUB2, are generated under location counter 1.

**NOTE:** Unless a map is submitted to force location counters 0 and 1 to be in the same bay, the foregoing example is not executable.
3.11.1. Writing Labels

A label may be affixed to the line of reference to a procedure. Under normal conditions, this label is defined as equal to the value of the current location counter at the time of the procedure call. It is possible to associate this label with a line within the procedure. This is done by coding an asterisk (*) alone in the label field of that particular line in the procedure. The label of the calling line is processed exactly as though it has appeared in place of the asterisk except that it is defined at the level of the reference line on which it appeared.

Example:

```
000001           */
000002           A*
000003           TZ
000004           A(1,1)
000005           J
000006           A(1,2)
000007           END
000008           CALL NAME
000009           JP
000010           A
000011           ONE
000012           TWO
000013           END
```

Explanation:

- Lines 2 and 5 define the procedure A, which generates the instructions TZ and J.
- Line 4 generates the instruction J and has a single asterisk in the label field.
- Line 9 calls on procedure A. The label JP is defined as equal to the location counter value of the J instruction instead of the usual TZ instruction which is the first line generated.

3.12. Complex Procedures

The following paragraphs of this section contain a discussion of those assembler features which enable the construction and use of complex procedures. When the DO, NAME, and GO directives are used in conjunction with procedures, a powerful tool exists for the generation of code which is conditioned by the supplied parameters. Procedures may be used to conditionally generate code. The PROC structure enables coding of generation algorithms in the procedure sample, such that the code generated applies the algorithms and may generate entirely different tables or instructions, depending on the supplied parameters.

3.12.1. NAME Directive

The NAME directive has three functions:

- It provides a local reference point within a given procedure sample.
- It provides alternate entry points to the procedure.
- It may supply a value to the procedure which is unique for the associated entry point.
The NAME directive has the structure:

label NAME operand

The label field contains a symbolic label no longer than six alphanumeric characters, which is used to identify the NAME directive. The operand field may contain a value which can be referenced in the procedure sample by the paraform pn(0,0), where pn denotes the procedure name.

The label of the NAME directive is defined in the same way as the label of a PROC directive; that is, it is defined at the same level as the procedure, and asterisks are used to make the label accessible at lower levels.

3.12.1.1. Local Reference Point

The NAME directive provides a local reference point within the procedure sample in which it is defined. Associated with the label of the NAME directive is the start of the symbolic code within the procedure immediately following the NAME directive. By using the GO directive (see 3.12.2) or by using the NAME directive as a procedure entry point (see 3.12.1.2), different paths through the procedure sample may be chosen.

3.12.1.2. Alternate Entry Point

The NAME directive may be used as an alternate entry point to the procedure. In this form the same rules applying to the PROC directive entry point apply to the NAME labels. Regardless of the procedure entry point used for any particular procedure call, the paraform name is the procedure name.

Example:

```
000001 * LADD
000002 PROC LADD(1,1)
000003 ADD NAME LADD(1,2)
000004 " * CALL NAME
000008 " **
000010 00 000012 000004
000011 00 000014 000006
000012 00 000016 000008
000013 00 000018 000010
000014 00 000020 000002
000015 00 000022 000012
```

Explanation:

- Lines 2 and 6 define the procedure LADD.
- Line 4 defines the alternate entry point ADD. The entry point ADD, because of its position, does not point to the same procedure sample. If the procedure is called upon through the entry point ADD, the subassembly of the procedure starts with line 5.
- Line 10 calls on the procedure LADD and would generate the instructions:

```
LL A
AL B
```
• Line 11 calls on the procedure LADD but through entry point ADD. As a result, the generated code would be:

\[ \text{AL B} \]

3.12.1.3. Parameter Value

The paraform pn(0,0) has a value depending on the procedure entry point used in the function field of the procedure call line. If the procedure name is used as the entry point, the paraform pn(0,0) has a value of 0. If an entry point defined on a NAME directive is used, the paraform pn(0,0) has a value equal to the operand value of the NAME directive.

Example:

```
000001 000002 000003 000004 000005 000006 000007 000008 000009 000010 000011 000012 000013 000014 000015 000016 000017
7F 000000 10 0009 00 000001 12 0005 00 000002 46 0006 00 000003 49 0007 00 000004 201400 00 000005 000000 00 000006 00 000007
000001000002000003000004000005000006000007000008000009000010000011000012000013000014000015000016000017
```

Explanation:

• Lines 2 and 8 define the procedure L.

• Lines 3 and 4 provide the entry points LA and SA. If the procedure is called through the entry point LA, the paraform L(0,0) has a value 010; if called through the entry point SA, the paraform L(0,0) has a value 046.

• Line 6 generates an instruction with function codes of either 010 or 046, that is, an LU or an SU.

• Line 7 generates an instruction with function codes of either 012 or 044, that is, an LL or an SL.

• Line 12 calls on procedure L through the entry point LA. The code generated is:

\[ \begin{align*}
\text{LU} & \quad \text{A} \\
\text{LL} & \quad \text{A}+1
\end{align*} \]

• Line 13 calls on procedure L through the entry point SA. The code generated is:

\[ \begin{align*}
\text{SU} & \quad \text{B} \\
\text{SL} & \quad \text{B}+1
\end{align*} \]
3.12.2. GO Directive

The GO directive provides a means of transferring control to the line whose label is in the operand field. The format of the GO directive is as follows:

```
GO  label
```

The label specified in the operand field must refer to the label of a NAME or PROC directive and must be accessible at the level at which the GO is performed.

When the GO directive is encountered within a procedure, the next symbolic line scanned in the procedure sample is the one to which the NAME directive referenced points. The NAME directive referenced need not be defined in the procedure. As a result, lateral transfer between procedures is possible through the use of the GO directive.

In determining the label of the NAME directive referred to, the assembler uses the following algorithms:

- If the first character of the operand field of the GO directive is alphabetic, the label is directly specified.

- If the first character of the operand field of the GO directive is not alphabetic, the field is assumed to contain an expression. The resultant 36-bit value of the expression is then used as representing the left-justified label.

Example 1:

```assembly
X  PROC
MOVE  NAME
      00  X(1,1) ; L1  X(1,1)
      00  X(1,2) ; LL  X(1,2)
      00  X(1,3) ; GO  X1
      00  BT  X(1,3)
      00  I   ; END
      00  NAME
      00  X(1,3)<000000 ; LBK  X(1,3)
      00  X(1,3)>03777 ; LB  (X(1,3))
      00  SLJ1  (MOVSUB)
      00  END

*** CALL NAME

MOVE  *(FROM),*(TO),12

MOVE  *(FROM),*(TO),20

FROM  RES  12U
TO    RES  12O
END

*** SUMMARY ***

PROGRAM SIZE:  00 00372
EXTERNAL OR UNEEFINED REFERENCES:  MOVSUB
```
Explanations:
- Lines 2 and 13 define the procedure X.
- Line 3 provides the entry point MOVE.
- Lines 4 and 5 generate LU and LL if the first two parameters are preceded by an asterisk.
- The GO directive on line 6 will be performed if the third parameter is preceded by an asterisk. If so, lines 7 and 8 are ignored and the procedure subassembly resumes at line 9.
- If no asterisk appears in the third parameter, line 7 generates a BT instruction.
- Line 8 terminates the subassembly of the procedure. Note that the DO statement is used to avoid the termination of the procedure sample which would result if just an END statement were coded.
- Lines 10 and 11 generate either LBK or LB, depending on the number of words to be transferred.
- Line 12 generates an SLJI call on the subroutine MOVSUB.
- Line 17 calls on the procedure X through the MOVE entry. Since no asterisk precedes the third parameter, a BT 12 instruction is generated in addition to the LU and LL instructions.
- Line 18 calls on the same procedure but because the third parameter is preceded by an asterisk, the code generated is:
  
  LU (FROM)
  LL (TO)
  LBK 120
  SLJI (MOVSUB)
Example 2:

```
/* PROC 1
NAME
MOVE NAME
DO X(1,1), LU X(1,1)
DO X(1,2), LL X(1,2)
DO X(1,3), GO X1
BT X(1,3)
END

X1 PROC 0,2
DO X(1,3)<040000, LBK X(1,3)
DO X(1,3)<037777, LB X(1,31)
SLJ1 (MOVSUB)
END

*** CALL NAME
*** MOVE *(FROM) *(TO), 12

*** MOVE *(FROM) *(TO), 120

FROM RES 120
TO RES 120
END

*** SUMMARY ***
```

```text
PROGRAM SIZE: 0000372
EXTERNAL OR UNDEFINED REFERENCES: MOVSUB
```

Explanation:

Example 1 is functionally identical to example 2. Instead of a single procedure, two separate procedures, X and X1, are defined, and the GO directive is used to transfer into the second procedure.

- If the NAME directive referred to in the GO statement is not defined or is not accessible at the level of subassembly of the GO directive, an expression error results (E flag) and scanning of the procedure resumes at the next line of the procedure sample.

- The GO directive may direct the assembler to resume processing of the subassembly at the occurrence of the specified NAME directive. The NAME directive may appear anywhere; that is, it may be a forward or back reference, or it may be a transfer into another procedure. As a result, great care must be taken to avoid infinite loops, caused by using the GO directive inappropriately.

3.12.3. DO Directive

The DO directive, as previously explained, is used to conditionally generate one or more words of data. The DO directive in the assembler is a powerful tool which, when used within procedures, provides great flexibility and power. When combined with the GO directive, the DO directive can be used to generate series of instructions iteratively as well as conditionally. The following paragraphs detail the rules which apply when these two directives are used together.
3.12.3.1. Conditional DO

If one of the conditional operators, \(< =\) or \(\geq\), govern the determinant expression in the DO, or if the determinate expression has a value of 1, the GO directive is performed exactly as though the DO directive were absent. Therefore, the expressions:

\[
\text{DO 1 , GO A}
\]

and

\[
\text{GO A}
\]

are functionally identical.

3.12.3.2. Generative DO

If the determinant expression of the DO directive is greater than 1, the DO is said to be of the generative type. When the GO directive appears as the DO-item of a generative DO, the GO is performed iteratively as many times as the repeat count specifies. When an END directive is encountered, the next GO is performed. When the DO count is exhausted, processing continues at the statement following the DO.

Example:

```
000001  /*
000002  PROC
000003  NAME
000004  I
000005  DO X, GO XI
000006  DO 1, END
000007  XI
000008  NAME
000009  LA
000010  SA
000011  END
000012  ***
000013  CALL NAME
000014  *
000015  LDSTOR A,B,C,D,E,F
```

Explanation:

- Lines 2 and 9 define the procedure X.
- Line 3 provides the entry point LDSTOR.
Line 4 combines a DO and GO directive. Since the paraform $X$ may have a value between 0 and infinity (actually the maximum number of fields allowed is 176), it may be either a conditional or generative DO. Assuming $X > 1$, the DO is of the generative type. As a result the GO $X1$ is performed $X$ times. Each time, transfer is made to line 6, and the procedures LA and SA are performed. After the DO count is exhausted, line 5, which terminates the subassembly, is performed. If $X = 1$, transfer to line 6 is made, and subassembly is terminated upon encountering the END directive in line 9.

Line 7 calls the procedure LA, which generates the instructions LU and LL.

Line 8 calls the procedure SA, which generates an SU and SL.

Line 13 calls the procedure X and generates the instructions:

- LU A
- LL A+1
- SU B
- SL B+1
- LU C
- LL C+1
- SU D

and so on through F.
Example:

```
/*
X
CALLIO= NAME SLJI (OPEN)
  DO X X2 ; GO XI
SLJI (CLOSE)
X1 NAME
  DO I>X ; END
LLK XI (LL)
SLJI (GET)
END
*/

*** CALL NAME
*** CALLIO 1 3 5
```

```
U 00 00001 00 00017
U 00 00002 30 00014
U 00 00003 70 00001
U 00 00004 30 00015
U 00 00005 70 00003
U 00 00006 30 00016
U 00 00007 30 00015
U 00 00016 30 00014
U 00 00017 000000
U 00 00001 18 00 OPEN
U 00 00005 000000
U 00 000016 18 00 CLOSE

*** SUMMARY ***
```

**Explanation:**

- Lines 2 and 11 define the procedure X.
- Line 3 provides the entry point CALLIO.
- Line 4 generates a call to subroutine OPEN.
- Line 5 is a generative DO directive which transfers to line 7. The determinant value is forced to be greater than 1 so that line 6 must always be generated upon completion of the DO. For each parameter supplied, an LLK parameter value and an SLJI (GET) are generated at lines 9 and 10.
- Line 6 generates a call to subroutine CLOSE.
- Line 8 terminates both the DO count when I>X and the subassembly after the generation of line 6.

**Program Size:** 00 00017

**External or Undefined References:** CLOSE, GET, OPEN
Line 15 calls on the procedure through entry point CALLIO to generate the instructions:

- SLJI  (OPEN)
- LLK  1
- SLJI  (GET)
- LLK  3
- SLJI  (GET)
- LLK  5
- SLJI  (GET)
- SLJI  (CLOSE)

Line 16 calls on the procedure through entry point CALLIO to generate the instructions:

- SLJI  (OPEN)
- LLK  2
- SLJI  (GET)
- SLJI  (CLOSE)
4. ASSEMBLER OPERATION

4.1. GENERAL

This section discusses the ways in which the assembler is to be used, what results are produced, and the meaning of the error diagnostics and messages which may result during the operation of the assembler.

4.2. CONTROL CARD FORMAT

The assembler is an element of the Real Time Operating System (RTOS) and operates under its control. The assembler may be called upon to assemble a symbolic program through the use of the @ASM control card.

The @ASM control card has the form:

@ASM,options pronom

The program name, designated by the parameter pronom, is the name of the symbolic element to be assembled, and will be the name given to the produced relocatable object code element.

If no options are to be exercised, the comma following the @ASM function may be omitted. At least one blank character must follow the option field. If no options are specified, the symbolic statements to be assembled must immediately follow the control card. Upon the occurrence of either another control card or an END directive which does not signify the end of a procedure sample, the assembler is terminated.

The following options may be present on the @ASM control card:

T – Results in listing all inserted elements.
M – Results in listing the mode value of all data words generated.
N – Results in the omission of all listings except those statements containing an error flag.
A – Results in the omission of all listings.
R – Results in the listing of a cross-reference of all labels referenced in the assembly after the assembly is complete.
P – Results in the punching of a relocatable object-code card element.

* – Specifies that the source to be assembled is to be found in the user run library as a symbolic element. Correction cards may follow the @ASM control card.

NOTE: An A option overrides the presence of the N, T, and R options.
4.3. ASSEMBLER OUTPUT LISTING

Unless an A or N option is present on the @ASM control card, the assembler produces a printed listing of the symbolic statements processed together with the code produced.

Example:

```
00:01:3+ WASH,+1 T4-1

UNIVAC 418-III ASSEMBLY == MAR 17 1970 00:01:3+
START, SLJ1 (FRMBUF)
000001 00 000000 30 0015
000002 00 000001 12 0057
000003 00 000002 10 0001
000004 00 000003 32 0002
000005 00 000004 76 0007
000006 00 000006 32 0001
000007 00 000006 34 0000
000008 00 000007 000000
000009 00 000010 001004
000010 00 000011 000001
000011 00 000012 000003
000012 00 000013 000004
000013 00 000014 000007
000014 00 000015 55 0007
PRINT1 
000015 00 000016 000001
000016 00 000017 10 0006
000017 00 000018 000000
expressed 000000
000018 00 000019 10 0000
000019 00 000020 000000
000020 00 000021 000000
000021 00 000022 000000
000022 00 000023 000000
000023 00 000024 000000
000024 00 000025 000000
000025 00 000026 000000
000026 00 000027 000000
000027 00 000028 000000
000028 00 000029 000000
000029 00 000030 000000
000030 00 000031 000000
000031 00 000032 000000
000032 00 000033 000000
000033 00 000034 000000
000034 00 000035 000000
000035 00 000036 000000
000036 00 000037 000000
000037 00 000038 000000
000038 00 000039 000000
000039 00 000040 000000
000040 00 000041 000000
000041 00 000042 000000
000042 00 000043 000000
000043 00 000044 000000
000044 00 000045 000000
000045 00 000046 000000
000046 00 000047 000000
000047 00 000048 000000
000048 00 000049 000000
000049 00 000050 000000
000050 00 000051 000000
000051 00 000052 000000
000052 00 000053 000000
000053 00 000054 000000
000054 00 000055 000000
000055 00 000056 000000
000056 00 000057 000000
000057 00 000058 000000
000058 00 000059 000000
000059 00 000060 000000
*** SUMMARY ***

Program size: 00 00016 10 00060
External or undefined references: FRMBUF
External Definitions: PRINT1
Doubly Defined Labels: XX2
Expression Errors: OUI
Inserted Elements: LEVEL1 BY T4-1
LEVEL2 BY LEVEL1
LEVEL3 BY LEVEL2
LEVEL4 BY LEVEL3

Explanation:

■ Field 1 contains the line number of the symbolic statement.

■ Field 2 is present only when the symbolic code being assembled comes from an inserted element, and identifies the level of inserted elements.

■ Field 3 is present only if diagnostic warnings are produced, and identifies the type of error detected.

■ Field 4 identifies the active location counter.

■ Field 5 contains the relative value of the active location counter.

■ Fields 6 and 7 contain the binary value of the code generated.
The remainder of the line reflects the supplied symbolic image.

Following the END directive, all literals are printed.

The summary printed at the conclusion of the assembly specifies:
- the size of each location counter used;
- the names of external or undefined labels;
- the names of any externally defined labels;
- the names of any doubly defined labels;
- the number of diagnostics that occurred during the assembly;
- the names of any inserted elements and the elements which caused their insertion.

4.3.1 Mode Listing

If the M option is present on the @ASM control card, each line of generated code is followed by the mode value of the data word produced. The mode value indicates:
- the size of the relocation field;
- the location counter of the operand field;
- the label of an external reference;
- the presence of the IBOO operator;
- whether the data word is to be relocated;
- whether positive or negative relocation is specified;
- whether the external reference is to be added or subtracted.

The format of the mode value line listed is:

I r fs lc s label

where:
I is present if the IBOO operator is present in the expression.
r is + if positive relocation is specified;
is – if negative relocation is specified;
is blank if no relocation is to be performed.
fs is 18 if the entire data word may be relocated or modified by the value of the external reference;
is 6,12 if the lower 12 bits may be relocated or modified by the value of the external reference.
lc is the location counter under which the operand expression is to be relocated, and is 0 if the operand field in nonrelocatable.

s is blank if the value of the external reference is to be added;
is – if the value of the external reference is to be subtracted.

label is the name of the external reference.

**NOTE:** The M option should be used only if there is a need to examine the mode values generated. Even though the assembly is not significantly slowed down, an extra line of print is generated for each word and may cause an early overflow of the symbiont drum space.

Example:

```
0010135  WASHM  T42
000001  00 000000  70 0001  TAG  LLK  1
000002  00 000010  12 0001  + 6,12 U0  LL  TAG
000003  00 000011  12 0010  + 6,12 U0  $15,TAGS +0
000004  05 000000  000000  $15,TAGS +0
000005  00 000012  12 7777  - 6,12 05  LL  -TAGS
000006  00 000013  000010  *TAG
000007  00 000014  777777  *TAGS
000008  00 000015  12 0021  - 18 05  LL  (TAG51)
000009  U  00 000016  12 0003  LL  UREF+3
000010  U  00 000017  12 0004  UREF  LL  3*2*URF+TAGS
000011  U  00 000020  000000  - UREF
000012  00 000021  000000  1* 18 00  - UREF

*** SUMMARY ***
```

**Explanation:**

- Line 2 is a constant.
- Line 3 is 12-bit relocatable. The operand value is to be relocated under location counter 0.
- Line 4 is a constant.
- Line 5 is 12-bit relocatable. The 12-bit operand value is to be relocated under location counter 5. Relocation is negative; that is, the relocation base is to be subtracted.
- Lines 6 and 7 are 18-bit relocatable.
- Line 8 itself is 12-bit relocatable. The referenced literal is 18-bit relocatable and IBOOEd.
4.3.2. Cross-Reference Listing

If an R option is present on the @ASM control card, a cross-reference listing of all referenced labels will be produced at the end of the assembly. Although the cross-reference itself does not significantly slow down the assembly, six words of storage are used for each label reference when the R option is present. As a result the assembler label table space requirements may be significantly larger during the assembly with an R option.

At the conclusion of the assembly, all referenced labels are printed in alphabetic order together with the location counter value at which they were assigned, the location under which they are defined, and the subassembly level at which they were defined. The location counter and location counter value of each reference to the label are also printed.

If a reference is made to a labeled constant, the decimal value of the constant is printed. The octal value is printed between brackets.

Example:

```
00101136  WASH.R  T=3
000001   PROC   10
000002   ERU   1
000003   LLK   1
000004   END
000005   START
000006   LLK   LB1
000007   LLK   UND
000008   LL   LB2
000009   LL   LB1
000010   LB1   X
000011   LB2   X
000012   J   START
000013   END

*** SUMMARY ***

PROGRAM SIZE: 00 0010
EXTERNAL OR UNDEFINED REFERENCES: 1 UND

*** CROSS REFERENCE LISTING ***

1  UNDEFINED
1  * 000010  (000012)
LBI  DEFINED AT 000005  00 LEVEL 01 REFERENCED AT LINE(S): 000005  00 = 000006  00
LB2  DEFINED AT 000004  00 LEVEL 01 REFERENCED AT LINE(S): 000004  00 = 000003  00
START  DEFINED AT 000004  00 LEVEL 01 REFERENCED AT LINE(S): 000004  00 = 000007  00
UND  UNDEFINED
```
4.4. SYMBOLIC CORRECTIONS

If the * option is present, the symbolic code is assembled from the user run library. Corrections may be made to the symbolic code. Correction cards immediately follow the @ASM control card and are terminated by the occurrence of another control card.

The line numbers listed in the first column of the assembly are used to indicate which images are to be removed or altered. Correction cards are not added to the symbolic element in the library. Correction cards do not cause the line numbers on the listing to be changed, so that no matter how many corrections are made, the line numbers still reflect those associated with the original symbolic element.

Symbolic lines which are deleted as a result of the supplied corrections are marked and listed with --- following the line number. They are not assembled.

New symbolic images supplied in the correction deck are marked with +++ following the line number. The line number associated with new symbolic images is that of the last statement in the original element.

Example:

```
000001---
000001+++  
000002    
000003    
000004+++ 
000005    
```

Correction cards having the following PUR-compatible format. Lines are deleted by specifying:

```
-n,m
```

where n is the first and m is the last line to be deleted. Following the correction card, symbolic statements may be supplied. These are inserted in place of the deleted images.

In order to add new symbolic images, the card:

```
-n
```

where n is the line following which corrections are to be inserted, is supplied. The symbolic statements to be added after line n follow the correction card.

Correction cards must be supplied in ascending line number sequence. The - must occur in column 1 of the correction card.
Example:

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
</tr>
</thead>
<tbody>
<tr>
<td>START</td>
<td>LL</td>
<td>TO</td>
</tr>
<tr>
<td></td>
<td>MOVE</td>
<td>FROM, TO, 7</td>
</tr>
<tr>
<td>TO</td>
<td>'THIS IS DESTROYED'</td>
<td></td>
</tr>
<tr>
<td>END</td>
<td>START, 3</td>
<td></td>
</tr>
</tbody>
</table>

4.5. DIAGNOSTICS

Errors detected by the assembler in processing a symbolic statement are flagged. Depending on the particular error, the code may or may not be generated correctly. Some diagnostic flags are not indicative of errors but are warnings.

4.5.1. Address Warning (A)

The address warning diagnostic A is generated if the 12-bit operand address of a type I or II instruction has a location counter value such that the instruction and the referenced address are in different bays. If the operand address is relocated under a different location counter from the instruction, no A-flag will be generated.

Example:

```
000001  A  00 040000 12 0010
000002  00 040001
000004  00 010010 000000
000005  00 010011 12 0007
000006  01 000000
000007  01 000007 000000
000008

/*   LL    A
     RES   010007
     A  +0
     LL    8
     S(1)  RES   010007
     R  +0
     END

*** SUMMARY ***

PROGRAM SIZE: 00 10012 01 10010
ADDRESS WARNINGS: 01
```
4.5.2. Format Warning (F)

The format warning is generated if a 2,16 FORM directive has a relocatable address reference in the second expression.

Example:

```
000001
000002  F 00 00000 000001
000003
000004
000005
000006
000007
000008
000009
```

4.5.3. Truncation Warning (T)

A field truncation warning is generated if:

- the value of an expression in a FORM reference exceeds the size of the field;
- or

- the value of the operand field in a type I or II instruction is a constant exceeding 07777. If the constant is negative and the instruction is an LBK, LLK, or ALK, the T flag is not generated.

Example:

```
000001
000002  T 00 00000 16004
000003
000004
000005
000006
000007
000008
000009
```

4.5.4. Level Error (EL)

A level error indicates that the number of nested expressions exceeded the maximum of six. The resulting expression value is 0.

Example:

```
000001
000002  EL 00 00000 12 0003
000003
000004
000005
000006
000007
000008
```

**Summary**

- Program Size: 00 00006
- Expression Errors: 002
- Level Errors: 002
4.5.5. Instruction Error (I)

An instruction error indicates that the assembler detected an illegal operation field or label field specification. An I flag is generated if:

- a symbolic label is detected in the operation field which is not a defined label, procedure entry point, assembler directive, FORM name, or mnemonic instruction;
- a location counter is defined in the label field and the terminating character is not a space, comma, or period;
- the label field is not terminated by a space, asterisk, or period;
- the type number on an INFO directive exceeds 7;
- the type field on an INFO directive is not terminated by a space;
- the location counter specified on an INFO directive exceeds 15 or is not terminated by a space or comma;
- an EQU directive does not have a label in the label field; or
- a procedure call line references a procedure entry point in the parameter expressions.

Example:

```
00101140 WASH 19=10
**PROCEDURE JZL NOT IN LIBRARY - CALLED AT LINE 000001 BY ELEMENT 19=10
000001  UE1 00 000000 000000 $100LLABEL 0
000003  I 10 000000 000000 JZL 5=1
000006  I INFO 8 0
000006  I INFO 7,0
000009  I INFO 7 17
000007  I 000005 $11 LABEL 0
000009  X PROG 1,1
000010  I END
000011  I 01 000000 000005 X END 1X)
000012  I END
```

*** SUMMARY ***

Program Size: 00 00001 01 00001 10 00001
External or Undefined References: JZL
Expression Errors: 001
Instruction Errors: 008
4.5.6. Relocation Error (R)

Relocation warnings or errors are generated if elementary items are combined in such a way as to cast doubt on the validity of the expression.

Relocation errors are generated if a relocatable item is combined with a constant. See Table 1–3 for details of allowed mode combinations.

Example:

```
000001 /\ 00 000000 000000 000000
000002 00 000005 000005 000005
000003 R 00 000004 000240 000240
000004 R 00 000007 000003 000003
000005 R 00 000010 000005 000005
000006 R 00 000011 000012 000012
000007 RES 5
```

- **SUMMARY**

**PROGRAM SIZE:** 00 U0012
**RELOCATION WARNINGS:** 003

4.5.7. External or Undefined Warning (U)

The U flag is set when a label is referenced which is not defined in the assembly. If the label is externally defined in some other element, the loader collects the elements.

Example:

```
000001 00 000000 70 0000 70 0000
000002 U 00 000001 12 0002 12 0002
000003 U 00 000002 000000
```

- **SUMMARY**

**PROGRAM SIZE:** 00 U0003
**EXTERNAL OR UNDEFINED REFERENCES:** LABEL ABC

4.5.8. Double Definition Warning (D)

A double definition warning is generated when the value assigned to a label changes. The assembler processes the symbolic code twice. As a result, a D flag may indicate that a label is defined at different relative locations because of a pass conflict; that is, different amounts of code were generated in pass 1 and pass 2 of the assembly. The D flag is set if:

- a label defined previously is redefined to have a different value. If the label is a dimensioned label, the D flag is suppressed;
- a label defined in pass 1 of the assembly does not have the same value when redefined in pass 2;
- a paraform contains a reference to a doubly defined label;
4.5.9. Expression Errors (E)

Expression errors indicate that the syntax rules for defining an expression were not obeyed. Expression errors are generated if:

- an elementary item is not followed by an operator or terminator;
- an operator is not followed by an elementary item;
- a floating-point number is written so as to have an octal integer part;
- a floating-point number exceeds the maximum value;
- an item is multiplied by, divided by, or compared with an item which is undefined;
- a paraform with subscript is not terminated by a comma or bracket;
- two items are compared which do not have the same mode value;
- two items are compared and one is undefined;
- two relocatable items are combined and are relocated under different location counters;
- an alphastring or double floating-point number occurs in a literal;
- a dimensioned label is defined or referenced which has previously been defined with smaller dimensionality;
- an LSD or SSD instruction is indexed;
• a type II instruction is indexed;
• a FORM reference has more than the allowed number of operand expressions;
• a GO directive is used and no operand expression is present;
• a FORM directive is defined for more than the allowed field sizes;
• an INSERT directive is specified without operand field;
• a label has more than six characters; or
• a location counter larger than 15 is referenced or defined.

Example:

```assembly
000001  E  00 00000  000005  /* */
000002  E  00 00001  000000  A +51
000003  E  00 00002  204456  A +52
000004  E  00 00003  314531  A +10.56
000005  E  00 00004  000000  +10.56
000006  E  00 00005  000000  +10.56
000007  E  00 00006  000000  A +3!ULBL
000008  X  PROG +2
000009  E  X(1), +3
000010  END END A 1
000011  X  A >2, +3
000012  E  ULBL+3 +AB
000013  E  00 00007  000002  DO X>2, +3
000014  E  00 00010  000000
000015  E  00 00011  000003
000016  E  00 00012  000000
000017  E  00 00013  000001
000018  E  00 00014  12 0033
000019  E  00 00015  12 0035
000020  E  00 00016  70 0005
000021  E  00 00017  000000
000022  E  00 00020  12 0000
000023  E  00 00021  502000
000024  E  00 00022  000001
000025  E  00 00023  44 0001
000026  E  00 00024  100002
000027  E  00 00025  12 0026
000028  E  00 00026  12 0026
000029  E  00 00027  24256
000030  E  00 00028  273031
000031  E  00 00029  000000
000032  E  00 00030  000000
```

**SUMMARY**

**PROGRAM SIZE:** 00 0037 05 00005
**EXTERNAL OR UNDEFINED REFERENCES:** ULBL
**EXPRESSION ERRORS:** 022
**INSTRUCTION ERRORS:** 001
4.6. ERROR MESSAGES

When abnormal situations arise in the course of an assembly, the assembler prints a message which specifies what happened and continues or terminates depending on the nature of the problem.

4.6.1. Element Not Found

If a symbolic element is to be inserted and cannot be found in either the user or system library, the message:

*** ELEMENT xxxxxx NOT IN LIBRARY , CALLED AT LINE ll1111 BY ELEMENT cccccc

is printed and the INSERT directive is ignored.

4.6.2. Procedure Not Found

If a procedure is referenced which is not defined in the program and is not present in the user or system library, the message:

*** PROCEDURE xxxxxxx NOT IN LIBRARY , CALLED AT LINE ll1111 BY ELEMENT cccccc

is printed and the procedure call is assumed to be a label reference. Note that a possible procedure call is signified by the occurrence of a symbolic label in the operation field which is not a previously defined FORM reference or mnemonic instruction.

4.6.3. END Card Omission

If the symbolic statements are not terminated by an END directive, the assembler inserts the image:

END *** ART GENERATED ***

4.6.4. Drum Library Overflow

If the code generated in the course of the assembly causes the library to overflow, the message:

***ASSEMBLY ABORTED – DRUM LIBRARY OVERFLOW***

is printed. The element is not placed in the library.

4.6.5. Main Storage Overflow

If the assembler attempts to obtain additional main storage space because the procedure sample storage or label table is filled, and no space is obtained, the assembly is terminated with the message:

***ASSEMBLY ABORTED – PROCEDURE TABLE OVERFLOW***
or

***ASSEMBLY ABORTED – LABEL TABLE OVERFLOW***

Prior to terminating, the assembler tries to obtain as little as 512 words of memory to expand its tables.
4.6.6. Internal Error

If an error condition occurs within the assembler, the message:

***ASSEMBLY ABORTED – INTERNAL ERROR***

is printed and the assembler terminates automatically. The programmer should try
the run again. If the problem continues to occur, a report should be filed.

4.6.7. Element Deletion

At the conclusion of the assembly, the code produced is registered in the user library
as a relocatable element. If a relocatable element by the same name already exists
in the library, it is deleted and the message:

*** THE RELOCATABLE ELEMENT xxxxxxx , (CREATED mm:dd:yy) ,
HAS BEEN DELETED ***

is printed. The month (mm), day (dd), and year (yy) refer to the date that the deleted
element was created.

4.6.8. Correction Errors

When correction cards are submitted, several errors may be detected.

If a correction card references a line number beyond the range of the element, the
message:

*** LAST CORRECTION EXTENDS BEYOND ELEMENT ***

is printed, and the correction cards are ignored.

If a correction card references a line number smaller than one previously referenced,
the message:

*** SEQUENCE ERROR ***

is printed and the correction card is listed and ignored.

If a correction card of the type \(-n,m\) is such that \(m<n\), the message:

*** LINE NO. DESCENDING ***

is printed and the correction card is listed and ignored.
4.7. GENERATION PARAMETERS

When the RTOS system is generated, parameters may be supplied for the assembler. The assembler parameters are specified in the element CONFIG on a procedure call of the type:

\[ \text{ART}, m \quad \text{mlc} \quad \text{prs} \quad \text{lts} \]

where:

- \text{mlc} is the maximum allowed value for any one location counter;
- \text{prs} is the reserved procedure table size;
- \text{lts} is the number of modules (6 words) reserved for the label table.
- \( m \) is the size of procedure or label table expansion in 256-word blocks. If left blank, \( m \) is assumed to be 16 (4096 words).

The assumed (supplied) parameters are:

\[ \text{ART} \quad 030000 \quad 300 \quad 100 \]

Procedure or label table space is expanded as needed in modules of \( 256 \times m \) maximum words until no space is available. The maximum location counter value is used to detect program-directed assembly loops (GO directive which does not terminate).

In order to change the assembler generation parameters the symbolic element ARTGEN must be assembled with the appropriate CONFIG element.

4.8. ELEMENT AND PROCEDURE INSERTION

The INSERT directive causes a symbolic element in the library to be included as part of the assembly. A procedure reference to a procedure entry point not defined in the program may cause the procedure sample to be inserted from the library.

First, the user RUN library is searched for the element or entry point. If not found, the system library is searched.

If a procedure entry point is referenced, the entire procedure element, which may include other procedure samples, is brought into procedure storage. As a result, care should be taken to ensure that a procedure reference does not cause another procedure in the same element to be read into storage which has entry points which duplicate already defined procedure entry points.

4.9. LABEL TABLE REFERENCES

Symbolic items are stored in the label table. When a reference is made to a symbolic item, the label table is searched. If the same symbolic label is used for different types of symbolic items, the first acceptable definition for the label is used. The first acceptable reference is determined by the sequence in which the assembler searches the label table. The sequence is defined in the following paragraphs.
4.9.1. Operand Field Hierarchy

A symbolic item referenced in the operand field may be a label item, a paraform reference, a dimensioned label item, or a labeled literal reference. The sequence in which the assembler searches the label table is:

1. label item
2. paraform item
3. dimensioned label item
4. labeled literal

Example:

<table>
<thead>
<tr>
<th>Address</th>
<th>Symbolic Item</th>
<th>Hex Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>000001</td>
<td>/</td>
<td>000000</td>
</tr>
<tr>
<td>000002</td>
<td>A</td>
<td>000011</td>
</tr>
<tr>
<td>000003</td>
<td>LIT</td>
<td>000013</td>
</tr>
<tr>
<td>000004</td>
<td>*A(LLK 10)</td>
<td></td>
</tr>
<tr>
<td>000005</td>
<td>B(1)</td>
<td></td>
</tr>
<tr>
<td>000006</td>
<td>RES 10</td>
<td></td>
</tr>
<tr>
<td>000007</td>
<td>C(1)</td>
<td></td>
</tr>
<tr>
<td>000008</td>
<td>C(1)</td>
<td></td>
</tr>
<tr>
<td>000009</td>
<td>PROC</td>
<td></td>
</tr>
<tr>
<td>000010</td>
<td>*C(1)</td>
<td></td>
</tr>
<tr>
<td>000011</td>
<td>*C(1,1)</td>
<td></td>
</tr>
<tr>
<td>000012</td>
<td>*C(1,2)</td>
<td></td>
</tr>
<tr>
<td>000013</td>
<td>END</td>
<td></td>
</tr>
<tr>
<td>000014</td>
<td>C(1)</td>
<td></td>
</tr>
<tr>
<td>000015</td>
<td>C(1)</td>
<td></td>
</tr>
<tr>
<td>000016</td>
<td>RES 10</td>
<td>000000</td>
</tr>
<tr>
<td>000017</td>
<td>LIT</td>
<td>000000</td>
</tr>
<tr>
<td>000018</td>
<td>C(1)</td>
<td>000000</td>
</tr>
<tr>
<td>000019</td>
<td>C(1)</td>
<td>000000</td>
</tr>
<tr>
<td>000020</td>
<td>PROC</td>
<td>000000</td>
</tr>
<tr>
<td>000021</td>
<td>*C(1)</td>
<td>000000</td>
</tr>
<tr>
<td>000022</td>
<td>*C(1,1)</td>
<td>000000</td>
</tr>
<tr>
<td></td>
<td>*C(1,2)</td>
<td>000000</td>
</tr>
<tr>
<td></td>
<td>END</td>
<td>000000</td>
</tr>
</tbody>
</table>

4.9.2. Operation Field Hierarchy

A symbolic label occurring in the operation field may be a procedure entry point, a directive reference, an instruction reference, or a label reference. The assembler determines the nature of the label as follows:

1. If the field is terminated by a space (blank character), a check is made for an INFO, LIT, NAME, PROC, FORM, EQU, DO, XCHAR, UNLIST, EVEN, ODD, GO, GO, RES, END, LIST, INSERT, SKIP, or CHAR directive.
2. If the label is not a directive or if the field terminator is a comma, a check is made for a procedure entry point.
3. If the field terminator is not a space or commas, the field is assumed to be the operand field, and one or more data words are generated.
4. A check is made for a FORM reference.

5. A check is made for a mnemonic instruction reference.

6. A check is made for a library procedure entry point; and, if found, the procedure sample is brought into procedure storage.

7. If none of the forgoing references are satisfied, the field is scanned as an operand field expression.

The sequence described shows that:

1. A label with a name that is identical to an assembler directive may be used as a procedure entry point if and only if a comma is used to terminate the operation field.

2. A procedure entry point or form reference which has the same label as a mnemonic instruction will supercede the instruction reference unless the procedure entry point is only defined in the library and not yet brought into procedure storage.

3. A label reference not preceded by a + will cause the procedure library to be searched prior to assuming a data word generation format.

Example:

```
00101195  WASH  T9=16

**PROCEDURE XCHAR NOT IN LIBRARY = CALLED AT LINE 000010**
**PROCEDURE A NOT IN LIBRARY = CALLED AT LINE 000012**

000001 000002 000003 000004 000005 000006 000007 000008 000009 000010 000011 000012

PROGRAM SIZE:  00 0012
EXTERN OR UNDEFINED REFERENCES: XCHAR
INSTRUCTION ERRORS: 001
```
Note that a literal contains a line item which begins with the operation field. As a result, there is a difference between the way that the references in the following example of

LL (A)

and

LL (A)

are treated because in the first literal, the operation field terminator precludes a reference to a procedure entry point.

Example:

```
00101146  WASH  74-17
**PROCEDURE A  NOT IN LIBRARY - CALLED AT LINE 000004  BY ELEMENT 74-17
000001
000002  U  00 000000
000003  U  00 000012  12 0019
000004  U1  00 000013  12 0019
000005  U  00 000014  000000

*** SUMMARY ***
```

PROGRAM SIZE:  00 00015
EXTERNAL OR UNEDEFINED REFERENCES: A
INSTRUCTION ERRORS: 01
5. COMMAND/ARITHMETIC SECTION

5.1. GENERAL

In this section, the command/arithmetic section of the UNIVAC 418-III System is discussed. Since all input/output is normally done through executive requests, these hardware characteristics are not discussed in this document.

5.2. HARDWARE CHARACTERISTICS

The UNIVAC 418-III System may contain up to 131,072 addressable words. Each word consists of 18 bits. Main storage can be thought of as divided into 4096-word segments called bays.

The address of the instruction being executed is kept in a register called the instruction address register (IAR).

Eight index registers (B registers) can be used for address modification. The index registers are memory locations 1 through 108.

A 6-bit special register (SR) is used to access different bays. Four instructions are available to load and store the special register.

A 4-bit register called the index register pointer (IRP) contains the address of the active index register.

When abnormal conditions, such as illegal instructions, arithmetic overflow, or guard mode violation occur, the operating program is interrupted, and the instruction at a fixed (preassigned) address is executed.

5.3. DESIGNATORS

- Compare Designator

  The compare designator is a bi-stable, three-stage register whose state is determined by the execution of any of the COMPARE instructions (f = 02, 03, 06, 07). The results of the COMPARE instructions are recorded by the compare designator as follows:

  - The COMPARE stage is set upon the execution of any of the COMPARE instructions.

  - The LESS THAN stage is set if a COMPARE instruction finds (AL) less than the contents of the addressed memory location (f = 02, 03), or [(AU) AND (AL)] less than the logical product of (AU) and the contents of the addressed memory location (f = 06, 07).

  - The EQUALS stage is set if a COMPARE instruction finds (AL) equal to the contents of the addressed memory location (f = 02, 03) or [(AU) AND (AL)] equal to the logical product of (AU) and the contents of the addressed memory location (f = 06, 07).
The COMPARE stage is cleared by the execution of any instruction other than the arithmetic JUMP instructions ($f = 6067$). Thus, if the results of a COMPARE instruction are to be successfully tested, it must be immediately followed by one or more of the JUMP instructions.

When the COMPARE stage of the compare designator is set, all interrupts are locked out to avoid the possibility of inadvertently clearing the COMPARE state. It should be noted that the arithmetic JUMP instructions have significantly different operations if executed when the COMPARE stage is not set.

- **Borrow Designator**

The borrow designator is a bi-stable, single-stage element whose state is determined by the execution of either a double-length ADD instruction ($f = 20,21$) or a double-length SUBTRACT instruction ($f = 22,23$).

If an end-around borrow is required during the execution of either of these instructions, the end-around borrow is inhibited and the borrow designator is set. The borrow designator remains set until the subsequent execution of another double-length ADD or double-length SUBTRACT instruction.

The condition of the borrow designator may be tested by the TEST NO BORROW instruction ($f = 5051$). When the borrow designator is set, interrupts are not locked out.

- **Overflow Designator**

The overflow designator is a bi-stable, single-stage element set when an overflow occurs during the execution of any of the following instructions:

ADD AL ($f = 14,15$)
SUBTRACT AL ($f = 16,17$)
ADD A ($f = 20,21$)
SUBTRACT A ($f = 22,23$)
DIVIDE A ($f = 26,27$)
ROUND A ($f = 5060$)
ADD AL PLUS CONSTANT ($f = 71$)
FLOATING POINT DIVIDE ($f = 5005$)

The stage of the overflow designator is tested by either the SKIP ON OVERFLOW instruction ($f = 5053$). The execution of either instruction automatically clears the overflow designator. When the overflow designator is set, interrupts are not locked out.

- **Guard Mode Designator**

The guard mode designator is a bi-stable, single-stage element set as a result of the LGM ($f = 5065$) instruction. It is cleared by the occurrence of any interrupt. While the guard mode designator is set, each instruction store cycle is checked. If the referenced address does not fall within the upper and lower storage limits, a guard mode interrupt is generated.
5.4. INSTRUCTION TYPES AND FORMATS

Instructions are binary numbers formatted in such a manner that when they are transferred to and interpreted by the command/arithmetic section of the computer, they result in the execution of a predefined operation. Instructions for the UNIVAC 418-III System are comprised of two entities, the function field and the operand field. The contents of the function field informs the c/a section which operation is to be performed; the contents of the operand field supplies the c/a section with the necessary information to enable it to perform the function. The set of all recognized functions is referred to as the instruction repertoire.

The UNIVAC 418-III instructions are divided into three distinct categories, referred to as type I, type II, and type III instructions. Type I instructions are identified by function codes 02 through 027, 032, 033, and 040 through 047. Type II instructions are identified by function codes 030, 031, 034 through 037, and 051 through 076. Type III instructions are identified by function codes 5000 through 5077.

- Type I instructions
  The type I instruction format is:

  \[
  F \quad u
  \]

  where: \( F \) is the 6-bit function code.
  \( U \) is the 12 low-order bits of the operand address.

- Type II instructions
  The type II instruction format is:

  \[
  F \quad u \quad 0
  \]

  where: \( F \) is the 6-bit function code.
  \( U \) is the 12 low-order bits of the operand address.
  \( Z \) is the 12 low-order bits of an 18-bit sign extended operand.

  When \( F \) indicates that the 12 low-order bits are to be interpreted as the actual operand, an 18-bit operand is formed by using \( Z \) and propagating the contents of bit 11 to the high-order 6 bits. This is commonly referred to as sign extension.

- Type III instructions
  Type III instructions may be divided into two distinct categories, each with a slightly different format. They are all categorized by a major function code of 050, and a minor function code between 0 and 077.
Type III-a

<table>
<thead>
<tr>
<th>F</th>
<th>M</th>
<th>K</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>12</td>
<td>6 5 0</td>
</tr>
</tbody>
</table>

where:  
F is \(50_8\).  
M is the minor function code.  
K is 0 or a constant less than 64.

Type III-b

<table>
<thead>
<tr>
<th>F</th>
<th>M</th>
<th>Unused</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>12</td>
<td>6 5 0</td>
</tr>
<tr>
<td>Unused</td>
<td>i</td>
<td>U</td>
</tr>
</tbody>
</table>

where:  
F is \(50_8\).  
M is the minor function code.  
I is 0 or 1 depending on whether indexing is to be used.  
U is the 12 low-order bits of the operand address.

Note that the type III-b instructions are two-word (36-bit) instructions. In addition to the above formats there are several type III-a instructions which use the contents of one or more memory locations following their occurrence for specific data. These are principally the I/O instructions. They transfer control to the memory location following the data words used by them.

5.5. ADDRESSING

The operand fields of type I, type II, and type III-b instructions contain 12 bits. The UNIVAC 418-III main storage is logically divided into bays, each containing 4096 18-bit words, and may be expanded to a maximum of 32 bays; therefore, each type I, type II, or type III-b instruction provides sufficient space to specify any address within a bay. The bay which contains the desired address is determined by certain rules outlined in the following discussion.

When an instruction is executed which is in the last storage location of a bay, program control passes to the first location of the next bay unless it is a skip or jump type instruction. If it is a skip type instruction, control passes to the first or second location of the next bay depending on whether or not the skip condition is met. If it is a jump type instruction, control passes to the storage location specified in the next bay. This is tantamount to saying that as long as forward jumps are made, it does not matter where the instruction is located in storage.

In order to enable special-register-sensitive instructions to access any address in storage, the SR (special register) may be used to specify which bay is to be used. The special register is active or inactive depending on whether bit 4 is set to 1 or to 0; bit 4 is not a part of the bay identification.Bits 5 and 3 through 0 of SR are the bay bits.
Example:

To set the SR active to bay 25 (31₈), the binary number \( 11101001 \) (71₈) must be stored in SR because bit 4 (SR active bit) must be set to 1. The desired address is derived by ignoring bit 4 and treating bit 5 as though it were in bit position 4. By doing this, 71₈ becomes 31₈ (111001₂ → 11001₂).

To set the SR active to bay 5 (5₈), the binary number \( 0111011101 \) (25₈) must be stored in SR.

In order to set the special register active to bay 3, the instruction:

```
LABEL  OPERATION  OPERAND
L.SR   023
```

is executed. To set it active to bay 31 (32nd bay), the instruction:

```
L.SR  077
```

is executed. To inactivate the special register, the instruction:

```
L.SR  0
```

may be executed.

- Type I Instructions

Type I instructions are SR-sensitive and indexable, meaning that if SR is active, the bay specified by its contents is accessed, and that the contents of the active index register are used to modify the operand address if the function code is odd.

If SR is not active (bit 4 is 0), the bay to be accessed is that in which the instruction itself resides; the bay bits are taken from the five high-order bits of the instruction address register.
If the function code (f) is odd, indexing is specified. This means that the full 18-bit contents of the active index register are arithmetically added to the (positive) 17-bit operand address. Figure 5–1 illustrates the various addressing techniques for type I instructions.

If line 1 were to be located at address 020000, the following storage references would be made:

<table>
<thead>
<tr>
<th>LINE NUMBER</th>
<th>EFFECTIVE U</th>
<th>ADDRESS REFERENCED</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0100 + 020000</td>
<td>020100</td>
</tr>
<tr>
<td>4</td>
<td>0100 + 030000</td>
<td>030100</td>
</tr>
<tr>
<td>7</td>
<td>0100 + 020000 + 030000</td>
<td>050100</td>
</tr>
<tr>
<td>9</td>
<td>0100 + 000000 + 030000</td>
<td>030100</td>
</tr>
<tr>
<td>11</td>
<td>0100 + 030000 + 030000</td>
<td>060100</td>
</tr>
<tr>
<td>14</td>
<td>0100 + 020000 - 010000</td>
<td>010100</td>
</tr>
</tbody>
</table>

Type II Instructions

Type II instructions are never SR-sensitive, differing in this respect from type I instructions. Regardless of the contents of SR, the bay referenced is the one in which the instruction resides.

Some type II instructions are index-sensitive; this allows them to access other bays by using the active index register to modify the address obtained by combining \( U_{11-0} \) and \( IAR_{17-12} \).

Three instructions (LBK, LLK, and ALK) do not make a second storage access. The sign-extended value of the operand field is used as the operand.
- Type III Instructions

The type III-a instructions do not require an operand. The type III-b instructions resemble the type I instructions; they are SR- and index-sensitive. When I is set to 1, indexing is used; when it is set to 0, no indexing is used.

5.6. STORAGE PROTECTION (GUARD MODE LIMITS)

To ensure program protection, a selected area of storage may be placed under guard mode limits through the use of the LGM (f = 5065) instruction. When the guard mode is active, any attempt to store into a storage address outside the range set by the LGM instruction causes a guard mode interrupt at address 30. Two nine-bit registers, storage limits upper and storage limits lower, may be loaded with the upper and lower bounds of an area of storage to be placed under guard mode. For this purpose, storage is divided into 256-word blocks. The LGM is a privileged instruction and may not be used by the programmer.

When the nine high-order bits of a 17-bit storage address are placed in storage limits lower, the first address of that block is the lower bound of the guard mode limits. When the nine high-order bits of a 17-bit storage address are placed in storage limits upper, the last address of that block is the upper bound of the guard mode limits. For example, the instruction:

```
LABEL OPERATION OPERAND
L.G.M. +0.277.1.77
```

prevents storage outside the range of addresses 077400 to 0137777; any attempted violation of this restriction causes a guard mode interrupt instead.

```
000 111 111 000 000 000 : address 077400
17 8 7
0177 = Storage-Limits-Lower Contents
```

```
001 011 111 111 111 0 : address 0137777
17 8 7
0277 = Storage-Limits-Upper Contents
```

Upon the occurrence of any interrupt, the guard mode designator is cleared (disabled), so that all of main storage becomes accessible to subroutines gaining control through the interrupt locations.

Because locations 0 through 17 are never under guard mode protection, it is always possible to use them for storage. The index registers are part of that category and are actually located at addresses 1 through 10.
5.7. PRIVILEGED INSTRUCTIONS

Privileged instructions are those which are needed by an operating (controlling) system in order to perform its job; they are considered inappropriate for use in normal (user) programs. The appearance of any of these instructions in any user program would have an unpredictable and probably disastrous effect.

When the guard mode designator is set, through the use of an LGM instruction, any attempt to execute a privileged instruction causes a guard mode interrupt instead. The privileged instruction is not executed or initiated.

The privileged instructions are:

- 5011 load input channel (LIC)
- 5012 load output channel (LOC)
- 5013 load external function channel (LFC)
- 5015 stop input on channel (STIC)
- 5016 stop output on channel (STOC)
- 5021 test input channel (TIC)
- 5022 test output channel (TOC)
- 5023 test function channel (TFC)
- 5024 wait for interrupt (WFI)
- 5025 wait for interrupt (WFI)
- 5026 stop on key setting (SK) (ignored when in guard mode)
- 5025 load guard mode (LGM)
- 5066 set audible alarm (SSA)
- 5067 enable ESI interrupts (EEI)

5.8. FLOATING-POINT NUMBERS

Floating-point numbers are two-word, 36-bit constants; they consist of a fixed-point part (mantissa) and an exponent (characteristic). The format of a floating-point number is:

<table>
<thead>
<tr>
<th>s</th>
<th>c</th>
<th></th>
<th>m</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>1</td>
<td></td>
<td>34</td>
</tr>
<tr>
<td>34</td>
<td>27</td>
<td>18</td>
<td>26</td>
</tr>
</tbody>
</table>

where:
- s is the sign bit.
- c is the eight characteristic bits.
- m is the 27 mantissa bits.

The mantissa (m) contains the 27 significant bits of the floating-point number. The magnitude of the mantissa is either 0 or between .48 and .7777777778, normalized so that the most significant bit is a 1. The characteristic is the value of c in the expression $2^{c-208} \times m$. The high-order bit of c (bit 34) is the sign bit of the characteristic. When $c_{34}=1$, the characteristic is positive; when $c_{34}=0$, the characteristic is negative. The sign bit (s) is 0 when the floating-point number is greater than 0 (positive); it is 1 when the number is less than 0 (negative). The magnitude (positive equivalent) of a negative number is its one's complement.
For example, the number 2.0 can be rewritten in floating-point form as:

\[
2.0 \times 10^0, \text{ or } 20. \times 10^{-1}, \text{ or } .20 \times 10^1, \text{ and many others.}
\]

In these examples, 0, -1, and 1 are the characteristics; 2.0, 20., and .20 are the mantissas. The three expressions represent the same quantities, illustrating that the mantissa and characteristic may be manipulated so that the value of the number remains unchanged. The octal representation of this number is:

\[
2.0 \times 10^0 = .2_8 \times 2^3
\]

To normalize, the mantissa is multiplied by 2, and the characteristic is decreased by 1.

The floating-point format is.

\[
002400000000_8
\]

Finally, to indicate that the power of the characteristic is positive, the characteristic is biased to obtain \(202400000000_8\). In the same manner, \(-2.0\) is represented as \(575377777777_8\).

5.9. INTERRUPTS

Interrupts are internally generated signals which cause the c/a section to interrupt its normal sequence of instructions (governed by instruction address register contents), and to take the next instruction from a predetermined address in main storage. The contents of the IAR are not changed until the interrupt instruction is executed. An SLJ or SLJI instruction is placed in the interrupt locations, which captures the value of IAR in order to allow normal processing to continue when the interrupt processing coding is completed.
6. INSTRUCTION REPERTOIRE DESCRIPTION

6.1. SYMBOL CONVENTIONS

The following is a list of the "shorthand" symbols used in the repertoire description. The meaning each symbol conveys appears to the right of the symbol.

- **AU**  Upper accumulator, 18-bit arithmetic register
- **AL**  Lower accumulator, 18-bit arithmetic register
- **A**   AU and AL linked together to form one 36-bit arithmetic register
- **B**   Eight index registers with seven residing in main storage and the currently active index register in a flip-flop register
- **f**   Function code, six high-order bits of all instruction words
- **F**   Function register; seven bits
- **k**   Designator contained in type III instruction words; six bits
- **m**   Minor function code contained in type III instruction words; six bits
- **M**   (y), [(y) + (B)], [(y) AND (AU)], or [(y) + (B)] AND (AU) of compare instructions
- **NI**  Next instruction
- **P or IAR**  Program address register; 17 bits (or instruction address register)
- **SR**  Special register; five bits, plus one active bit
- **IRP**  Index register pointer; 3 bits
- **U**   12 low-order bits contained in type I and type II instructions
- **Up**  U prefaced with the core storage segment designator bits of P (P16-12)
- **USR**  U prefaced with the core storage segment designator bits of SR (SR53-0)
- **y**   Either an address formed by Up or USR plus U11-0 or a constant formed by U with sign extension.
- **()**  Contents of an address or register
- **()i** Initial contents of an address or register
- **()f** Final contents of an address or register
- **(n)**  Contents of the nth bit of a register
- **(y-1,y)**  Contents of two consecutive memory locations linked together to form a 36-bit word. Address y - 1 contains the most significant half of the word; y contains the least significant half of the word.
- **()**  One's complement of the contents of an address or register
- **()**  Algebraic product of the contents of two locations
- **→**  Transfer of the quantity stated at the left of the symbol to the address or register stated at the right of the symbol
- **[]**  Used to group terms. The brackets do not indicate "the contents of".

Bit-by-bit or logical product (logical AND) defined by the following table:

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
6.2. INSTRUCTION REPERTOIRE

The instruction repertoire for the UNIVAC 418-111 Assembler is described in this section. The instructions are listed and defined in the following format:

<table>
<thead>
<tr>
<th>Octal Code</th>
<th>Instruction Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Operation performed (Symbolic summary)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Definition of the y address or constant</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Test defining the instruction</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Examples or notes, where necessary</td>
<td></td>
</tr>
</tbody>
</table>

Common usage and example cases are included where necessary to supplement the description; however, no attempt is made in these descriptions to indicate more sophisticated uses for any of the instructions.

6.2.1. Supervisor Call Instructions

Several function codes are not assigned a specific function. These are called supervisor call instructions because when executed they cause a supervisor call interrupt at location 208. Depending on software conventions, the RTOS may perform certain software functions when encountering these illegal function codes.

The supervisor call functions are:
00,01,077
Execution Time: 0.75 usec, and
5000,5001,5077
Execution Time: 1.00 usec.

6.3. TYPES I AND II INSTRUCTIONS

02 COMPARE LOWER (CL)

Operation: (AL): (y)
Execution Time: 1.50 usec.
y = Up or USR + U11-0

The COMPARE stage of the compare designator is set.

This instruction compares the contents of AL algebraically with the contents of y and the compare designator is set as follows:
1. The LESS THAN stage is set if (AL) < (y).
2. The EQUAL stage is set if (AL) = (y).

The contents of AL remain unchanged and in AL, (AL)_f = (AL)_i.
NOTES:

- $0 < +0$

- The COMPARE stage is cleared by the execution of any instruction other than the arithmetic jump instructions ($f = 6067$). Thus, if the result of a COMPARE instruction is to be successfully tested, it must be immediately followed by one or more of the conditional jump instructions.

- Arithmetic jump instructions have significantly different operations if executed when the COMPARE stage is not set.

- When the COMPARE stage of the compare designator is set, all interrupts are locked out to avoid the possibility of inadvertently clearing the COMPARE stage.

03 COMPARE LOWER (CL*)

Operation: $(AL) : (y + (B))$

Execution Time: 1.50 usec.

$y = U_P$ or $U_{SR} + U_{11-0}$

The COMPARE stage of the compare designator is set.

This instruction compares the contents of AL algebraically with the contents of $y + (B)$ and the compare designator is set as follows:

1. The LESS THAN stage is set if $(AL) < (y + (B))$.
2. The EQUAL stage is set if $(AL) = (y + (B))$.

The contents of AL remains unchanged and in AL, $(AL)_f = (AL)_i$.

NOTES:

- $0 < +0$

- The COMPARE stage is cleared by the execution of any instruction other than the arithmetic jump instructions ($f = 6067$). Thus, if the result of a COMPARE instruction is to be successfully tested, it must be immediately followed by one or more of the conditional jump instructions.

- Arithmetic jump instructions have significantly different operation if executed when the COMPARE stage is not set.

- When the COMPARE stage of the compare designator is set, all interrupts are locked out to avoid the possibility of inadvertently clearing the COMPARE stage.
04 MASKED SELECTIVE LOAD (MSL)

Operation: \[ ((AU) \ AND \ (AL)) \ OR \ ((AU) \ AND \ (y)) \rightarrow AL \]

Execution Time: 1.50 usec.

\[ y = U_P \text{ or } U_{SR} + U_{11-0} \]

This instruction replaces the individual bits of AL with bits of the contents of y corresponding to 1's in AU, leaving the remaining bits of AL unaltered. If \( (AU)_n = 1 \), then \( (y)_n \rightarrow AL_n \).

The contents of AU remain unchanged and in AU. \( (AU)_f = (AU)_i \).

Example: \( (AU)_i = 007777 \) - Mask
(\( y \) = 123451
(\( AL)_i = 666666
(\( AL)_f = 663451

NOTES:

- A mask of positive zero does not change AL. \( (AL)_f = (AL)_i \)
- A mask of negative zero results in the transfer of the contents of y to AL. \( (AL)_f = (y) \)

05 MASKED SELECTIVE LOAD (MSL*)

Operation: \[ ((AU) \ AND \ (AL)) \ OR \ ((AU) \ AND \ (y + (B))) \rightarrow AL \]

Execution Time: 1.50 usec.

\[ y = U_P \text{ or } U_{SR} + U_{11-0} \]

This instruction replaces the individual bits of AL with bits of the contents of \( y + (B) \) corresponding to 1's in AU, leaving the remaining bits of AL unaltered. If \( (AU)_n = 1 \), then \( (y + (B))_n \rightarrow AL_n \).

The contents of AU remain unchanged and in AU. \( (AU)_f = (AU)_i \)

NOTES:

- A mask of positive zero does not change AL. \( (AL)_f = (AL)_i \)
- A mask of negative zero results in the transfer of the contents of \( y + (B) \) to AL. \( (AL)_f = (y + (B)) \)
06 COMPARE LOWER MASKED BY UPPER (CLM)

Operation: \[(AU) \text{ AND} (AL) : (AU) \text{ AND} (y)\]

Execution Time: 2.00 usec.

\[y = U_P \text{ or } U_{SR} + U_{11-0}\]

The COMPARE stage of the compare designator is set.

This instruction compares selected bits of AL with corresponding bits of the contents of y by logically multiplying AU by AL and by the contents of y and algebraically comparing the two resultants. The compare designator is set as follows:

1. The LESS THAN stage is set if \[(AL) \text{ AND} (AU)] < [(y) \text{ AND} (AU)]\]

2. The EQUAL stage is set if \[(AL) \text{ AND} (AU)] = [(y) \text{ AND} (AU)]\]

The contents of AL remain unchanged and in AL. The contents of AU remain unchanged and in AU. \((AL)_f = (AL)_i\) and \((AU)_f = (AU)_i\)

Example:

\[(AU)_i = 007777 - \text{Mask}\]
\[(y) = 123451\]
\[(AL)_i = 222351\]

COMPARE 2351 with 3451

\[(AU)_f = 007777\]
\[(AL)_f = 222351\]

NOTES:

- \(-0 < +0\)

- The COMPARE stage is cleared by the execution of any instruction other than the arithmetic jump instructions \((f = 6067)\). Thus, if the result of a COMPARE instruction is to be successfully tested, it must be immediately followed by one or more of the conditional jump instructions.

- Arithmetic jump instructions have significantly different operations if executed when the COMPARE stage is not set.

- When the COMPARE stage of the compare designator is set, all interrupts are locked out to avoid the possibility of inadvertently clearing the COMPARE stage.
07 COMPARE LOWER MASKED BY UPPER (CLM*)

Operation: \((\text{AU}) \land (\text{AL}) : [(\text{AU}) \land (y + (B))]\)

Execution Time: 2.00 usec.

\(y = U_0 \text{ or } U_{SR} + U_{11-0}\)

The COMPARE stage of the compare designator is set.

This instruction compares selected bits of AL with corresponding bits of the
contents of \(y + (B)\) by logically multiplying AU by AL and by the contents
of \(y + (B)\) and algebraically comparing the two resultants. The compare designator
is set as follows:

1. The LESS THAN stage is set if \([(\text{AL}) \land (\text{AU})] < [(y + (B)) \land (\text{AU})]\)

2. The EQUAL stage is set if \([(\text{AL}) \land (\text{AU})] = [(y + (B)) \land (\text{AU})]\)

The contents of AL remain unchanged and in AL. The contents of AU remain unchanged and in AU. \((AL)_f = (AL)_i\) and \((AU)_f = (AU)_i\).

NOTES:

- \(-0 < +0\)

- The COMPARE stage is cleared by the execution of any instruction other than
  the arithmetic jump instructions \((f = 6067)\). Thus, if the result of a COMPARE
  instruction is to be successfully tested, it must be immediately followed by
  one or more of the conditional jump instructions.

- Arithmetic jump instructions have significantly different operations if executed
  when the COMPARE stage is not set.

- When the COMPARE stage of the compare designator is set, all interrupts are
  locked out to avoid the possibility of inadvertently clearing the COMPARE
  stage.

10 LOAD AU (LU)

Operation: \((y) \rightarrow \text{AU}\)

Execution Time: 1.50 usec.

\(y = U_0 \text{ or } U_{SR} + U_{11-0}\)

Clear AU.

This instruction transfers the contents of \(y\) to AU.

The contents of \(y\) remain unchanged and in \(y\). \((y)_f = (y)_i\)
11 \textbf{LOAD AU (LU*)} \\
Operation: \((y + (B)) \rightarrow AU\) \\
Execution Time: 1.50 usec. \\
\(y = U\_P \text{ or } U\_SR + U\_11-0\) \\
Clear AU. \\
This instruction transfers the contents of \(y + (B)\) to AU. \\
The contents of \(y + (B)\) remain unchanged and in \(y + (B)\). \((y + (B))_f = (y + (B))_i\)

12 \textbf{LOAD AL (LL)} \\
Operation: \((y) \rightarrow AL\) \\
Execution Time: 1.50 usec. \\
\(y = U\_P \text{ or } U\_SR + U\_11-0\) \\
Clear AL. \\
This instruction transfers the contents of \(y\) to AL. \\
The contents of \(y\) remain unchanged and in \(y\). \((y)_f = (y)_i\)

13 \textbf{LOAD AL (LL*)} \\
Operation: \((y + (B)) \rightarrow AL\) \\
Execution Time: 1.50 usec. \\
\(y = U\_P \text{ or } U\_SR + U\_11-0\) \\
Clear AL. \\
This instruction transfers the contents of \(y + (B)\) to AL. \\
The contents of \(y + (B)\) remain unchanged and in \(y + (B)\). \((y + (B))_f = (y + (B))_i\)

14 \textbf{ADD TO LOWER (AL)} \\
Operation: \([(y) + (AL)] \rightarrow AL\) \\
Execution Time: 1.50 usec. \\
\(y = U\_P \text{ or } U\_SR + U\_11-0\) \\
This instruction adds the contents of \(y\) to the contents of AL and places the resultant, SUM, in AL. \\
The contents of \(y\) remain unchanged and in \(y\). \((y)_f = (y)_i\)
NOTES:

- If the contents of AL is negative 0 and the contents of y is negative 0, the result of the addition is negative 0.
  \[(AL)_{f} = 1's \text{ if } (AL)_{i} = 1's \text{ and } (y) = 1's\]

- The results of addition involving all other possible combinations of positive and negative 0 are positive 0.

- If the magnitude of the resultant is too large for AL to hold, that is, the sum exceeds the range \(-377777\) to \(+377777\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction (f = 5052) or the SKIP ON NO OVERFLOW instruction (f = 5053). The execution of either of these two instructions clears the overflow designator.

15 ADD TO LOWER (AL*)

Operation: \([(y + (B)) + (AL)] \rightarrow AL\)

Execution Time: 1.50 usec.

\[y = UP \text{ or } USR + U11-0\]

This instruction adds the contents of \(y + (B)\) to the contents of AL and stores the SUM in AL.

The contents of \(y + (B)\) remain unchanged and in \(y + (B)\). \((y + (B))_{f} = (y + (B))_{i}\)

NOTES:

- If the contents of AL is negative 0 and the contents of \(y + (B)\) is negative 0, the result of the addition is negative 0.

- The results of addition involving all other possible combinations of positive and negative 0 are positive 0.

- If the magnitude of the resultant is too large for AL to hold, that is, the sum exceeds the range \(-377777\) to \(+377777\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction (f = 5052) or the SKIP ON NO OVERFLOW instruction (f = 5053). The execution of either of these two instructions clears the overflow designator.

16 ADD NEGATIVELY TO LOWER (ANL)

Operation: \([(AL) - (y)] \rightarrow AL\)

Execution Time: 1.50 usec.

\[y = UP \text{ or } USR + U11-0\]

This instruction subtracts the contents of \(y\) from the contents of AL and places the resultant, DIFFERENCE, in AL.

The contents of \(y\) remain unchanged and in \(y\). \((y)_{f} = (y)_{i}\)
NOTES:

• If the contents of AL is negative 0 and the contents of y is positive 0, the result of the subtraction is negative 0. \((AL)_f = 1's\) if \((AL)_i = 1's\) and \((y) = 0's\).

• The results of subtraction involving all other possible combinations of positive and negative 0 are positive 0.

• If the magnitude of the resultant is too large for AL to hold, that is, the difference exceeds the range \(-3777778\) to \(+3777778\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction \((f = 5052)\) or the SKIP ON NO OVERFLOW instruction \((f = 5053)\). The execution of either of these two instructions clears the overflow designator.

17 ADD NEGATIVELY TO LOWER (ANL*)

Operation: \([(AL) - (y + (B))] \rightarrow AL\)

Execution Time: 1.50 usec.

\(y = \text{Up} \text{ or } U_{SR} + U_{11-0}\)

This instruction subtracts the contents of \(y + (B)\) from the contents of AL and places the resultant, DIFFERENCE, in AL.

The contents of \(y + (B)\) remain unchanged and in \(y + (B)\). \((y + (B))_f = (y + (B))_i\)

NOTES:

• If the contents of AL is negative 0, and the contents of \(y + (B)\) is positive 0, the result of the subtraction is negative 0. \((AL)_f = 1's\) if \((AL)_i = 1's\) and \((y + (B)) = 0's\).

• The results of subtraction involving all other possible combinations of positive and negative 0 are positive 0.

• If the magnitude of the resultant is too large for AL to hold, that is, the difference exceeds the range \(-3777778\) to \(+3777778\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction \((f = 5052)\) or SKIP ON NO OVERFLOW instruction \((f = 5053)\). The execution of either of these two instructions clears the overflow designator.
20 ADD TO A (AA)

Operation: \[ (A) + (y-1,y) \rightarrow A \]

Execution Time: 3.00 usec.

\[ y = U_P \text{ or } U_{SR} + U_{11-0} \]

The borrow designator is cleared to zero.

This instruction is executed by combining the AU and AL registers into a 36-bit accumulator, the A register. The contents of \( y-1 \) and \( y \) are treated as one 36-bit word, a double-length signed binary number. The contents of \( y-1 \), \( y \) are added to the contents of \( A \) and the resultant, \( \text{SUM} \), is placed in \( A \).

The contents of \( y-1 \), \( y \) remain unchanged and in \( y-1 \), \( y \). \( (y-1,y)_f = (y-1,y)_i \)

Example:

\[ y = 07507 \]
\[ (A)_i = 201007430145 \]
\[ (07507) = 351123 \text{ (least significant half)} \]
\[ (07506) = 077430 \text{ (most significant half)} \]
\[ (A)_f = 300440001270 \]

NOTES:

- The least significant half of the 36-bit number is in \( y \); the most significant half of the 36-bit number is in \( y-1 \). The sign of the 36-bit double-length number is indicated by the most significant bit of \( (y-1) \).

- The operating characteristics of double-length arithmetic operations are the same as those for single-length arithmetic operations, except that any borrow for AL comes from AU.

- If an end-around borrow for AU is required, it is inhibited and the borrow designator is set, indicating that the result left in \( A \) is too large by 1 and must be corrected. This condition is tested by the TEST NO BORROW instruction \((f = 5051)\). The borrow designator is cleared only by the execution of another ADD TO A \((f = 20,21)\) or ADD NEGATIVE TO A \((f = 22,23)\) instruction.

- If the contents of \( A \) is negative 0 and the contents of \( y-1,y \) is negative 0, the result of the addition is negative 0. \( (A)_f = 1's \) if \( (A)_i = 1's \) and \( (y-1,y) = 1's \)

- The results of addition involving all other possible combinations of positive and negative 0 are positive 0.

- If the magnitude of the resultant is too large for \( A \) to hold, that is, the sum exceeds the range \(-3777777777778\) to \(+3777777777778\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP NO OVERFLOW instruction \((f = 5052)\) or the SKIP ON NO OVERFLOW instruction \((f = 5053)\). The execution of either of these two instructions clears the overflow designator.
21 ADD TO A (AA*)

Operation: [(A) + (y + (B) – 1, y + (B))] → A

Execution Time: 3.00 usec.

\( y = U_P \) or \( U_{SR} + U_{11:0} \)

The borrow designator is cleared to zero.

This instruction is executed by combining the AU and AL registers into a 36-bit accumulator, the A register. The contents of \( y + (B) \) and \( y + (B) – 1 \) are treated as one 36-bit word, a double-length signed binary number. The contents of \( y + (B) – 1 \), \( y + (B) \) are added to the contents of A and the resultant, SUM, is placed in A.

The contents of \( y + (B) – 1 \), \( y + (B) \) remain unchanged and in \( y + (B) – 1 \), \( y + (B) \).

\( (y + (B) – 1, y + (B)) = (y + (B) – 1, y + (B)) \)

NOTES:

- The least significant half of the 36-bit number is in \( y + (B) \); the most significant half of the 36-bit number is \( y + (B) – 1 \). The sign of the 36-bit double-length number is indicated by the most significant bit of \( (y + (B) – 1) \).

- The operating characteristics of double-length arithmetic operations are the same as those for single-length arithmetic operations, except that any borrow for AL comes from AU.

- If an end-around borrow for AU is required, it is inhibited, and the borrow designator is set indicating that the result left in A is too large by 1 and must be corrected. This condition is tested by the TEST NO BORROW instruction \( (f = 5051) \). The borrow designator is cleared only by the execution of another ADD TO A \( (f = 20, 21) \) or ADD NEGATIVELY TO A \( (f = 22, 23) \) instruction.

- If the contents of A is negative 0 and the contents of \( y – 1 \), \( y \) is negative 0, the result of the addition is negative 0. \( (A)_f \) = 1's if \( (A)_i \) = 1's and \( (y + (B) – 1, y + (B)) \) = 1's

- The results of addition involving all other possible combinations of positive and negative 0 are positive 0.

- If the magnitude of the resultant is too large for A to hold, that is, the sum exceeds the range \(-377777g \) to \(+377777g \), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction \( (f = 5052) \) or the SKIP ON NO OVERFLOW instruction \( (f = 5053) \). The execution of either of these two instructions clears the overflow designator.
22 ADD NEGATIVELY TO A (ANA)

Operation: [(A) – (y-1,y)] → A

Execution Time: 3.00 usec.

y = Uₚ or Uₘᵣ + U₁₁₀

The borrow designator is cleared to zero.

This instruction is executed by combining the AU and AL registers into a 36-bit accumulator, the A register. The contents of y-1 and y are treated as one 36-bit word, a double-length signed binary number. The contents of y-1,y are subtracted from the contents of A and the resultant, DIFFERENCE, is placed in A.

The contents of y-1,y remain unchanged and in y-1,y, (y-1,y)ᵣ = (y-1,y)ᵢ

Example:

y = 07507

(A)i = 201007430145

(07507) = 351123 (least significant half)

(07506) = 077430 (most significant half)

(A)f = 101357057022

NOTES:

• The least significant half of the 36-bit number is in y; the most significant half of the 36-bit number is in y-1. The sign of the 36-bit double-length number is indicated by the most significant bit of (y-1).

• The operating characteristics of double-length arithmetic operations are the same as those for single-length arithmetic operations, except that any borrow for AL comes from AU.

• If an end-around borrow for AU is required, it is inhibited and the borrow designator is set, indicating that the result left in A is too large by 1 and must be corrected. This condition is tested by the TEST NO BORROW instruction (f = 5051). The borrow designator is cleared only by the execution of another ADD TO A (f = 20,21) or ADD NEGATIVELY TO A (f = 22,23) instruction.

• If the contents of A is negative 0 and the contents of y-1,y is positive 0, the result of the subtraction is negative 0. (A)f = 1's if (A)i = 1's and (y-1,y) = 0's

• The results of subtraction involving all other possible combinations of positive and negative 0 are positive 0.
If the magnitude of the resultant is too large for A to hold, that is, the difference exceeds the range \(-377777777777\) to \(+377777777777\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction (\(f = 5052\)) or the SKIP ON NO OVERFLOW instruction (\(f = 5053\)). The execution of either of these two instructions clears the overflow designator.

23 ADD NEGATIVELY TO A (ANA+)

Operation: \([A] = (y + (B) - 1, y + (B)] \rightarrow A\)

Execution Time: 3.00 usec.

\(y = U_P \text{ or } U_{SR} + U_{11-0}\)

The borrow designator is cleared to zero.

This instruction is executed by combining the AU and AL registers into a 36-bit accumulator, the A register. The contents of \(y + (B) - 1\) and \(y + (B)\) are treated as one 36-bit word, a double-length signed binary number. The contents of \(y + (B) - 1\), \(y + (B)\) are subtracted from the contents of A and the resultant, DIFFERENCE, is placed in A.

The contents of \(y + (B) - 1\), \(y = (B)\) remain unchanged and in \(y + (B) - 1\), \(y + (B)\).

\((y + (B) - 1, y + (B))_f = (y + (B) - 1, y + (B))_i\)

NOTES:

- The least significant half of the 36-bit number is in \(y + (B)\); the most significant half of the 36-bit number is in \(y + (B) - 1\). The sign of the 36-bit double-length number is indicated by the most significant bit of \((y + (B) - 1)\).

- The operating characteristics of double-length arithmetic operations are the same as those for single-length arithmetic operations, except that any borrow for AL comes from AU.

- If an end-around borrow for AU is required, it is inhibited, and the borrow designator is set indicating that the result left in A is too large by 1 and must be corrected. This condition is tested by the TEST NO BORROW instruction (\(f = 5051\)). The borrow designator is cleared only by the execution of another ADD TO A or ADD NEGATIVELY TO A instruction.

- If the contents of A is negative 0 and the contents of \(y + (B) - 1\), \(y + (B)\) is positive 0, the result of the subtraction is negative 0. \((A)_f = 1's\) if \((A)_i = 1's\) and \((y-1,y) = 0's\).

- The results of subtraction involving all other possible combinations of positive and negative 0 are positive 0.

- If the magnitude of the resultant is too large for A to hold, that is, the difference exceeds the range \(-377777777777\) to \(+377777777777\); the result is incorrect and the overflow designator is tested by either the SKIP ON OVERFLOW instruction (\(f = 5052\)) or the SKIP ON NO OVERFLOW instruction (\(f = 5053\)). The execution of either of these two instructions clears the overflow designator.
24 MULTIPLY (M)

Operation: \[(AL) \times (y) \rightarrow A\]

Execution Time: 6.50 usec. - Numbers of like signs
7.375 usec. - Numbers of unlike signs

\(y = \text{Up} \text{ or } U_{SR} + U_{11-0}\)

This instruction multiplies the contents of AL by the contents of y and the resultant, PRODUCT, is placed in the 36-bit accumulator, the A register, consisting of AU and AL.

The contents of y remain unchanged and in y, \((y)_{f} = (y)_{i}\)

NOTES:

- The results of multiplication involving all possible combinations of positive and negative 0 are positive 0.
- If the most significant half of the product is 17 bits or smaller, it is contained in AL with leading 0's in cases of positive products and leading 1's in cases of negative products. AL_{17} contains the proper sign.

Examples:
Positive Product
(AL) \(= 000003_{8} = +3\)
(y) \(= 000004_{8} = +4\)
(A) \(= (AU) + (AL) = 000000_{8} + 00014_{8}\)

Negative Product
(AL) \(= 777774_{8} = -3\)
(y) \(= 000004_{8} = +4\)
(A) \(= (AU) + (AL) = 77777_{8} + 77763_{8}\)

- If the most significant half of the product is exactly 18 bits long, it fills AL and the sign is carried by AU. For positive products, AU contains all 0's; for negative products, AU contains all 1's. AL_{17} does not contain the proper sign but, rather, the most significant bit of the product.

Examples:
Positive Product
(AL) \(= 000725_{8}\)
(y) \(= 000741_{8}\)
(A) \(= (AU) + (AL) = 000000_{8} + 670465_{8}\)

Negative Product
(AL) \(= 777052_{8} = -725_{8}\)
(y) \(= 000741_{8}\)
(A) \(= (AU) + (AL) = 77777_{8} + 107312_{8}\)

- No overflow is possible with this instruction because the number of bits in the product cannot exceed the number of bits in the multiplicand plus the number of bits in the multiplier.
25 **MUL**TIPLY (M*)

Operation: \([ (AL) \times (y + (B)) ] \rightarrow A \]

Execution Time: 6.50 usec. - Numbers of like signs
7.375 usec. - Numbers of unlike signs

\[ y = U_p \text{ or } U_{SR} + U_{11-0} \]

This instruction multiplies the contents of AL by the contents of \( y + (B) \) and the resultant, PRODUCT, is placed in the 36-bit accumulator, the A register, consisting of AU and AL.

The contents of \( y + (B) \) remain unchanged and in \( y + (B) \). \( (y + (B))_f = (y + (B))_i \)

**NOTES:**
- The results of multiplication involving all possible combinations of positive and negative 0 are positive 0.
- If the most significant half of the product is 17 bits or smaller, it is contained in AL with leading 0's in cases of positive products and leading 1's in cases of negative products. \( AL_{17} \) contains the proper sign.
- If the most significant half of the product is exactly 18 bits long, it fills AL and the sign is carried by AU. For positive products, AU contains all 0's; for negative products, AU contains all 1's. \( AL_{17} \) does not contain the proper sign but, rather, the most significant bit of the product.
- No overflow is possible with this instruction because the number of bits in the product cannot exceed the number of bits in the multiplicand plus the number of bits in the multiplier.

26 **DIVIDE** (D)

Operation: \([(A) \div (y)] \rightarrow AL; \text{Remainder} \rightarrow AU\]

Execution Time: 6.50 usec. - Numbers of like signs
7.375 usec. - Numbers of unlike signs

\[ y = U_p \text{ or } U_{SR} + U_{11-0} \]

This instruction divides the contents of A by the contents of y. The QUOTIENT is placed in AL and the REMAINDER is placed in AU.

The contents of y remain unchanged and in y. \( (y)_f = (y)_i \)
NOTES:

- The results of division involving all possible combinations of positive and negative 0 are positive 0.

- The remainder always bears the sign of the dividend with the results satisfying the relationship: \( \text{DIVIDEND} = \text{QUOTIENT} \times \text{DIVISOR} + \text{REMAINDER} \)

- If the dividend and the divisor have like signs, the quotient is positive. If they have unlike signs, the quotient is negative.

Examples:

<table>
<thead>
<tr>
<th>Divisor</th>
<th>Dividend</th>
<th>Quotient</th>
<th>Remainder</th>
</tr>
</thead>
<tbody>
<tr>
<td>+4</td>
<td>+5</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>-4</td>
<td>+5</td>
<td>-1</td>
<td>+1</td>
</tr>
<tr>
<td>+4</td>
<td>-5</td>
<td>-1</td>
<td>-1</td>
</tr>
<tr>
<td>-4</td>
<td>-5</td>
<td>+1</td>
<td>-1</td>
</tr>
</tbody>
</table>

- If the magnitude of the quotient is too large for AL to hold, that is, the quotient exceeds the range \(-3777778\) to \(+3777778\), the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the \text{SKIP ON OVERFLOW} instruction (\(f = 5052\)) or the \text{SKIP ON NO OVERFLOW} instruction (\(f = 5053\)). The execution of either of these two instructions clears the overflow designator.

27 \text{DIVIDE (D*)}

Operation: \([(A) ÷ (y + (B))] \rightarrow \text{AL}; \text{Remainder} \rightarrow \text{AU}

Execution Time: 6.50 usec. – Numbers of like signs
7.375 usec. – Numbers of unlike signs

\(y = \text{Up or USR} + \text{U11-0}\)

This instruction divides the contents of A by the contents of \(y + (B)\). The QUOTIENT is placed in AL and the REMAINDER is placed in AU.

The contents of y remain unchanged and in y, \((y + (B))_f = (y + (B))_i\)

NOTES:

- The results of division involving all possible combinations of positive and negative 0 are positive 0.

- The remainder always bears the sign of the dividend with the results satisfying the relationship: \( \text{DIVIDEND} = \text{QUOTIENT} \times \text{DIVISOR} + \text{REMAINDER} \)

- If the dividend and the divisor have like signs, the quotient is positive. If they have unlike signs, the quotient is negative.
Examples:

<table>
<thead>
<tr>
<th>Divisor</th>
<th>Dividend</th>
<th>Quotient</th>
<th>Remainder</th>
</tr>
</thead>
<tbody>
<tr>
<td>+4</td>
<td>+5</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>−4</td>
<td>+5</td>
<td>−1</td>
<td>+1</td>
</tr>
<tr>
<td>+4</td>
<td>−5</td>
<td>−1</td>
<td>−1</td>
</tr>
<tr>
<td>−4</td>
<td>−5</td>
<td>+1</td>
<td>−1</td>
</tr>
</tbody>
</table>

- If the magnitude of the quotient is too large for AL to hold, that is, the quotient exceeds the range $-3777778$ to $+3777778$, the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction (f = 5052) or SKIP ON NO OVERFLOW instruction (f = 5053). The execution of either of these two instructions clears the overflow designator.

30 STORE LOCATION AND JUMP INDIRECT (SLJI)

Operation: $[(P) + 1] → (y); [(y) + 1] → P$

Execution Time: 2.25 usec.

$y = U_p + U_{11-0}$

This instruction stores the current program address +1 at the address defined by the contents of $y$. The contents of $y$ are increased by 1, and the new address is transferred to the $P$ register.

Example of an indirect return jump executed from address $002000_8$:

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>INITIAL CONTENTS</th>
<th>FINAL CONTENTS</th>
<th>EXPLANATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>002000_8</td>
<td>30 6500_8</td>
<td>30 6500_8</td>
<td>Execute subroutine from main program</td>
</tr>
<tr>
<td>006500_8</td>
<td>71 7420_8</td>
<td>71 7420_8</td>
<td>Constant defining location of desired subroutine</td>
</tr>
<tr>
<td>317420_8</td>
<td>37 2164_8</td>
<td>00 2001_8</td>
<td>Subroutine exit address</td>
</tr>
<tr>
<td>317421_8</td>
<td>-------</td>
<td>00 2001_8</td>
<td>Subroutine entrance address (control is transferred here from indirect return jump)</td>
</tr>
</tbody>
</table>

The effect of the above sequence upon execution of the indirect return jump at address $002000_8$ is to transfer control to the subroutine starting at 17421_8, while at the same time letting the subroutine know where to return control.

**NOTE:**

This instruction together with the jump indirect instruction provides the means needed for jumping to and from subroutines.
31 STORE LOCATION AND JUMP INDIRECT (SLJI*)

Operation: \[(P) + 1\] → (y + (B)); \[(y + (B)) + 1\] → P

Execution Time: 2.25 usec.

\[y = U_p + U_{11-0}\]

This instruction stores the current program address +1 at the address defined by the contents of \(y + (B)\). Then the contents of \(y\) are increased by 1 and the new address is transferred to P.

**NOTE:**

This instruction together with the jump indirect instruction provides the means needed for jumping to and from subroutines.

32 LOAD B REGISTER (LB)

Operation: \((y) → B\)

Execution Time: 1.50 usec.

\[y = U_p \text{ or } U_{SR} + U_{11-0}\]

This instruction transfers the contents of \(y\) to B specified by IRP. The full 18 bits of \(y\) are transferred to B.

The contents of \(y\) remain unchanged and in \(y\). \((y)_f = (y)_i\)

33 LOAD B REGISTER (LB*)

Operation: \((y + (B)) → B\)

Execution Time: 1.50 usec.

\[y = U_p \text{ or } U_{SR} + U_{11-0}\]

This instruction transfers the contents of \(y + (B)\) to B specified by IRP. The full 18 bits of \(y + (B)\) are transferred to B.

The contents of \(y\) remain unchanged and in \(y\). \((y + (B))_f = (y + (B))_i\)

34 JUMP (J)

Operation: \(y → P_{11-0}\)

Execution Time: 0.75 usec.

\[y = U_p + U_{11-0}\]

This instruction passes program control unconditionally to the location specified by \(y\).

Since only the word address is specified by \(y\) and the storage segment address is specified by \(P_{16-12}\), program control remains within the current storage segment.
Example:

\[ P_{16-12} = 03_{8} \text{ and } y = 6712_{8} \]

When the instruction is executed, \( P = 036712_{8} \), and control passes to location 036712.

35 **JUMP (J*)**

Operation: \( y + (B) \rightarrow P_{11-0} \)

Execution Time: 0.75 usec.

\[ y = Up + U_{11-0} \]

This instruction passes program control unconditionally to the location specified by \( y + (B) \).

Since the word address is specified by \( y + (B) \), the storage segment address specified by \( P_{16-12} \) could be modified causing program control to pass to a new location in another storage segment.

36 **LOAD B REGISTER WITH "KONSTANT" (LBK)**

Operation: \( y \rightarrow B \)

Execution Time: 0.75 usec.

\[ y = U \text{ (sign extended to 18 bits)} \]

This instruction transfers the contents of \( y \) to \( B \) specified by the index register pointer (IRP). The contents of \( y \) is the low-order 12 bits of this instruction \( U_{11-0} \) extended to 18 bits by the repetition of bit 11 in bit positions 17 through 12.

Example:

\[ U_{11-0} = 7701_{8} \]

\( (B)_i = \text{any value} \)

\( (B)_f = 777701_{8} \)

**NOTE:**

\( U_{11-0} \) is the 12-bit number contained within the instruction; it does not refer to an address.

37 **LOAD B REGISTER WITH "KONSTANT" (LBK*)**

Operation: \( y + (B) \rightarrow B \)

Execution Time: 0.75 usec.

\[ y = U \text{ (sign extended to 18 bits)} \]

This instruction transfers the contents of \( y + (B) \) to \( B \) specified by IRP. The contents of \( y \) are the low-order 12 bits of this instruction, \( U_{11-0} \), extended to 18 bits by the repetition of bit 11 in bit positions 17 through 12.
The effect of this instruction is to change the contents of B by incrementally increasing or decreasing B.

**NOTE:**

$U_{11-0}$ is the 12-bit number contained within the instruction; it does not refer to an address.

### 40 CLEAR Y (CY)

**Operation:** $0 \rightarrow y$

**Execution Time:** 1.50 usec.

$y = U_P \text{ or } U_{SR} + U_{11-0}$

This instruction stores an 18-bit word of 0's at storage address $y$.

### 41 CLEAR Y (CY*)

**Operation:** $0 \rightarrow y + (B)$

**Execution Time:** 1.50 usec.

$y = U_P \text{ or } U_{SR} + U_{11-0}$

This instruction stores an 18-bit word of 0's at storage address $y + (B)$.

### 42 STORE B REGISTER (SB)

**Operation:** $(B) \rightarrow y$

**Execution Time:** 1.50 usec.

$y = U_P \text{ or } U_{SR} + U_{11-0}$

This instruction transfers the contents of B, specified by IRP, to the storage address $y$.

The contents of B, specified by IRP, remain unchanged and in B. $(B)_f = (B)_i$

### 43 STORE B REGISTER (SB*)

**Operation:** $(B) \rightarrow y + (B)$

**Execution Time:** 1.50 usec.

$y = U_P \text{ or } U_{SR} + U_{11-0}$

This instruction transfers the contents of B, specified by IRP, to the storage address $y + (B)$.

The contents of B, specified by IRP, remain unchanged and in B. $(B)_f = (B)_i$
44 **STORE AL (SL)**

Operation: \((AL) \rightarrow y\)

Execution Time: 1.50 usec.

\(y = U_p \text{ or } U_{SR} + U_{11-0}\)

This instruction transfers the contents of AL to the storage address \(y\). The contents of AL remain unchanged and in AL. \((AL)_f = (AL)_i\)

45 **STORE AL (SL*)**

Operation: \((AL) \rightarrow y + (B)\)

Execution Time: 1.50 usec.

\(y = U_p \text{ or } U_{SR} + U_{11-0}\)

This instruction transfers the contents of AL to the storage address \(y + (B)\). The contents of AL remain unchanged and in AL. \((AL)_f = (AL)_i\)

46 **STORE AU (SU)**

Operation: \((AU) \rightarrow y\)

Execution Time: 1.50 usec.

\(y = U_p \text{ or } U_{SR} + U_{11-0}\)

This instruction transfers the contents of AU to the storage address \(y\). The contents of AU remain unchanged and in AU. \((AU)_f = (AU)_i\)

47 **STORE AU (SU*)**

Operation: \((AU) \rightarrow y + (B)\)

Execution Time: 1.50 usec.

\(y = U_p \text{ or } U_{SR} + U_{11-0}\)

This instruction transfers the contents of AU to the storage address \(y + (B)\).

The contents of AU remain unchanged and in AU. \((AU)_f = (AU)_i\)

51 **INCLUSIVE OR (OR)**

Operation: \([(AL) \text{ OR } (y)] \rightarrow AL\)

Execution Time: 1.50 usec.

\(y = U_p + U_{11-0}\)

Each bit in \(y\) is logically added to corresponding bits in AL and the 18 independent logical sums are placed in AL. This is a bit-by-bit INCLUSIVE OR. For each bit in \(y\) that equals 1, set the corresponding bit in AL to 1. For each bit that equals 0, the corresponding bit in AL is left as it is.
The contents of \( y \) remain unchanged and in \( y \). \( (y)_f = (y)_i \)

Example:

\[
(AL)_i = 123456_8 \\
(y) = 000077_8 \\
(AL)_f = 123477_8
\]

**NOTES:**
- The INCLUSIVE OR function is defined in the following table:

<table>
<thead>
<tr>
<th>(y)</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>(AL)</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LOGICAL SUM</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- This instruction is sometimes called selective set.

### 52 AND (AND)

**Operation:** \([(AL) \ AND (y)] \rightarrow AL\)

**Execution Time:** 1.50 usec.

\( y = U_p + U_{11-0} \)

Each bit in \( y \) is logically multiplied by corresponding bits in \( AL \) and the 18 independent logical products are placed in \( AL \). This is a bit-by-bit AND. For each bit in \( y \) that equals 0, clear the corresponding bit in \( AL \) to 0. For each bit in \( y \) that equals 1, the corresponding bit in \( AL \) is left as it is.

The contents of \( y \) remain unchanged and in \( y \). \( (y)_f = (y)_i \)

Example:

\[
(AL)_i = 123456 \\
(y) = 707070 \\
(AL)_f = 103050
\]

**NOTES:**
- The AND function is defined in the following table:

<table>
<thead>
<tr>
<th>(y)</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>(AL)</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LOGICAL PRODUCT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

- This instruction is sometimes called selective clear.
53 EXCLUSIVE OR (XOR)

Operation: \((AL) \text{ XOR} (y) \rightarrow AL\)

Execution Time: 1.50 usec.

\(y = U P + U11-0\)

Each bit in \(y\) is logically subtracted from corresponding bits in \(AL\) and the 18 independent logical differences are placed in \(AL\). This is a bit-by-bit EXCLUSIVE OR. For each bit in \(y\) that equals 1, complement the corresponding bit in \(AL\). For each bit in \(y\) that equals 0, the corresponding bit in \(AL\) is left as it is.

The contents of \(y\) remain unchanged and in \(y\), \((y)_f = (y)_i\)

Example:
\[
(AL)_i = 123456 \\
(y) = 070007 \\
(AL)_f = 153451
\]

NOTES:
- The EXCLUSIVE OR function is defined in the following table:

<table>
<thead>
<tr>
<th>((y))</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>((AL))</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LOGICAL DIFFERENCE</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- The instruction is sometimes called selective complement.

54 ENABLE INTERRUPTS AND JUMP INDIRECT (EJI)

Operation: \((y) \rightarrow \text{the P register, and remove interrupt lockout}\)

Execution Time: 1.50 usec.

\(y = U P + U11-0\)

This instruction removes interrupt lockout, enables interrupts and passes program control to the address which is specified by the contents of \(y\).

NOTES:
- Interrupt lockout is set by all interrupts received from the IOM.
- An application of this instruction is the termination of a subroutine activated by an interrupt.
- This instruction gives the same result as executing the two instructions, clear interrupt lockout \((f = 5030)\) and jump indirect \((f = 55)\), in succession.
- Interrupts are inhibited for one instruction time following the execution of this instruction.
55 **JUMP INDIRECT (JI)**

Operation: \( y \rightarrow P \)

Execution Time: 1.50 usec.

\[ y = U_p + U_{11-0} \]

This instruction passes program control unconditionally to the location specified by the contents of \( y \).

56 **TEST B REGISTER FOR EQUALITY (TB)**

Operation: IF \( (B) = (y) \); SKIP NI, \( [(P) + 2 \rightarrow P] \)

IF \( (B) \neq (y) \); ADVANCE B BY ONE \( [(B) + 1 \rightarrow B] \)

EXECUTE NI \( [(P) + 1 \rightarrow P] \)

Execution Time: 2.50 usec.

\[ y = U_p + U_{11-0} \]

This instruction compares the contents of \( B \), specified by IRP, with the contents of \( y \). If they are equal, the next instruction is skipped. If \( (B) = (y) \), then \( (P) + 2 \rightarrow P \). If they are not equal, the contents of \( B \) are incremented by 1 and the computer executes the next instruction. If \( (B) \neq (y) \), then \( (B) + 1 \rightarrow B \) and \( (P) + 1 \rightarrow P \).

57 **TEST ANY LOCATION FOR ZERO (TZ)**

Operation: IF \( (y) = 0 \), SKIP NI, \( [(P) + 2 \rightarrow P] \)

IF \( (y) \neq 0 \), DECREMENT \( (y) \) BY ONE \( [(y) - 1 \rightarrow y] \)

EXECUTE NI \( [(P) + 1 \rightarrow P] \)

Execution Time: 2.25 usec.

\[ y = U_p + U_{11-0} \]

If the contents of \( y \) are 0, the next instruction is skipped. If \( (y) = 0 \), then \( (P) + 2 \rightarrow P \). If they are not 0, they are decremented by 1 and the processor executes the next instruction. If \( (y) \neq 0 \), then \( (y) - 1 \rightarrow y \) and \( (P) + 1 \rightarrow P \).
60 JUMP ON AU ZERO (JUZ) (Compare designator not set)

Operation: IF (AU) = +0, y → P
           IF (AU) ≠ +0, (P) + 1 → P

Execution Time: 0.75 usec.

y = UP + U11-0

The COMPARE stage of the compare designator is not set.

If the contents of AU equals positive 0, program control passes to the location specified by y. If (AU) = +0, then y → P.

If the contents of AU does not equal positive 0, the processor executes the next instruction. If (AU) ≠ +0, then (P) + 1 → P.

NOTE:
Negative 0 acts as not 0.

60 JUMP ON EQUAL (JE) (Compare designator set)

Operation: IF (AL) = M, y → P
           IF (AL) ≠ M, (P) + 1 → P
           IF [(AL) AND (AU)] = M, y → P
           IF [(AL) AND (AU)] ≠ M, (P) + 1 → P

Execution Time: 0.75 usec.

y = UP + U11-0

The COMPARE stage of the compare designator is set.

If the EQUAL stage of the compare designator is set, program control passes to the location specified by y.

IF (AL) = M, then y → P
IF (AL) AND (AU) = M, then y → P

If the EQUAL stage of the compare designator is not set, the next instruction is executed.

IF (AL) ≠ M, then (P) + 1 → P
IF [(AL) AND (AU)] ≠ M, then (P) + 1 → P

NOTES:
- Negative 0 acts as not 0.
- Execution of this instruction does not clear the compare designator.
61 JUMP ON AL ZERO (JLZ) (Compare designator not set)

Operation: (AL) = +0, y → P
(AL) ≠ +0, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U_{11.0}

The COMPARE stage of the compare designator is not set.

If the contents of AL equal positive 0, program control passes to the location specified by y. IF (AL) = +0, then y → P

If the contents of AL does not equal positive 0 (contains any 1 bits) the processor executes the next instruction. IF (AL) ≠ 0, then (P) + 1 → P

NOTE:
Negative 0 acts as not 0.

61 JUMP ON EQUAL (JE) (Compare designator set)

Operation: IF (AL) = M, y → P
IF (AL) ≠ M, (P) + 1 → P
IF [(AL) AND (AU)] = M, y → P
IF [(AL) AND (AU)] ≠ M, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U_{11.0}

The COMPARE stage of the compare designator is set.

If the EQUAL stage of the compare designator is set, program control passes to the location specified by y.

IF (AL) = M, THEN y → P
IF [(AL) AND (AU)] = M, then y → P

If the EQUAL stage of the compare designator is not set, the processor executes the next instruction.

IF (AL) ≠ M, then (P) + 1 → P
IF [(AL) AND (AU)] ≠ M, then (P) + 1 → P

NOTE:
Execution of this instruction does not clear the compare designator.
62 JUMP ON AU NONZERO (JUNZ) (Compare designator not set)

Operation: IF (AU) ≠ +0, y → P
IF (AU) = +0, (P) + 1 → P

Execution Time: 0.75 usec.
y = Up + U11-0

The COMPARE stage of the compare designator is not set.

If the contents of AU does not equal positive 0 (contains any 1 bits) program control passes to the location specified by y. IF (AU) ≠ +0, then y → P.

If the contents of AU equals positive 0, the processor executes the next instruction. IF (AU) = +0, then (P) + 1 → P

NOTE:

Negative 0 acts as not 0.

62 JUMP ON NOT EQUAL (JNE) (Compare designator set)

Operation: IF (AL) ≠ M, y → P
IF (AL) = M, (P) + 1 → P
IF [(AL) AND (AU)] ≠ M, y → P
IF [(AL) AND (AU)] = M, (P) + 1 → P

Execution Time: 0.75 usec.
y = Up + U11-0

The COMPARE stage of the compare designator is set.

If the EQUAL stage of the compare designator is not set, the processor passes control to the location specified by y.

IF (AL) ≠ M, then y → P
IF [(AL) AND (AU)] ≠ M, then y → P

If the EQUAL stage of the compare designator is set, the processor executes the next instruction.

IF (AL) = M, then (P) + 1 → P
IF [(AL) AND (AU)] = M, then (P) + 1 → P

NOTE:

Execution of this instruction does not clear the compare designator.
63 JUMP ON AL NONZERO (JLNZ) (Compare designator not set)

Operation: IF (AL) ≠ +0, y → P
           IF (AL) = +0, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is not set.

If the contents of AL does not equal positive 0, program control passes to the location specified by y. IF (AL) ≠ +0, then y → P

If the contents of AL equals positive 0, the processor executes the next instruction. IF (AL) = +0, then (P) + 1 → P

NOTE:
Negative 0 acts as not 0.

63 JUMP ON NOT EQUAL (JNE) (Compare designator set)

Operation: IF (AL) ≠ M, y → P
           IF (AL) = M, (P) + 1 → P
           IF [(AL) AND (AU)] ≠ M, y → P
           IF [(AL) AND (AU)] = M, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is set.

If the EQUAL stage of the compare designator is not set, the processor passes control to the location specified by y.

IF (AL) ≠ M, then y → P
IF [(AL) AND (AU)] ≠ M, then y → P

If the EQUAL stage of the compare designator is set, the processor executes the next instruction.

IF (AL) = M, then (P) + 1 → P
IF [(AL) AND (AU)] = M, then (P) + 1 → P

NOTE:
Execution of this instruction does not clear the compare designator.
64 JUMP ON AU POSITIVE (JUP) (Compare designator not set)

Operation:
IF (AU) POSITIVE, y → P
IF (AU) NOT POSITIVE, (P) + 1 → P

Execution Time: 0.75 usec.

y = U_P + U_{11-0}

The COMPARE stage of the compare designator is not set.

If the sign of AU is positive, program control passes to the location specified by y. IF (AU_{17}) = 0, then y → P

If the sign of AU is negative, the processor executes the next instruction. IF (AU_{17}) = 1, then (P) + 1 → P

64 JUMP ON NOT LESS (JNLS) (Compare designator set)

Operation:
IF (AL) ≥ M, y → P
IF (AL) < M, (P) + 1 → P
IF [(AL) AND (AU)] ≥ M, y → P
IF [(AL) AND (AU)] < M, (P) + 1 → P

Execution Time: 0.75 usec.

y = U_P + U_{11-0}

The COMPARE stage of the compare designator is set.

If the LESS THAN stage of the compare designator is not set, program control passes to the location specified by y.

IF (AL) ≥ M, then y → P
IF [(AL) AND (AU)] ≥ M, then y → P

If the LESS THAN stage of the compare designator is set, the processor executes the next instruction.

IF (AL) < M, (P) + 1 → P
IF [(AL) AND (AU)] < M, (P) + 1 → P

NOTE:
Execution of this instruction does not clear the compare designator.
65 JUMP ON AL POSITIVE (JLP) (Compare designator not set)

Operation: IF (AL) POSITIVE, y → P
            IF (AL) NEGATIVE, (P) + 1 → P

Execution Time: 0.75 usec.

y = \text{Up} + \text{U}_{11}-0

The COMPARE stage of the compare designator is not set.

If the sign of AL is positive, program control passes to the location specified by y. IF (AL_{17}) = 0, then y → P.

If the sign of AL is negative, the processor executes the next instruction. IF (AL_{17}) = 1, then (P) + 1 → P.

65 JUMP ON NOT LESS (JNLS) (Compare designator set)

Operation: IF (AL) ≥ M, y → P
            IF (AL) < M, (P) + 1 → P
            IF [(AL) AND (AU)] ≥ M, y → P
            IF [(AU) AND (AU)] < M, (P) + 1 → P

Execution Time: 0.75 usec.

y = \text{Up} + \text{U}_{11}-0

The COMPARE stage of the compare designator is set.

If the LESS THAN stage of the compare designator is not set, program control passes to the location specified by y.

IF (AL) ≥ M, then y → P
IF [(AL) AND (AU)] ≥ M, then y → P

If the LESS THAN stage of the compare designator is set, the processor executes the next instruction.

IF (AL) < M, (P) + 1 → P
IF [(AL) AND (AU)] > M, (P) + 1 → P

NOTE:

Execution of this instruction does not clear the compare designator.
66 JUMP ON AU NEGATIVE (JUN) (Compare designator not set)

Operation: IF (AU) NEGATIVE, J → P
            IF (AU) POSITIVE, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is not set.

If the sign of AU is negative, program control passes to the location specified by y.
IF (AU17) = 1, then y → P

If the sign of AU is positive, the processor executes the next instruction.
IF (AU17) = 0, then (P) + 1 → P

66 JUMP ON LESS (JLS) (Compare designator set)

Operation: IF (AL) < M, y → P
            IF (AL) ≥ M, (P) + 1 → P
            IF [(AL) AND (AU)] < M, y → P
            IF [(AL) AND (AU)] ≥ M, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is set.

If the LESS THAN stage of the compare designator is set, program control passes to the location specified in y.
IF (AL) < M, then y → P
IF [(AL) AND (AU)] < M, then y → P

If the LESS THAN stage of the compare designator is not set, the processor executes the next instruction.
IF (AL) ≥ M, then (P) + 1 → P
IF [(AL) AND (AU)] ≥ M, then (P) + 1 → P

NOTE:

Execution of this instruction does not clear the compare designator.
67 JUMP ON AL NEGATIVE (JLN) (Compare designator not set)

Operation: IF (AL) NEGATIVE, y → P
            IF (AL) POSITIVE, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is not set.

If the sign of AL is negative, program control passes to the location specified by y.

If (AL17) = 1, then y → P

If the sign of AL is positive, the processor executes the next instruction. IF (AL) = 0, then (P) + 1 → P

67 JUMP ON LESS (JLS) (Compare designator set)

Operation: IF (AL) < M, y → P
            IF (AL) ≥ M, (P) + 1 → P
            IF [(AL) AND (AU)] < M, y → P
            IF [(AL) AND (AU)] ≥ M, (P) + 1 → P

Execution Time: 0.75 usec.

y = Up + U11-0

The COMPARE stage of the compare designator is set.

If the LESS THAN stage of the compare designator is set, program control passes to the location specified by y.

IF (AL) < M, then y → P
IF [(AL) AND (AU)] < M, then y → P

If the LESS THAN stage of the compare designator is not set, the processor executes the next instruction.

IF (AL) ≥ M, then (P) + 1 → P
IF [(AL) AND (AU)] ≥ M, then (P) + 1 → P

NOTE:

Execution of this instruction does not clear the compare designator.
**70 LOAD AL WITH "KONSTANT" (LLK)**

**Operation:** $y \rightarrow AL$

**Execution Time:** 1.00 usec.

$y = U$ (sign extended to 18 bits)

The contents of $y$ are the lower-order 12 bits of this instruction extended to 18 bits by the repetition of bit 11 in bit positions 17 through 12. This expanded 18-bit number is placed in AL.

**Examples:**

- **70 0001**<sub>8</sub>, $y = 0001$<sub>8</sub>, LOAD AL WITH "KONSTANT" + 1
  
  $(AL)_i = \text{any value}$
  
  $(AL)_f = 000001_8$

- **70 7775**<sub>8</sub>, $y = 7775$<sub>8</sub>, LOAD AL WITH "KONSTANT" − 1
  
  $(AL)_i = \text{any value}$
  
  $(AL)_f = 777775_8$

**NOTES:**

- The LOAD AL WITH "KONSTANT" instruction itself remains unchanged by the operation.

- U is the 12-bit number contained within the instruction; it does not refer to an address.

- The constant, U, may range in value from $-3777_8$ to $+3777_8$. 
71 ADD "KONSTANT" TO AL (ALK)

Operation: (AL) + y → AL

Execution Time: 1.00 usec.

y = U (sign extended to 18 bits)

The contents of y are the lower-order 12 bits of this instruction, extended to 18 bits by the repetition of bit 11 in bit positions 17 through 12. This 18-bit number is then added to the contents of AL and the resultant, SUM, is placed in AL.

Examples:

71 00028, y = 00028, ADD "KONSTANT" + 2 TO AL
(AL)_i = 0577778
(AL)_f = 06000018

71 77758, y = 77758, ADD "KONSTANT" - 2 TO AL
(AL)_i = 0670558
(AL)_f = 0670538

NOTES:

- The ADD "KONSTANT" TO AL instruction itself remains unchanged by the operation.
- U is the 12-bit number contained within the instruction; it does not refer to an address.
- The constant, U, may range in value from -37778 to +37778.
- If the contents of AL is negative 0 and y is negative 0, the result of the addition is negative 0.
  (AL)_f = 1’s if (AL)_i = 1’s and y = 1’s
- The results of addition involving all other possible combinations of positive and negative 0 are positive 0.
- If the magnitude of the resultant is too large for AL to hold, the result is incorrect and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction (f = 5052) or the SKIP ON NO OVERFLOW instruction (f = 5053). The execution of either of these two instructions clears the overflow designator.
72 STORE INDEX REGISTER (SIR)

Operation: IRP_{3-0} \rightarrow y_{3-0}

0's \rightarrow y_{5-4}

Execution Time: 3.00 usec.

y = U_p + U_{11-0}

This instruction replaces the six low-order bits of the contents of y with a six-bit value in which the contents of IRP_{3-0} replaces the contents of y_{3-0} and zeros replace the contents of y_{5-4}. Bits 17 through 6 of the contents of y remain unchanged. The resultant is stored at storage location y.

NOTES:

- If the contents of IRP equals 0, bit 3 of the contents of y is set. If the contents of IRP does not equal 0, bit 3 of the contents of y is cleared. That is, IRP points to storage address 108 when loaded with 008.

  IF (IRP) = 0 \ (y_3) = 1
  IF (IRP) \neq 0 \ (y_3) = 0

- Since this instruction effects a partial transfer, the 12 high-order bits of y remain unchanged.

73 JUMP IF B REGISTER NONZERO (JBNZ)

Operation: IF (B) +0, (B) - 1 \rightarrow B and y \rightarrow P

IF (B) +0, (P) + 1 \rightarrow P

Execution Time: 1.75 usec.

y = U_p + U_{11-0}

If the contents of B, specified by IRP, are not positive 0, the contents of B are decremented by 1 and program control passes to the location specified by y. If the contents of B, specified by IRP, are positive 0, the processor executes the next instruction.

IF (B) +0, then (B) - 1 \rightarrow B and y \rightarrow P

IF (B) +0, then (P) + 1 \rightarrow P

NOTES:

- Negative 0 acts as not 0.

- Since B is a one's complement number and can take values less than zero, the B JUMP is effective for program loops only when the contents of B is initially positive.
74 **STORE ADDRESS OF AL (SAD)**

Operation: \((AL_{11-0}) \rightarrow y_{11-0}\)

Execution Time: 3.00 usec.

\[ y = U_p + U_{11-0} \]

The low-order 12 bits of the contents of AL, \((AL_{11-0})\), replace the corresponding low-order 12 bits of the contents of \(y\), \((y_{11-0})\). The high-order six bits of the contents of \(y\) \((y_{17-12})\) remain unchanged.

The contents of AL remain unchanged and in AL.

Example:
\( (AL)_i = 762504_{16} \)
\( (y)_i = 567777_{16} \)
\( (y)_f = 562504_{16} \)

**NOTE:**
Since this instruction effects a partial transfer, the six high-order bits of \(y\) remain unchanged.

75 **STORE SPECIAL REGISTER (SSR)**

Operation: \((SR_{5-0}) \rightarrow y_{5-0}\)

Execution Time: 3.00 usec.

\[ y = U_p + U_{11-0} \]

The contents of the special register replace the 6 low-order bits of the contents of \(y\) \((y_{5-0})\). Bit 4 of the special register, \(SR_4\), is cleared to 0. The contents of \(SR_3, SR_2, SR_1\), bits 0 through 3 and bit 5, and the contents of \(y_{17-6}\) bits 17 through 6, remain unchanged by the operation.

**NOTES:**

- Since the instruction effects a partial transfer, bits 17 through 6 of the contents of \(y\) \((y_{17-6})\) remain unchanged.
- This instruction deactivates the special register as the control bit, bit 4, is cleared.
76 STORE LOCATION AND JUMP (SLJ)

Operation: \((P) + 1 \rightarrow y\) and \(y + 1 \rightarrow P\)

Execution Time: 2.00 usec.

\(y = U_P + U_{11-0}\)

The address of the next instruction in storage replaces the contents of the location specified by \(y\); that is, the current program address plus 1 is stored in \(y\). Program control passes to the location following the location specified by \(y\); that is, jump to \(y + 1\).

NOTES:

- This instruction transfers a full 18-bit word to \(y\).
- The lower 17 bits are \((P) + 1\); the upper bit is set to 0.

6.4. TYPE III INSTRUCTIONS

The following are type III instructions. Each requires a function code of 50 and a minor function code in the range of 00 to 77. The 50 function code identifies the instruction as type III; the minor function code determines the operation to be performed.

6.4.1. Type III-b Instructions

Most of the type III-b instructions are the optional floating-point instructions. In processors not equipped with this feature, floating-point commands are considered as faults and generate a supervisor call interrupt.

5002 FLOATING-POINT ADD (FA) and (FA*)

Operation: \((FA)\)

\[[(A) + (y-1, y)] \rightarrow A\]

\((FA^*)\)

\[[(A) + (y-1 + (B), y + (B))] \rightarrow A\]

Execution Time: \((4.35 + \text{number of shifts} / 8)\) usec.

\(y = U_P \text{ or } U_{SR} + U_{11-0}\)

This instruction causes the signed floating-point number contained in the main storage addresses specified by \(y-1\) (most significant half) and \(y\) (least significant half) to be added to the signed floating-point number contained in the A register. The sign is indicated by the most significant bit of \(y-1\). The characteristics are compared and the fixed-point part and exponent in the floating-point number with the smallest exponent are adjusted until the two exponents are the same. The fixed-point parts are added, the sum is normalized, and the result is placed in the A register in the floating-point format. \(A_{U7}\) contains the resultant sign, \(A_{U16-9}\) contains the resultant exponent and \(A_{U8-0}\) and \(A_{L17-0}\) contain the resultant fixed-point part.
NOTES:

- If the resultant exponent is less than zero and the resultant fixed-point part is nonzero, the operation is completed by normalizing the fixed-point part and decrementing the exponent past zero, packing the result in A, and causing an underflow interrupt to location 348.

- If the resultant exponent is greater than 3778 and the resultant fixed-point part is nonzero, the operation is completed by normalizing the fixed-point part (shift right one place), incrementing and truncating the exponent (which results in a zero exponent), packing the result in A, and causing an overflow interrupt to location 358.

- If the resultant fixed-point part is a plus or minus 0, a plus 0 is placed in the A register and no interrupt is generated.

5003 FLOATING-POINT SUBTRACT (FS) AND (FS*)

Operation:  
\[(FS) \rightarrow (A) - (y-1, y) \rightarrow A \]
\[ (FS*) \rightarrow (A) - (y-1 + (B), y + (B)) \rightarrow A \]

Execution Time:  
\[(4.35 \times \text{number of shifts/8}) \text{ usec.}\]

\[y = U_p \text{ or } U_{SR} + U_{11-0}\]

This instruction causes the signed floating-point number contained in the main storage addresses specified by y-1 (most significant half) and y (least significant half) to be subtracted from the signed floating-point number contained in the A register. The sign is indicated by the most significant bit of y-1. The exponents are compared and the fixed-point part and exponent in the floating-point number with the smallest exponent are adjusted until the two exponents are the same. After subtraction, the difference is normalized and the result is contained in the A register in the floating-point format.

AU17 contains the resultant sign. AU16-9 contains the resultant exponent and AU8-0 and AL17-0 contain the resultant fixed-point part.

NOTES:

- If the resultant exponent is less than zero and the resultant fixed-point part is nonzero, the operation is completed by normalizing the exponent and decrementing the fixed-point part past zero, packing the result in A, and causing an underflow interrupt to location 348.

- If the resultant exponent is greater than 3778 and the resultant fixed-point part is nonzero, the operation is completed by normalizing the fixed-point part (shift right one place), incrementing and truncating the exponent (which results in a zero exponent), packing the result in A, and causing an overflow interrupt to location 358.

- If the resultant fixed-point part is a plus or minus 0, a plus 0 is placed in the A register and no interrupt is generated.
5004 FLOATING-POINT MULTIPLY (FM) and (FM*)

Operation: (FM)

\[(A) \times (y-1,y) \rightarrow A\]

(FM*)

\[(A) \times (y-1 + (B), y + (B)) \rightarrow A\]

Execution Time: 12.00 usec.

\[y = U_P \text{ or } U_{SR} + U_{11-0}\]

This instruction causes the signed floating-point number contained in the A register to be multiplied by the contents of the signed floating-point number contained in the main storage address specified by \(y-1\) (most significant half) and \(y\) (least significant half), with the product contained in the A register in the floating-point format. \(AU_{17}\) contains the resultant sign. \(AU_{16-9}\) contains the resultant exponent and \(AU_{8-0}\) and \(AL_{17-0}\) contain the resultant fixed-point part.

NOTES:

- If the resultant exponent is less than zero, the operation is completed by placing the resulting exponent (which is truncated to 8 bits) and the normalized fixed-point part (shifted zero or one place left, since operands are assumed to be normalized) in A, then causing an interrupt to location 348.

- If the resultant exponent is greater than 3778, the operation is completed by placing the resulting exponent (truncated to 8 bits) and the normalized fixed-point part in A, then causing an interrupt to location 358.

5005 FLOATING-POINT DIVIDE (FD) AND (FD*)

Operation: (FD)

\[(A) \div (y-1,y) \rightarrow A\]

(FD*)

\[(A) \div (y-1 + (B), y + (B)) \rightarrow A\]

Execution Time: 12.00 usec.

\[y = U_P \text{ or } U_{SR} + U_{11-0}\]

This instruction causes the signed floating-point number contained in the A register to be divided by the contents of the signed floating-point number contained in the main storage addresses specified by \(y-1\) (most significant half) and \(y\) (least significant half), with the quotient contained in the A register in the floating-point format. The remainder is not saved. \(AU_{17}\) contains the resultant sign. \(AU_{16-9}\) contains the resultant exponent and \(AU_{8-0}\) and \(AL_{17-0}\) contain the resultant fixed-point part.
NOTES:

- If division is attempted with an unnormalized divisor or a divisor of plus or minus 0, the operation is suppressed (contents of A is unchanged), the overflow designator is set, and an exponent overflow interrupt occurs to location 35g.

- If the resultant exponent is less than 0, the operation is completed by placing the resulting exponent (truncated to 8 bits) and the normalized fixed-point part in A, then causing an interrupt to location 34g.

- If the resultant exponent is greater than 377g, the operation is completed by placing the resulting exponent (truncated to eight bits) and the normalized fixed-point part (right shift of zero or one place) in A, then causing an interrupt to location 35g.

5006 FLOATING-POINT PACK (FP) AND (FP*)

Operation: (FP)

\[(A_{35}) \rightarrow A_{35-27} \quad \text{Normalized (A}_{35-0}) \rightarrow A_{26-0} \]

\[(Y_{7-0}) \pm \text{actual shift count} \quad \text{XOR} \quad A_{34-27} \rightarrow A_{34-27} \]

(FP*) when bit position 12 of the second word = 1,

\[(y-(B)_{7-0}) \pm \text{actual shift count} \quad \text{XOR} \quad A_{34-27} \rightarrow A_{34-27} \]

Execution Time: \((3.5 + \text{number of shifts}/8)\) usec.

\(y = U_p \text{ or } U_{SR} + U_{11-0}\)

The contents of the A register (the fixed-point part) is normalized by shifting the contents of A left or right until the most significant bit of the number is in bit position 26. The sign bit, \(A_{35}\), is extended through bit positions 35-27. The contents of bit positions 7 through 0 of the main storage address specified by \(Y\) (the exponent part) plus the number of right shifts or minus the number of left shifts necessary for the normalization is exclusively ORed into bit positions 34-27.

Examples:

1. \((AU)i = 000000 \quad (AL)i = 000001 \quad (y)i = 000233\)
   \((AU)f = 201400 \quad (AL)f = 000000 \quad (y)f = 000233\)
2. \((AU)i = 777777 \quad (AL)i = 777773 \quad (y)i = 000233\)
   \((AU)f = 575377 \quad (AL)f = 777777 \quad (y)f = 000233\)
3. \((AU)i = 123456 \quad (AL)i = 712345 \quad (y)i = 000233\)
   \((AU)f = 242516 \quad (AL)f = 273451 \quad (y)f = 000233\)
4. \((AU)i = 100000 \quad (AL)i = 000000 \quad (y)i = 000000\)
   \((AU)f = 007400 \quad (AL)f = 000000 \quad (y)f = 000000\)

NOTES:

- If the contents of the A register are initially plus or minus 0, the result is plus 0.
- Overflow and underflow are handled the same as in FA and FS (see notes given with FA and FS instructions), except that a right shift of eight places may cause the exponent to overflow past 0.

- The contents of the operand address are normally 02338 (bias +2710) for a float operation. For example, to float an integer value given in (AL):

  SLA 18 Put sign into (AU)
  SRA 18 Restore (AL)
  FP (0200+27) Float

### 5007 FLOATING-POINT UNPACK (FU) and (FU*)

**Operation:**

(FU)
- If \( (A_{35}) = 0 \), \( (A_{34-27}) \rightarrow y_{7-0} \)
- If \( (A_{35}) = 1 \), \( (A_{34-27}) \rightarrow y_{7-0} \) and 0's \( y_{17-8} = A_{35} \) \( A_{34-27} \)

(FU*) If bit position 12 of the second word = 1,
- \( (A_{34-27}) \) or \( (A_{34-27}) \rightarrow [y + (B)]_{7-0} \)

**Execution Time:** 3.50 usec.

\[ y = U_P \text{ or } U_{SR} + U_{11-0} \]

The contents of the absolute value of the exponent (that is, if \( S = 1 \), complement the exponent) in the A register bit positions 34 through 27 are transferred into bit positions 7 through 0 of the main storage address specified by \( y \). If \( A_{35} \) is a 1 the exponent is complemented before storing. Zeros are put into \( y_{17-8} \). The content of bit position 35 of the A register is put into bit positions 34 through 27 of the A register. Bit positions 26 through 0 of the A register are unchanged.
5010 READ AND SET (RS) and (RS*)

Operation:  $(y) \rightarrow AL$ or $[y + (B)] \rightarrow AL$

$(y_{16-0}) \rightarrow y_{16-0}$ and $1 \rightarrow y_{17}$ or $[y + (B)]_{16-0} \rightarrow [y + (B)]_{16-0}$ and $1 \rightarrow [y + (B)]_{17}$

Execution Time:  2.50 usec.

$y = U_p$ or $U_{SR} + U_{11-0}$

This instruction transfers the contents of $y$, bits 17 through 0, into AL. Then bits 16 through 0 are restored to $y$, and bit 17 of $y$ is set to 1.

If bit 12 of $(P + 1)$ is set, then the address is B modified.

6.4.2. Type III-a Instructions

5011 LOAD INPUT CHANNEL (LIC) – Privileged

Operation:  Load I/O channel $K$ from $(P) + 1$ and $(P) + 2$.

Initiate input, $(P) + 3 \rightarrow P$.

Execution Time:  5.30 usec minimum.

Execution of this instruction activates the input channel specified by the $K$ portion of the instruction and causes the two succeeding addresses to be stored in the input buffer control word addresses for the designated channel, $(P) + 1 = \text{terminal buffer control word}$ and $(P) + 2 = \text{present buffer control word}$.

The processor then resumes normal operation by passing program control to the location immediately following the buffer control words, $(P) + 3 \rightarrow P$. The contents of the two storage registers following the instruction remain unchanged by the operation.

NOTES:

- On ESI channels, the two words following a load input channel instruction are ignored since buffer control addresses are obtained from the communications line terminal (CLT).

- $K$ must be odd for paired channel, 36-bit operation.
5012 LOAD OUTPUT CHANNEL (LOC) – Privileged

Operation: Load I/O channel K from (P)+1 and (P)+2.
Initiate output, (P)+3 → P.

Execution Time: 5.30 usec minimum.

Execution of this instruction activates the output channel specified by the K portion of the instruction and causes the two succeeding addresses to be stored in the output buffer control word addresses for the designated channel, (P)+1 = terminal buffer control word and (P)+2 = present buffer control word. The processor then resumes normal operation by passing program control to the location immediately following the buffer control word, (P)+3 → P. The contents of the two storage registers following the instruction remain unchanged by the operation.

NOTES:
- On ESI channels, the two words following a load output channel instruction are ignored since buffer control addresses are obtained from the communications line terminal (CLT).
- K must be odd for paired channel, 36-bit operation.

5013 LOAD EXTERNAL FUNCTION CHANNEL (LFC) – Privileged

Operation: Load I/O channel K from (P)+1 and (P)+2.
Initiate external function, (P)+3 → P.

Execution Time: 5.60 usec minimum.

Execution of this instruction activates the input channel specified by the K portion of the instruction and causes the two succeeding addresses to be stored in the input buffer control word addresses for the designated channel, (P)+1 = terminal buffer control word and (P)+2 = present buffer control word. The processor then resumes normal operation by passing program control to the location immediately following the buffer control words, (P)+3 → P. The contents of the two storage registers following the instruction remain unchanged by the operation.

NOTES:
- K must be odd for paired channel, 36-bit operation.
- K must be even for channels in ESI mode.
5015 **STOP INPUT ON CHANNEL (STIC) – Privileged**

Operation: Stop input on channel K.

Execution Time: 2.15 usec minimum.

Execution of this instruction stops all input activity on the channel specified by the K portion of the instruction.

**NOTE:**

K should be odd for paired, 36-bit channel operation.

5016 **STOP OUTPUT ON CHANNEL (STOC) – Privileged**

Operation: Stop output or external function on channel K.

Execution Time: 2.15 usec minimum.

Execution of this instruction stops all output or external function activity on the channel specified by the K portion of the instruction.

**NOTE:**

K should be odd for paired, 36-bit channel operation.

5017 **STORE SPECIAL DESIGNATORS (SSD)**

Operation: Store the contents of SR and of the borrow and overflow designators into the address specified by (P)+1; (P)+2→P.

Execution Time: 2.50 usec.

The designator settings and the SR contents will be stored in the following format:

<table>
<thead>
<tr>
<th></th>
<th>O</th>
<th>B</th>
<th>OV</th>
<th>O</th>
<th>SR</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>6</td>
<td>5</td>
</tr>
</tbody>
</table>

B is set to 1 if the borrow designator is set; 0 if it is not.
OV is set to 1 if the overflow designator is set; 0 if it is not.

5020 **LOAD SPECIAL DESIGNATORS (LSD)**

Operation: Load the SR register and set the borrow and overflow designators with the contents of the address specified by (P)+1; (P)+2→P.

Execution Time: 2.50 usec.

The SR is loaded with bits 5–0 of the word specified at (P)+1. The borrow and overflow designators are set with the values of bit positions 11 and 10 of the word specified by (P)+1.
5021 TEST INPUT CHANNEL (TIC) – Privileged

Operation: If input channel K is idle (P) + 2 → P
If input channel K is active (P) + 1 → P

Execution Time: 1.00 usec.

This instruction tests for input activity on the channel specified by the K portion of the instruction. If there is no input activity on channel K, the next instruction is skipped. If there is activity on channel K, the next instruction is executed; (P) + 1 → P.

NOTE:
K should be the same as in the load input channel instruction, 5011.

5022 TEST OUTPUT CHANNEL (TOC) – Privileged

Operation: If output channel K is idle (P) + 2 → P
If output channel K is active (P) + 1 → P

Execution Time: 1.00 usec.

This instruction tests for output activity or external function activity on the channel specified by the K portion of the instruction. If there is no output activity or external function activity on channel K, the next instruction is skipped; (P) + 2 → P. If there is output activity on channel K, the next instruction is executed; (P) + 1 → P.

NOTE:
K should be the same as in the load output channel instruction, 5012.

5023 TEST FUNCTION CHANNEL (TFC) – Privileged

Operation: If external function channel K is idle (P) + 2 → P
If external function channel K is active (P) + 1 → P

Execution Time: 1.00 usec.

This instruction tests for external function activity on the channel specified by the K portion of the instruction. If there is no external function activity on channel K, the next instruction is skipped; (P) + 2 → P. If there is external function activity on channel K, the next instruction is executed; (P) + 1 → P.

NOTE:
K should be the same as in the load external function channel instruction, 5013.
5024 WAIT FOR INTERRUPT (WFI) – Privileged

Operation: Stop c/a section, but not I/O transmission until the occurrence of an interrupt.

Execution Time: 1.00 usec.

This instruction stops the main program operation, but lets I/O activity continue normally. When an interrupt of any type occurs, the interrupt is processed, and main program operation is resumed. K is ignored.

5026 NO OPERATION (NOP)

Operation: (P) + 1 → P

Execution Time: 1.00 usec.

The execution of this instruction increments the contents of P by 1, (P) + 1 → P. No other operation occurs as a result of this instruction.

5030 ALLOW ALL INTERRUPTS (AAI)

Operation: Remove I/O interrupt lockout.

Execution Time: 1.00 usec.

This instruction permits all I/O interrupts to be honored after having been locked out by the prevent all interrupts instruction, 5034 or 5035, or by the occurrence of an interrupt. K is ignored. Interrupts are inhibited for one instruction time following the execution of this instruction.

5034 PREVENT ALL INTERRUPTS (PAI)

Operation: Locks out I/O interrupts.

Execution Time: 1.00 usec.

This instruction prevents all I/O interrupts from being honored. K is ignored.

NOTES:

- This instruction stops interrupts from the delta clock and day clock but allows updating of them while preventing all I/O interrupts.
- This instruction has the same effect as the occurrence of an interrupt.
5041 RIGHT SHIFT AU (SRU)

Operation: Shift (AU) right K bit positions.

Execution Time: \((1.00 + \text{number of shifts}/8)\) usec.

The contents of AU are shifted to the right by the number of bit positions specified by the K portion of the instruction. The original sign bit of AU, the content of \(A_{17}\), at the time the shift begins is filled in at the left end of AU. In all cases, this is an end-off shift; the lower-order bits of AU, specified by K, are lost off the right end of AU.

Example:

K = 2 and the contents of AU are positive
\((AU)_1 = 370000_8\)

First Shift
\((AU) = 174000_8\)

Second Shift
\((AU)_1 = 076000_8\)

K = 2 and the contents of AU are negative
\((AU)_1 = 400000_8\)

First Shift
\((AU) = 600000_8\)

Second Shift
\((AU)_1 = 700000_8\)

5042 RIGHT SHIFT AL (SRL)

Operation: Shift (AL) right K bit positions.

Execution Time: \((1.00 + \text{number of shifts}/8)\) usec.

The contents of AL are shifted to the right by the number of bit positions specified by the K portion of the instruction. The original sign bit of AL, the contents of \(A_{17}\), at the time the shift begins is filled in at the left end of AL. In all cases, this is an end-off shift; the low-order bits of AL, specified by K, are lost off the right end of AL.

5043 RIGHT SHIFT A (SRA)

Operation: Shift (A) right K bit positions.

Execution Time: \((1.00 + \text{number of shifts}/8)\) usec.

The contents of A are shifted to the right by the number of bit positions specified by the K portion of the instruction. The low-order bit of AU, the contents of \(A_{17}\), becomes the high-order bit or sign bit of AL, the contents of \(A_{17}\). The original sign bit of A, the contents of \(A_{35}\), at the time the shift begins is filled in at the left end of A. In all cases, this is an end-off shift; the low-order bits of A, specified by K, are lost off the right end of A.
Example:

K = 2 and the contents of A is positive
(A)_i = 370000 0000008

First Shift
(A) = 174000 0000008

Second Shift
(A) = 076000 0000008

K = 2 and the contents of A is negative
(A)_i = 400000 0000008

First Shift
(A) = 600000 0000008

Second Shift
(A) = 700000 0000008

5044 SCALE A (SCA)

Operation: Shift (A) left circularly by K bit positions or until (A) is normalized; K less the actual shift count (location 000017 S).

Execution Time: (2.00 + number of shifts/8) usec.

If the K portion of the instruction is less than or equal to the shift count needed to normalize the contents of A, the contents of A are shifted left by the number of bit positions specified by K and positive 0 is stored at storage location 000017 S.

If the K portion of the instruction is greater than the shift count needed to normalize the contents of A, the contents of A become normalized and the number of bit positions that the contents of A are actually shifted is subtracted from K and the difference is stored in storage location 000017 S. The contents of A become normalized by shifting the contents of A left until the most significant bit of the number is in bit position 34, A34. In the case of a positive number, the content of A34 equals 1, and in the case of a negative number, the content of A34 equals 0. The content of A35 cannot equal the content of A34 for a normalized number.

Example:

<table>
<thead>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>
K = 7
\((A)_i = 170000\ 000000_8\) (positive and not normalized)

First Shift
\((A)_f = 360000\ 000000_8\) (positive and normalized)

The processor senses that the contents of A are normalized and stores the quantity K minus the shift count, \((000007_8 - 000001_8) = (000006_8)\), at storage address 0000178.

K = 3
\((A)_i = 600000\ 000000_8\) (negative and not normalized)

First Shift
\((A)_f = 400000\ 000001_8\) (negative and normalized)

When the contents of A is normalized, the quantity K minus the shift count is stored; \((000003_8) - (000001_8) = (000002_8)\), at storage address 0000178.

K = 1
\((A)_i = 070000\ 000000_8\) (positive and not normalized)

First Shift
\((A)_f = 160000\ 000000_8\) (positive and not normalized)

When the number of bit positions specified by K have been shifted, the quantity 0000000_8 is stored at storage address 0000178. The contents of A are only partially normalized.

**NOTE:**
This instruction is useful in the conversion of numbers to a floating-point format.

**5045 LEFT SHIFT AU (SLU)**

Operation: Shift (AU) left K bit positions.

Execution Time: \((1.00 + \text{number of shifts}/8)\) usec.

The contents of AU are shifted to the left by the number of bit positions specified by the K portion of the instruction. The high-order bits that are shifted out through the left end of AU fill in the low-order bit positions of AU. No bits are lost as a result of the operation.

Example:

K = 2
\((AU)_i = 300000_8\)

First Shift
\((AU)_f = 600000_8\)

Second Shift
\((AU)_f = 400001_8\)
5046 LEFT SHIFT AL (SLL)

Operation: Shift (AL) left K bit positions.
Execution Time: \((1.00 + \text{number of shifts}/8)\) usec.

The contents of AL are shifted to the left by the number of bit positions specified by the K portion of the instruction. The high-order bits that are shifted out through the left end of AL fill in the low-order bit positions of AL. No bits are lost as a result of the operation.

5047 LEFT SHIFT A (SLA)

Operation: Shift (A) left K bit positions.
Execution Time: \((1.25 + \text{number of shifts}/8)\) usec.

The contents of A are shifted to the left by the number of bit positions specified by the K portion of the instruction. The high-order bits that are shifted out through the left end of A fill in the low-order bit positions of A. No bits are lost as a result of the operation.

Example:

\[K = 2\]
\[(A)_1 = 300000 000000_8\]

First Shift
\[(A) = 600000 000000_8\]

Second Shift
\[(A)_f = 400000 000001_8\]

5050 TEST KEYS (TK)

Operation: If keys designated by K are set, \(P + 2 \rightarrow P\)

Execution Time: 1.00 usec.

There are five skip keys on the UNIVAC 418-III maintenance panel and console which, together with this instruction, permit external control of program branching. Bits 4 through 0 of the K portion of this instruction correspond to skip keys 4 through 0 on the maintenance panel and console. For every bit in \(K_{4:0}\) that is set to 1, the corresponding skip key is examined. If any of the examined keys are set, the next instructions are skipped; \(P + 2 \rightarrow P\). If \(K_0\) equals 0 or if all the examined keys are not set, the next instruction is executed; \(P + 1 \rightarrow P\). If \(K_5\) equals 1, the state of \(K_{4:0}\) is ignored, and the next instruction is skipped; \(P + 2 \rightarrow P\).

Example:

\[K = 01\] (bit 0) skip if skip key 0 is set.
\[K = 02\] (bit 1) skip if skip key 1 is set.
\[K = 04\] (bit 2) skip if skip key 2 is set.
\[K = 10\] (bit 3) skip if skip key 3 is set.
\[K = 20\] (bit 4) skip if skip key 4 is set.
\[K = 40\] (bit 5) skip unconditionally.
\[K = 03\] (bits 1,0) skip if skip key 1 or 0 is set.
NOTE:
All combinations of octal codes 00 through 77 are valid codes for K.

5051 TEST NO BORROW (TNB)
Operation: If borrow designator is not set (P) + 2 → P
If borrow designator is set (P) + 1 → P
Execution Time: 1.00 usec.
This instruction tests the condition of the borrow designator and passes program control accordingly. If a double-length add or subtract required a borrow, the next instruction is skipped; (P) + 2 → P. K is ignored. If a skip does not occur, a correction of the contents of A is needed. The contents of A will be too large by a factor of 1. The correcting instruction is ADD NEGATIVELY TO A. This allows a correcting instruction to be inserted to save program steps.

5052 TEST OVERFLOW (TOF)
Operation: If overflow designator is set (P) + 2 → P
If overflow designator is not set (P) + 1 → P
Execution Time: 1.00 usec.
This instruction tests the condition of the overflow designator and passes program control accordingly. If an overflow condition occurred on an arithmetic instruction with the overflow designator set, the next instruction is skipped; (P) + 2 → P and the overflow designator is cleared. If an overflow condition did not occur on an arithmetic instruction with the overflow designator not set, the next instruction is executed. K is ignored.

5053 TEST NO OVERFLOW (TNO)
Operation: If overflow designator is not set (P) + 2 → P
If overflow designator is set (P) + 1 → P
Execution Time: 1.00 usec.
This instruction tests the condition of the overflow designator and passes program control accordingly. If an overflow condition did not occur on an arithmetic instruction with the overflow designator not set, the next instruction is skipped; (P) + 2 → P. If an overflow condition did occur on an arithmetic instruction with the overflow designator set, the next instruction is executed; (P) + 1 → P, and clears the overflow designator.
5054 TEST ODD PARITY (TOP)

Operation: If sum of ones in \([\text{AU} \text{ AND} \text{ AL}]\)
is odd, \((P) + 2 \rightarrow P\)
If sum of ones in \([\text{AU} \text{ AND} \text{ AL}]\)
is even, \((P) + 1 \rightarrow P\)

Execution Time: 2.40 usec minimum (see NOTE)

The contents of AU are logically multiplied with the contents of AL and the
number of binary 1’s in the result is checked for parity. If the number of 1’s
is odd, the next instruction is skipped; \((P) + 2 \rightarrow P\). If the number of 1’s is
even, the next instruction is executed; \((P) + 1 \rightarrow P\). K is ignored.

The contents of AL and AU remain unchanged and in AL and AU.
\((\text{AU})_f = (\text{AU})_i \text{ and } (\text{AL})_f = (\text{AL})_i\)

Example:
\((\text{AU}) = 0000778 \text{ = Mask}\)
\((\text{AL}) = 1277238\)
\([\text{AU}\text{ AND} \text{ AL}] = 0000238\)
Bit Sum = 3
Since the bit sum is odd, the next instruction is skipped.

NOTE:
IOM 0 is used in the execution of this instruction; therefore, the execution
time of this instruction is dependent upon queuing within the IOM.

5055 TEST EVEN PARITY (TEP)

Operation: If sum of ones in \([\text{AU} \text{ AND} \text{ AL}]\)
is even, \((P) + 2 \rightarrow P\)
If sum of ones in \([\text{AU} \text{ AND} \text{ AL}]\)
is odd, \((P) + 1 \rightarrow P\)

Execution Time: 2.40 usec minimum.

The contents of AU are logically multiplied with the contents of AL and the
number of binary 1’s in the result is checked for parity. If the number of 1’s
is even, the next instruction is skipped; \((P) + 2 \rightarrow P\). If the number of 1’s is
odd, the next instruction is executed; \((P) + 1 \rightarrow P\). K is ignored.

The contents of AL and AU remain unchanged and in AL and AU.
\((\text{AU})_f = (\text{AU})_i \text{ and } (\text{AL})_f = (\text{AL})_i\)

NOTE:
IOM 0 is used in the execution of this instruction; therefore, the execution
time of this instruction is dependent upon queuing within the IOM.
5056 STOP ON KEY SETTING (SK) – Privileged

Operation: Stop if keys designated by K are set.

Execution Time: 1.00 usec.

There are five stop keys on the UNIVAC 418-111 maintenance panel and console which, together with this instruction, permit external control of program stops. Bits 4 through 0 of the K portion of this instruction correspond to stop keys 4 through 0 on the maintenance panel and console. For every bit in K4-0 that is set to 1, the corresponding stop key is examined. If any of the examined keys are set, the c/a section stops. If K equals 0 or if all the examined keys are not set, the next instruction is executed; (P) + 1 → P. If K5 equals 1, the state of K4-0 is ignored and processing stops.

Example:

K = 01 (bit 0) stop if stop key 0 is set.
K = 02 (bit 1) stop if stop key 1 is set.
K = 04 (bit 2) stop if stop key 2 is set.
K = 10 (bit 3) stop if stop key 3 is set.
K = 20 (bit 4) stop if stop key 4 is set.
K = 40 (bit 5) stop unconditionally.
K = 03 (bits 1,0) stop if stop key 1 or 0 is set.

NOTES:

- All combinations of octal codes 00 through 77 are valid codes for K.
- This instruction is treated as a no operation while in guard mode.
5060 ROUND A (RND)

Operation: If (A) is positive and (AL17) = 1, (AU) + 1 → AL
If (A) is negative and (AL17) = 0, (AU) - 1 → AL
If otherwise, (AU) → (AL)

Execution Time: 1.625 usec.

The purpose of this instruction is to round off double-length arithmetic results to single-length. If AL contains a significant bit, the significant bit being 1 for positive numbers and 0 for negative numbers, the magnitude of the AU portion of the double-length result is increased by 1 and the AL portion is discarded. In all cases, whether rounding takes place or not, the contents of AU replace the contents of AL. K is ignored.

\[(AU)_f = (AU)_i\]

The contents of AU remain unchanged and in AU.
The contents of AL are destroyed.

Example:
\[(A) = 120201 653375_{10}\]
\[(AU) = 120201_{10}\]
\[(AL)_i = 653375_{10}\]
\[(AL)_f = 120202_{10}\]

NOTE:
If the contents of AU equal positive 3777778 and the contents of AL17 equal 1, or if the contents of AU equal negative 3777778 and the contents of AL17 equal 0 and the ROUND A instruction is executed, overflow occurs and the overflow designator is set. The state of the overflow designator is tested by either the SKIP ON OVERFLOW instruction \(f = 5052\) or the SKIP ON NO OVERFLOW instruction \(f = 5053\). The execution of either of these two instructions clears the overflow designator.

5061 COMPLEMENT AL (CPL)

Operation: \((AL) \rightarrow AL\)

Execution Time: 1.00 usec.

The contents of AL are complemented and the result is placed in AL. K is ignored.

NOTES:
- This instruction effects a bit-by-bit complement of the contents of AL.
- If the contents of AL are all 0's, the result of the complement is all 0's.
5062 COMPLEMENT AU (CPU)
Operation: (AU) → AU
Execution Time: 1.00 usec.
The contents of AU are complemented and the result is placed in AU. K is ignored.

NOTES:
• This instruction effects a bit-by-bit complement of the contents of AU.
• If the contents of AU are all zeros, the result of the complement is all zeros.

5063 COMPLEMENT A (CPA)
Operation: (A) → A
Execution Time: 1.875 usec.
The contents of A are complemented and the result is placed in A. K is ignored.

NOTES:
• This instruction effects a bit-by-bit complement of the contents of A.
• If the contents of A are all 0's, the result of the complement is all 0's.

5065 LOAD GUARD MODE (LGM) – Privileged
Operation: Load the lower and upper storage registers with \((P) + 1\) \(_{8-0}\) and \((P) + 1\) \(_{17-9}\) and set guard mode designator active; \((P) + 2 \rightarrow P\).
Execution Time: 1.75 usec.

5066 SET AUDIBLE ALARM (SAA) – Privileged
Execution Time: 1.00 usec.
This instruction initiates the console audible alarm. This alarm must be manually reset with the audio reset switch on the console. K is ignored.
5067 ENABLE ESI INTERRUPTS (EEI) - Privileged

Operation: Remove ESI interrupt lockout.

Execution Time: 1.00 usec.

This instruction clears the ESI interrupt lockout designator which is set by the generation of an ESI "hard" interrupt. If the K portion of the instruction is any octal code 00 through 17, IOM#0 is selected; and if the K portion is any octal code 20 through 37, IOM#1 is selected.

\[
(P) = \begin{array}{cccc}
17 & 12 & 11 & 6 \\
\hline
K_{-5} & m_{-6} & l_{-12} & 0
\end{array}
\]

NOTES:

- The IOM does not notify the arithmetic section of interrupts tabled while the ESI interrupt lockout designator is set.
- After the execution of this instruction, the next ESI interrupt which is received by the specified IOM generates a "hard" interrupt in addition to being tabled.
- This instruction does not clear the interrupt lockout in the command/arithmetic section but clears only the ESI interrupt lockout in the IOM specified by the K portion of the instruction.
- ESI interrupts are inhibited for one instruction time following the execution of this instruction.

5070 BLOCK TRANSFER (BT)

Operation: If \( K \neq 0 \), \((AU) \rightarrow (AL)\); \((AU) + 1 \rightarrow AU\); \((AL) + 1 \rightarrow AL\).

The sequence is repeated \( K \) times.

Execution Time: \((1.750 + 1.5 \times \text{number of words in block})\) usec.

This instruction transfers the number of words specified by the K portion of the instruction from an initial address specified by the contents of AU to an initial address specified by the contents of AL. The contents of AU equal the source address and the contents of AL equal the destination address. The contents of AU and AL are incremented by 1 with each word transferred.

NOTES:

- The maximum number of words that can be transferred with a single instruction is limited by the K portion of the instruction, 77 octal words.
- If an interrupt is generated during the block transfer, it is not honored until the completion of the BLOCK TRANSFER instruction.
- If \( K \) equals 0, no data is transferred, and the contents of AU and AL remain unchanged.

\((AU)_f = (AU)_i\) and \((AL)_f = (AL)_i\)
5072 **LOAD INDEX REGISTER POINTER (LIR)**

Operation: \( K_{2-0} \rightarrow \text{IRP} \)

Execution Time: 2.50 usec.

The execution of this instruction causes the present contents of the B "hard" register to be stored at the address specified by the present contents of IRP. IRP is then loaded with the low-order three bits, bits 2 through 0, specified by the K portion of the instruction. The contents of storage, specified by the new contents of IRP, are loaded into B.

**NOTES:**

- The constant K is contained within the instruction and does not refer to an address.
- IRP points to storage address \( 10_8 \) when it is loaded with \( 00_8 \).
- The index registers, storage addresses \( 01_8 \) through \( 10_8 \), may be loaded during an initial load operation.

5073 **LOAD SPECIAL REGISTER (LSR)**

Operation: \( y \rightarrow SR_{5-0} \)

Execution Time: 1.00 usec.

The execution of this instruction causes the low-order six bits of the instruction, specified by K, to replace the contents of the special register. The special register is activated only if bit 4 is set. Bit 5 and bits 3 through 0 define the storage segment to be addressed.
5074 DECIMAL TO BINARY CONVERSION (DB)

Operation: [(AU_{0-3,6-9,12-15})]_{10} \rightarrow [AL_9.0]_2

Execution Time: 7.735 usec.

This instruction causes a three-character BCD number, packed in a six-bit field in AU, to be converted into a binary number. The resultant binary number is the content of AL. The maximum decimal number to be converted must not exceed [999]_{10}.

D1, D2, D3 are assumed to be unbiased, positive BCD digits. XX bits are ignored (D1 = MSC).

NOTES:

- No test is made for invalid BCD characters; that is, greater than 9.
- This instruction should be useful in program conversion of longer fields by a convert, multiply by 10^N, add, process.
- In processors not equipped with this feature, convert commands are considered a fault and generate a supervisor call interrupt.
5075 BINARY TO DECIMAL CONVERSION (BD)

Operation: \([ (AL_{9:0}) ]_2 \rightarrow [AU_{0:3,6:9,12:15}]_{10}\)

Execution Time: 8.250 usec.

This instruction causes a binary number which must not exceed 999\(_{10}\) to be converted to BCD. The binary number contained in AL is converted to BCD and is placed in AU in three six-bit characters. The first two bits of each packed character are to be ignored and the next 4 bits contain the BCD code. The most significant character appears at bits AU\(_{17}\) through AU\(_{12}\).

\[
\begin{array}{c|c}
\text{AL}_1 & \text{AU}_1 \\
\hline
00000000 & XXXXXXXX \ \ XXXXXXXX \ \ XXXXXXXX \\
\end{array}
\]

\[
\begin{array}{c|c}
\text{AL}_f & \text{AU}_f \\
\hline
0000000000000000 & \text{D1} \ \ \text{D2} \ \ \text{D3} \\
\end{array}
\]

\[
\begin{array}{c|c}
\text{AU}_{17} & \text{AU}_{12} \\
\hline
XNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNNXNNNNNN \\
\end{array}
\]

**NOTES:**

- Larger binary numbers should be converted by a divide by 10\(^3\), convert, store sequence.
- In systems not equipped with this feature, the convert commands are considered a fault and generate a supervisor call interrupt.
## APPENDIX A. INSTRUCTION REPertoire SUMMARY

### ARITHMETIC COMMANDS

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN µ SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>5060</td>
<td>RND</td>
<td>Round A</td>
<td>If (A) is positive and (AL 17)=1, (AU)+1→AL; if (A) is negative and (AL 17)=0, (AU)-1→AL; otherwise (AU)+AL.</td>
<td>1.625</td>
</tr>
<tr>
<td>14</td>
<td>AL</td>
<td>Add to Lower</td>
<td>(AL)+(Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>15</td>
<td>AL*</td>
<td>Add to Lower</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>16</td>
<td>ANL</td>
<td>Add Negatively to Lower</td>
<td>(AL)-(Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>17</td>
<td>ANL*</td>
<td>Add Negatively to Lower</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>20</td>
<td>AA</td>
<td>Add to A</td>
<td>(A)+(Y-1,Y)→A</td>
<td>3.0</td>
</tr>
<tr>
<td>21</td>
<td>AA*</td>
<td>Add to A</td>
<td></td>
<td>3.0</td>
</tr>
<tr>
<td>22</td>
<td>ANA</td>
<td>Add Negatively to A</td>
<td>(A)-(Y-1,Y)→A</td>
<td>3.0</td>
</tr>
<tr>
<td>23</td>
<td>ANA*</td>
<td>Add Negatively to A</td>
<td></td>
<td>3.0</td>
</tr>
<tr>
<td>24</td>
<td>M</td>
<td>Multiply</td>
<td>(AL)+(Y)→A</td>
<td>6.5+1</td>
</tr>
<tr>
<td>25</td>
<td>M*</td>
<td>Multiply</td>
<td></td>
<td>6.5+1</td>
</tr>
<tr>
<td>26</td>
<td>D</td>
<td>Divide</td>
<td>(AL)+(Y)→AL; Remainder→AU</td>
<td>6.5+3</td>
</tr>
<tr>
<td>27</td>
<td>D*</td>
<td>Divide</td>
<td></td>
<td>6.5+3</td>
</tr>
<tr>
<td>71</td>
<td>ALK</td>
<td>Add to Lower 'Konstant'</td>
<td>(AL)+(Z)→AL</td>
<td>1.0</td>
</tr>
</tbody>
</table>

### FLOATING-POINT ARITHMETIC COMMANDS

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN µ SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>5002**</td>
<td>FA</td>
<td>Floating Point Add</td>
<td>(A)+(Y-1,Y)→A</td>
<td>4.35+X</td>
</tr>
<tr>
<td>5003**</td>
<td>FS</td>
<td>Floating Point Subtract</td>
<td>(A)-(Y-1,Y)→A</td>
<td>4.35+X</td>
</tr>
<tr>
<td>5004**</td>
<td>FM</td>
<td>Floating Point Multiply</td>
<td>(A)·(Y-1,Y)→A</td>
<td>12.0</td>
</tr>
<tr>
<td>5005**</td>
<td>FD</td>
<td>Floating Point Divide</td>
<td>(A)/(Y-1,Y)→A</td>
<td>12.0</td>
</tr>
<tr>
<td>5006**</td>
<td>FP</td>
<td>Floating Point Pack</td>
<td>Normalize (A), pack with biased characteristic from (Y), and store in A.</td>
<td>3.5+X</td>
</tr>
<tr>
<td>5007**</td>
<td>FU</td>
<td>Floating Point Unpack</td>
<td>Unpack A, leave mantissa in A, store characteristic in Y.</td>
<td>3.5</td>
</tr>
</tbody>
</table>

### BINARY/DECIMAL CONVERSION COMMANDS

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN µ SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>5074</td>
<td>DB</td>
<td>Decimal-to-Binary Conversion</td>
<td>(AU15→12, 9→6, 3→0)→AL (Binary)</td>
<td>7.375</td>
</tr>
<tr>
<td>5075</td>
<td>BD</td>
<td>Binary-to-Decimal Conversion</td>
<td>AL→(AU15→12, 9→6, 3→0) (Decimal)</td>
<td>8.250</td>
</tr>
<tr>
<td>OPERATION CODE</td>
<td>MNEMONIC</td>
<td>INSTRUCTION</td>
<td>DESCRIPTION</td>
<td>TIMING IN μ SECONDS</td>
</tr>
<tr>
<td>---------------</td>
<td>----------</td>
<td>-------------</td>
<td>-------------</td>
<td>---------------------</td>
</tr>
<tr>
<td>51</td>
<td>OR</td>
<td>Inclusive OR</td>
<td>(AL) OR (Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>52</td>
<td>AND</td>
<td>Logical AND</td>
<td>(AL) AND (Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>53</td>
<td>XOR</td>
<td>Exclusive OR</td>
<td>(AL) XOR (Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>5061</td>
<td>CPL</td>
<td>Complement A Lower</td>
<td>The complement of (AL)→AL</td>
<td>1.0</td>
</tr>
<tr>
<td>5062</td>
<td>CPU</td>
<td>Complement A Upper</td>
<td>The complement of (AU)→AU</td>
<td>1.0</td>
</tr>
<tr>
<td>5063</td>
<td>CPA</td>
<td>Complement A</td>
<td>The complement of (A)→A</td>
<td>1.875</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>LU</td>
<td>Load A Upper</td>
<td>(Y)→AU</td>
<td>1.50</td>
</tr>
<tr>
<td>11</td>
<td>LU*</td>
<td>Load A Upper</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>12</td>
<td>LL</td>
<td>Load A Lower</td>
<td>(Y)→AL</td>
<td>1.50</td>
</tr>
<tr>
<td>13</td>
<td>LL*</td>
<td>Load A Lower</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>44</td>
<td>SL</td>
<td>Store A Lower</td>
<td>(AL)→Y</td>
<td>1.50</td>
</tr>
<tr>
<td>45</td>
<td>SL*</td>
<td>Store A Lower</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>46</td>
<td>SU</td>
<td>Store A Upper</td>
<td>(AU)→Y</td>
<td>1.50</td>
</tr>
<tr>
<td>47</td>
<td>SU*</td>
<td>Store A Upper</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>70</td>
<td>LLLK</td>
<td>Load A Lower with &quot;Konstant&quot;</td>
<td>Z→AL</td>
<td>1.0</td>
</tr>
<tr>
<td>04</td>
<td>MSL</td>
<td>Masked Selective Load</td>
<td>(YN)→AL for (AU_N)=1</td>
<td>1.50</td>
</tr>
<tr>
<td>05</td>
<td>MSL*</td>
<td>Masked Selective Load</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>32</td>
<td>LB</td>
<td>Load Index Register</td>
<td>(Y)→IR</td>
<td>1.5</td>
</tr>
<tr>
<td>33</td>
<td>LB*</td>
<td>Load Index Register</td>
<td></td>
<td>1.5</td>
</tr>
<tr>
<td>42</td>
<td>SB</td>
<td>Store Index Register</td>
<td>(IR)→Y</td>
<td>1.50</td>
</tr>
<tr>
<td>43</td>
<td>SB*</td>
<td>Store Index Register</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>36</td>
<td>LBK</td>
<td>Load Index Register with &quot;Konstant&quot;</td>
<td>Z→IR</td>
<td>0.75</td>
</tr>
<tr>
<td>37</td>
<td>LBK*</td>
<td>Load Index Register with &quot;Konstant&quot;</td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td>74</td>
<td>SAD</td>
<td>Store Address of A Lower</td>
<td>(AL11-0)→Y11-0</td>
<td>3.0</td>
</tr>
<tr>
<td>5072</td>
<td>LIR</td>
<td>Load Index Register Pointer</td>
<td>K2→0→IRP</td>
<td>2.5</td>
</tr>
<tr>
<td>5073</td>
<td>LSR</td>
<td>Load Special Register</td>
<td>K5→0→SR</td>
<td>1.0</td>
</tr>
<tr>
<td>72</td>
<td>SIR</td>
<td>Store Index Register Pointer</td>
<td>(IRP)→Y2→0</td>
<td>3.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>{ If (IRP)=0, \ 001→Y_S-3 }</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>{ If (IRP)≠0, \ 000→Y_S-3 }</td>
<td></td>
</tr>
<tr>
<td>75</td>
<td>SSR</td>
<td>Store Special Register and Inactivate</td>
<td>(SR)→Y_S→0, 0→SR4</td>
<td>3.0</td>
</tr>
<tr>
<td>40</td>
<td>CY</td>
<td>Clear Y</td>
<td>0→Y</td>
<td>1.50</td>
</tr>
<tr>
<td>41</td>
<td>CY*</td>
<td>Clear Y</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td>5070</td>
<td>BT</td>
<td>Block Transfer</td>
<td>Transfer K words from ADR_AU→ADR_AL</td>
<td>1.750+1.5n</td>
</tr>
<tr>
<td>5017</td>
<td>SSD</td>
<td>Store Special Designators</td>
<td>(SD)→IAR+1</td>
<td>2.5</td>
</tr>
<tr>
<td>5020</td>
<td>LSD</td>
<td>Load Special Designators</td>
<td>(IAR+1)→SD</td>
<td>2.5</td>
</tr>
<tr>
<td>OPERATION CODE</td>
<td>MNEMONIC</td>
<td>INSTRUCTION</td>
<td>DESCRIPTION</td>
<td>TIMING IN ( \mu ) SECONDS</td>
</tr>
<tr>
<td>---------------</td>
<td>----------</td>
<td>-------------</td>
<td>-------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>5041</td>
<td>SRU</td>
<td>Shift Right A Upper</td>
<td>Shift AU right (END-OFF) K bit positions</td>
<td>1 +x</td>
</tr>
<tr>
<td>5042</td>
<td>SRL</td>
<td>Shift Right A Lower</td>
<td>Shift AL right (END-OFF) K bit positions</td>
<td>1 +x</td>
</tr>
<tr>
<td>5043</td>
<td>SRA</td>
<td>Shift Right A</td>
<td>Shift A right (END-OFF) K bit positions</td>
<td>1 +x</td>
</tr>
<tr>
<td>5044</td>
<td>SCA</td>
<td>Scale A</td>
<td>Shift A left (END AROUND) K places or until normalized K less shift (-0001_{7_8})</td>
<td>2+x</td>
</tr>
<tr>
<td>5045</td>
<td>SLU</td>
<td>Shift Left A Upper</td>
<td>Shift AU left (END AROUND) K bit positions</td>
<td>1 +x</td>
</tr>
<tr>
<td>5046</td>
<td>SLL</td>
<td>Shift Left A Lower</td>
<td>Shift AL left (END AROUND) K bit positions</td>
<td>1 +x</td>
</tr>
<tr>
<td>5047</td>
<td>SLA</td>
<td>Shift Left A</td>
<td>Shift A left (END AROUND) K bit positions</td>
<td>1 +x</td>
</tr>
</tbody>
</table>

**LOOP CONTROL COMMANDS**

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN ( \mu ) SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>73</td>
<td>JBNZ</td>
<td>Jump and Modify if Index Register Non-Zero</td>
<td>If (IR) &amp;&amp; 0, (IR) &amp;&amp; 1 &amp;&amp; IR and (IR) &amp;&amp; 1 &amp;&amp; Y &amp;&amp; IAR or (IR) &amp;&amp; 1 &amp;&amp; (IR) &amp;&amp; 1 &amp;&amp; Y &amp;&amp; IAR</td>
<td>1.75</td>
</tr>
<tr>
<td>56</td>
<td>TB</td>
<td>Test B-Register for Equality</td>
<td>If (IR) = Y, (IR) &amp;&amp; Y &amp;&amp; IAR or (IR) &amp;&amp; Y &amp;&amp; IAR or (IR) &amp;&amp; Y &amp;&amp; IAR</td>
<td>2.5</td>
</tr>
<tr>
<td>57</td>
<td>TZ</td>
<td>Test Any Location for Zero</td>
<td>If (Y) &amp;&amp; 0, (IAR) &amp;&amp; 2 &amp;&amp; IAR or (Y) &amp;&amp; 0, (IAR) &amp;&amp; 1 &amp;&amp; Y</td>
<td>2.25</td>
</tr>
</tbody>
</table>

**COMPARE COMMANDS**

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN ( \mu ) SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>02</td>
<td>CL</td>
<td>Compare A Lower</td>
<td>(AL): (Y) set CD accordingly</td>
<td>1.50</td>
</tr>
<tr>
<td>03</td>
<td>CL*</td>
<td>Compare A Lower</td>
<td>(AU) &amp;&amp; (AL): (AU) &amp;&amp; (Y); set CD accordingly</td>
<td>1.50</td>
</tr>
<tr>
<td>06</td>
<td>CLM</td>
<td>Compare A Lower Masked by A Upper</td>
<td>AND (AL); set CD accordingly</td>
<td>2.0</td>
</tr>
<tr>
<td>07</td>
<td>CLM*</td>
<td>Compare A Lower Masked by A Upper</td>
<td>(AU) &amp;&amp; (AL): (AU) &amp;&amp; (Y); set CD accordingly</td>
<td>2.0</td>
</tr>
</tbody>
</table>

**COMPARISON JUMP COMMANDS (COMPARE DESIGNATOR SET)**

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>MNEMONIC</th>
<th>INSTRUCTION</th>
<th>DESCRIPTION</th>
<th>TIMING IN ( \mu ) SECONDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>60,61</td>
<td>JE</td>
<td>Jump on Equal</td>
<td>If CD equal condition set, Y &amp;&amp; IAR</td>
<td>0.75</td>
</tr>
<tr>
<td>62,63</td>
<td>JNE</td>
<td>Jump on Not Equal</td>
<td>If CD equal condition clear, Y &amp;&amp; IAR</td>
<td>0.75</td>
</tr>
<tr>
<td>64,65</td>
<td>JNLS</td>
<td>Jump on Not Less</td>
<td>If CD not less than condition, Y &amp;&amp; IAR</td>
<td>0.75</td>
</tr>
<tr>
<td>66,67</td>
<td>JLS</td>
<td>Jump on Less</td>
<td>If CD less than condition, Y &amp;&amp; IAR</td>
<td>0.75</td>
</tr>
<tr>
<td>OPERATION CODE</td>
<td>MNEMONIC</td>
<td>INSTRUCTION</td>
<td>DESCRIPTION</td>
<td>TIMING IN (\mu) SECONDS</td>
</tr>
<tr>
<td>----------------</td>
<td>----------</td>
<td>-------------</td>
<td>-------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td><strong>ARITHMETIC JUMP COMMANDS</strong> (COMPARE DESIGNATOR NOT SET)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>JUZ</td>
<td>Jump on A Upper Zero</td>
<td>If ((AU)=0, Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>61</td>
<td>JLZ</td>
<td>Jump on A Lower Zero</td>
<td>If ((AL)=0, Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>62</td>
<td>JUNZ</td>
<td>Jump on A Upper Non-Zero</td>
<td>If ((AU)\neq 0, Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>63</td>
<td>JLNZ</td>
<td>Jump on A Lower Non-Zero</td>
<td>If ((AL)\neq 0, Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>64</td>
<td>JUP</td>
<td>Jump on A Upper Positive</td>
<td>If ((AU)) is positive, (Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>65</td>
<td>JLP</td>
<td>Jump on A Lower Positive</td>
<td>If ((AL)) is positive, (Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>66</td>
<td>JUN</td>
<td>Jump on A Upper Negative</td>
<td>If ((AU)) is negative, (Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>67</td>
<td>JLN</td>
<td>Jump on A Lower Negative</td>
<td>If ((AL)) is negative, (Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td><strong>UNCONDITIONAL JUMP COMMANDS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>J</td>
<td>Jump</td>
<td>(Y\rightarrow IAR)</td>
<td>0.75</td>
</tr>
<tr>
<td>35</td>
<td>J*</td>
<td>Jump</td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td>55</td>
<td>JI</td>
<td>Jump Indirect</td>
<td>((Y_{16} - 0)\rightarrow IAR)</td>
<td>1.50</td>
</tr>
<tr>
<td>30</td>
<td>SLJI</td>
<td>Store Location and Jump Indirect</td>
<td>((IAR)+1 \rightarrow \text{Location in } (Y); (Y)+1\rightarrow IAR)</td>
<td>2.25</td>
</tr>
<tr>
<td>31</td>
<td>SLJI*</td>
<td>Store Location and Jump Indirect</td>
<td></td>
<td>2.25</td>
</tr>
<tr>
<td>76</td>
<td>SLJ</td>
<td>Store Location and Jump Indirect</td>
<td>((IAR)+1 \rightarrow Y; (Y)+1\rightarrow IAR)</td>
<td>2.0</td>
</tr>
<tr>
<td><strong>SKIP COMMANDS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5050</td>
<td>TK</td>
<td>Test Keys</td>
<td>Skip if keys designated by K are set. ((IAR)+2\rightarrow IAR)</td>
<td>1.0</td>
</tr>
<tr>
<td>5051</td>
<td>TNB</td>
<td>Test No Borrow</td>
<td>If borrow indicator off, ((IAR)+2\rightarrow IAR)</td>
<td>1.0</td>
</tr>
<tr>
<td>5052</td>
<td>TOF</td>
<td>Test Overflow</td>
<td>If overflow indicator on, ((IAR)+2\rightarrow IAR)</td>
<td>1.0</td>
</tr>
<tr>
<td>5053</td>
<td>TNO</td>
<td>Test No Overflow</td>
<td>If overflow indicator off, ((IAR)+2\rightarrow IAR)</td>
<td>1.0</td>
</tr>
<tr>
<td>5054</td>
<td>TOP</td>
<td>Test Odd Parity</td>
<td>If sum of 1's in ((AU)) AND ((AL)) is ODD, ((IAR)+2\rightarrow IAR)</td>
<td>2.4</td>
</tr>
<tr>
<td>5055</td>
<td>TEP</td>
<td>Test Even Parity</td>
<td>If sum of 1's in ((AU)) AND ((AL)) is EVEN, ((IAR)+2\rightarrow IAR)</td>
<td>2.4</td>
</tr>
<tr>
<td><strong>EXECUTIVE COMMANDS</strong> (INTERRUPT CONTROL)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5024</td>
<td>WFI</td>
<td>Wait for Interrupt</td>
<td>Stop C/A Unit (not I/O) until interrupt</td>
<td>1.0</td>
</tr>
<tr>
<td>5025</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5030</td>
<td>AAI</td>
<td>Allow All Interrupts</td>
<td>Allow all Interrupts</td>
<td>1.0</td>
</tr>
<tr>
<td>5031</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5034</td>
<td>PAI</td>
<td>Prevent All Interrupts</td>
<td>Prevent all Interrupts</td>
<td>1.0</td>
</tr>
<tr>
<td>5035</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5067</td>
<td>EEI</td>
<td>Enable ESI Interrupt</td>
<td>If (K=0) allows ESI Interrupts, IOM #0, if (K=20_8), allow ESI Interrupts, IOM #1</td>
<td>1.0</td>
</tr>
<tr>
<td>OPERATION CODE</td>
<td>MNEMONIC</td>
<td>INSTRUCTION</td>
<td>DESCRIPTION</td>
<td>TIMING IN ( \mu ) SECONDS</td>
</tr>
<tr>
<td>----------------</td>
<td>----------</td>
<td>-------------</td>
<td>-------------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td><strong>EXECUTIVE COMMANDS (I/O)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5011</td>
<td>LIC</td>
<td>Load Input Channel</td>
<td>Load I/O Channel K from (IAR)+1 and (IAR)+2, initiate input; then (IAR)+3 ( \rightarrow ) IAR</td>
<td>5.3 minimum</td>
</tr>
<tr>
<td>5012</td>
<td>LOC</td>
<td>Load Output Channel</td>
<td>Same as LIC except that output is initiated</td>
<td>5.3 minimum</td>
</tr>
<tr>
<td>5013</td>
<td>LFC</td>
<td>Load External Function Channel</td>
<td>Same as LIC except that External Function is initiated</td>
<td>5.6 minimum</td>
</tr>
<tr>
<td>5015</td>
<td>STIC</td>
<td>Stop Input on Channel</td>
<td>Stop Input on Channel K</td>
<td>2.15 minimum</td>
</tr>
<tr>
<td>5016</td>
<td>STOC</td>
<td>Stop Output on Channel</td>
<td>Stop Output on Channel K</td>
<td>2.15 minimum</td>
</tr>
<tr>
<td>5021</td>
<td>TIC</td>
<td>Test Input on Channel</td>
<td>If Input Channel K idle, (IAR)+2 ( \rightarrow ) IAR</td>
<td>1.0</td>
</tr>
<tr>
<td>5022</td>
<td>TOC</td>
<td>Test Output on Channel</td>
<td>If Output Channel K idle, (IAR)+2 ( \rightarrow ) IAR</td>
<td>1.0</td>
</tr>
<tr>
<td>5023</td>
<td>TFC</td>
<td>Test External Function on Channel</td>
<td>If External Function Channel K idle, (IAR)+2 ( \rightarrow ) IAR</td>
<td>1.0</td>
</tr>
<tr>
<td><strong>EXECUTIVE COMMANDS (STORAGE PROTECTION)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5065</td>
<td>LGM</td>
<td>Load Guard Mode</td>
<td>((IAR)+1)(<em>{17-9} \rightarrow ) Upper Limit ((IAR)+1)(</em>{8-0} \rightarrow ) Lower Limit, Guard Mode is set and (IAR)+2 ( \rightarrow ) IAR</td>
<td>1.75</td>
</tr>
<tr>
<td><strong>EXECUTIVE COMMANDS (STOP)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5056</td>
<td>SK</td>
<td>Stop on Key Settings (if not in Guard Mode)</td>
<td>Stop, if keys designated by K are set; if in Guard Mode, (IAR)+1 ( \rightarrow ) IAR</td>
<td>1.0</td>
</tr>
<tr>
<td><strong>EXECUTIVE COMMAND (SPECIAL)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5010**</td>
<td>RS</td>
<td>Read and Set</td>
<td>((Y) \rightarrow AL, 1 \cdot Y_{17})</td>
<td>2.5</td>
</tr>
<tr>
<td>5026</td>
<td>NOP</td>
<td>No Operation</td>
<td></td>
<td>1.0</td>
</tr>
<tr>
<td>5066</td>
<td>SAA</td>
<td>Set Audible Alarm</td>
<td></td>
<td>1.0</td>
</tr>
<tr>
<td><strong>SUPERVISOR CALL COMMANDS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td>01</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td>77</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td>5000</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>1.0</td>
</tr>
<tr>
<td>5001</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>1.0</td>
</tr>
<tr>
<td>5077</td>
<td></td>
<td>Supervisor Call</td>
<td></td>
<td>1.0</td>
</tr>
</tbody>
</table>
LEGEND FOR INSTRUCTION REPERTOIRE

Subscripts specify bit positions in the register or quantity subscripted. N represents each bit position.

* = To index an assembler instruction, prefix operand with *(asterisk). The assembler adds 1 to octal operation code, or set \( 2^{12} = 1 \) of IAR + 1.

\( x \) = number of shifts \( \mu \) seconds

\( n \) = number of words in the block

\( ** \) = IR-sensitive if \( 2^{12} \) of IAR + 1 is set to 1; indexing is indicated by prefixing the operand with an asterisk (*).

AL = Lower accumulator
AU = Upper accumulator
A = Upper and lower accumulators acting as one register
IR = The active index register
IAR = Instruction address register
CD = Compare designator
Y = On the left of the \( \rightarrow \) symbol, the storage address in the low-order 12 bits of the instruction (bits 11-0); on the right of the \( \rightarrow \) symbol, the storage location specified by that address.
K = The unsigned integer or bit configuration in the low-order 6 bits of the instruction (bits 5-0).
Z = The low-order 12 bits of the instruction, extended to 18 bits by repetition of bit 11 in bit positions 17-12, and treated as a constant in the range \(-3777\) to \(+3777\) octal.

( ) = Contents of the register named in the parentheses; that is, \( (Y) = \) contents of \( Y \).
\( \rightarrow \) = Replaces the contents of
\( \rightarrow \) = Compare algebraically the quantities on either side of this symbol.

\( \text{XOR} \) = Exclusive OR
\( \text{AND} \) = Logical AND
\( \text{OR} \) = Logical OR

1. Multiplying numbers of like signs.
2. Multiplying numbers of unlike signs.
3. Dividing positive numbers.
4. Dividing numbers of unlike signs or negative signs.
A sample of each operand type follows. To index an instruction in the assembly language, prefix the operand with an asterisk. The assembler adds a 1 bit to the octal op-code of single word instructions, or sets bit 12 of the second word of two-word instructions (op-codes 5002 through 5010 and 5064).

<table>
<thead>
<tr>
<th>LABEL</th>
<th>OPERATION</th>
<th>OPERAND</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TWC</td>
<td>EQU</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>WORK</td>
<td>+O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TEMP</td>
<td>RES</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td></td>
<td>+O</td>
<td>* FIXED POINT PART</td>
<td></td>
</tr>
<tr>
<td>FIX</td>
<td>+O</td>
<td>* FIXED POINT PART</td>
<td></td>
</tr>
<tr>
<td>EXP</td>
<td>+O</td>
<td>* EXPONENT</td>
<td></td>
</tr>
<tr>
<td>VALUE</td>
<td>RES</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TEMP</td>
<td>* INDEXED Y OPERAND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALK</td>
<td>TWC</td>
<td>Y OPERAND</td>
<td></td>
</tr>
<tr>
<td>SL</td>
<td>WORK</td>
<td>Y OPERAND</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S+2</td>
<td>Y OPERAND</td>
<td></td>
</tr>
<tr>
<td>JU</td>
<td>FIX-1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LL</td>
<td>FIX</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FP</td>
<td>EXP</td>
<td></td>
</tr>
<tr>
<td>FA</td>
<td>*VALUE</td>
<td>CONTENTS OF VALUE MUST BE</td>
<td></td>
</tr>
</tbody>
</table>

For each of the floating point instructions, the assembler generates two lines of code.
UNIVAC 418-III Real-Time System Library Memo 18 announces the release and availability of "UNIVAC 418-III Real-Time System RTDS Assembler Programmers Reference," UP-7599 Rev. 1, covers and 171 pages. This is a Standard Library Item (SLI).

This version of the UNIVAC 418-III Assembler manual describes the language and its uses in more detail than the original. Included are descriptions of the coding format, expressions, directives, PROC's, and paraforms.

Certain directives have been removed and some new more powerful ones have been added. For example the UNLIST directive has been added to the assembler, it provides a means of selectively preventing the printing of output of sections of a program.

Dimensioned Labels, a new feature, are also described in detail. These are labels which are distinguished by their subscripts rather than by the label itself.

Sample assembled printouts are included wherever possible to support explanations and show examples of the features discussed. Coding examples are also given throughout the manual to assist in a logical presentation and flow.

A detailed explanation of the instruction repertoire is included as well as an instruction repertoire summary.


Distribution of UP-7599 Rev. 1 has been made as indicated below. Additional copies may be requisitioned from Holyoke, Massachusetts via a Sales Help Requisition through your local Univac Manager.

NOTE: Back Orders for this item are being filled automatically. Please do not reorder.

Robert O. Wallace
GROUP MANAGER
Documentation and Library Services