This document describes the installation of a TERAK 8510/a Graphics Computer System. Single and multiple disk drive configurations are presented, along with system acceptance test procedures. Operating environment requirements, a basic troubleshooting guide, maintenance procedures and descriptions of the system components are also included. Contained in appendices are descriptions of the system modules and a part number listing of the major assemblies.
"TERAK CORPORATION believes that the information contained herein is accurate. In no event will TERAK be liable for any losses or damages whether direct or indirect resulting from the use of such information, including, without limitation, losses arising from claims of patent, copyright, and trademark infringement. No license is granted hereby for the use of any patent or patent rights of TERAK. TERAK reserves the right to update the information contained herein at any time without further notice.

The information contained herein is proprietary to TERAK CORPORATION and must be treated as confidential. It may not be disclosed to others or used for any purpose except as expressly consented to by TERAK."

8510/a GRAPHICS COMPUTER SYSTEM
INSTALLATION & USERS GUIDE
Part No. 50-0010-001
FIRST EDITION
Copyright 1980 by TERAK CORPORATION
"All Rights Reserved"

TERAK is a trademark of TERAK CORPORATION.
DEC, PDP-11, RT-11 and LSI-11 are trademarks of
DIGITAL EQUIPMENT CORPORATION.
CONTENTS

SECTION

1. PRE-INSTALLATION CONSIDERATIONS ................................................................. 2
   1.1 PHYSICAL INSPECTION OF SYSTEM COMPONENTS ........................................ 2
   1.2 SYSTEM POWER & OPERATING ENVIRONMENT REQUIREMENTS ......................... 2
      1.2.1 Input Voltage & Frequency Options ............................................... 2
      1.2.2 Power Requirements ...................................................................... 2
      1.2.3 Temperature Limits ........................................................................ 3
      1.2.4 Relative Humidity Range .................................................................. 3
   1.3 UNIT DIMENSIONS .................................................................................... 3
   1.4 UNIT WEIGHT ........................................................................................... 3

2. SYSTEM INSTALLATION PROCEDURES ............................................................... 3
   2.1 SINGLE DISK DRIVE CONFIGURATION .................................................... 3
   2.2 MULTIPLE DISK DRIVE CONFIGURATION ................................................ 4

3. SYSTEM ACCEPTANCE TESTS ........................................................................... 4
   3.1 POWER ON; DISKETTE LOADING ............................................................ 4
   3.2 SYSTEM ACCEPTANCE TEST PROCEDURES .......................................... 5
   3.3 DISKETTE REMOVAL .............................................................................. 5

4. SYSTEM EXPANSION ....................................................................................... 5
   4.1 BUS EXTENSION ..................................................................................... 6
   4.2 MODULE INSTALLATION ....................................................................... 8

5. UNIT COVER REMOVAL-REPLACEMENT ...................................................... 8
   5.1 8510, 8512 & 8515 UNITS .................................................................... 8
   5.2 8532-1 MONITOR ............................................................................... 9

6. UNIT AC INPUT VOLTAGE SELECTION ........................................................ 9
   6.1 8510/12/15 UNITS ............................................................................. 9
   6.2 8532-1 MONITOR UNIT ................................................................... 11

7. UNIT CHANGES FOR 50 Hz & 60 Hz AC POWER FREQUENCIES ................. 12

8. BASIC TROUBLESHOOTING ........................................................................... 13

9. SYSTEM DESCRIPTION ................................................................................ 17
   9.1 8510 DATA PROCESSOR SYSTEM ....................................................... 17
   9.2 8532-1 MONITOR .............................................................................. 17
   9.3 8532-2 KEYBOARD .......................................................................... 17
   9.4 8512 DISK SUBSYSTEM .................................................................... 17
   9.5 8515 EXPANSION SYSTEM ............................................................... 19
# APPENDICES

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A. Diskette Handling/Storage Considerations</td>
<td>A1 thru A2</td>
</tr>
<tr>
<td>B. Suggested Maintenance</td>
<td>B1</td>
</tr>
<tr>
<td>C. Processor Reference Guide</td>
<td>C1 thru C44</td>
</tr>
<tr>
<td>D. Video Controller-Memory Reference Guide</td>
<td>D1 thru D8</td>
</tr>
<tr>
<td>E. Diskette Controller Reference Guide</td>
<td>E1 thru E19</td>
</tr>
<tr>
<td>F. Asynchronous Serial Interface Reference Guide</td>
<td>F1 thru F5</td>
</tr>
<tr>
<td>G. Parallel Interface Reference Guide</td>
<td>G1 thru G5</td>
</tr>
<tr>
<td>H. Use of Control Console Mode (Micro-ODT)</td>
<td>H1 thru H5</td>
</tr>
<tr>
<td>I. TERAK Part Numbers, Major Assemblies</td>
<td>I1</td>
</tr>
</tbody>
</table>

# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure Description</th>
<th>Figure No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Components</td>
<td>1-1</td>
</tr>
<tr>
<td>Single Disk Drive Interconnections</td>
<td>2-1</td>
</tr>
<tr>
<td>Multiple Disk Drive Interconnections</td>
<td>2-2</td>
</tr>
<tr>
<td>8510/a Module Locations &amp; I/O Priority</td>
<td>4-1</td>
</tr>
<tr>
<td>Bus Extension Interconnections</td>
<td>4-2</td>
</tr>
<tr>
<td>EIB Locations</td>
<td>4-3</td>
</tr>
<tr>
<td>8510/12/15 Cover Removal-Replacement &amp; 8510/15 Module Retaining Hardware</td>
<td>5-1</td>
</tr>
<tr>
<td>8532-1 Monitor Chassis Removal-Replacement</td>
<td>5-2</td>
</tr>
<tr>
<td>8510/12/15 AC Input Voltage Selection</td>
<td>6-1</td>
</tr>
<tr>
<td>8532-1 AC Input Voltage Selection</td>
<td>6-2</td>
</tr>
<tr>
<td>8510/a Troubleshooting Guide</td>
<td>8-1</td>
</tr>
<tr>
<td>8532-2 Keyboard Unit Output Codes</td>
<td>9-1</td>
</tr>
<tr>
<td>8532-2 Keyboard Layout</td>
<td>9-2</td>
</tr>
<tr>
<td>Diskette Loading</td>
<td>A-1</td>
</tr>
<tr>
<td>Diskette Handling/Storage Considerations</td>
<td>A-2</td>
</tr>
<tr>
<td>General Register Identification</td>
<td>C-1</td>
</tr>
<tr>
<td>High and Low Byte</td>
<td>C-2</td>
</tr>
<tr>
<td>Word &amp; Byte Addresses for First 4K Bank</td>
<td>C-3</td>
</tr>
<tr>
<td>Processor Status Word (PS)</td>
<td>C-4</td>
</tr>
<tr>
<td>System Memory Organization</td>
<td>D-1</td>
</tr>
<tr>
<td>Display Geometry</td>
<td>D-2</td>
</tr>
<tr>
<td>Composite Video Waveform at 8510 Video EIB BNC</td>
<td>D-3</td>
</tr>
<tr>
<td>Graphic Address Register (GAR)</td>
<td>D-4</td>
</tr>
<tr>
<td>Video Control Register (VCR)</td>
<td>D-5</td>
</tr>
<tr>
<td>Generator Buffer Address Format</td>
<td>D-6</td>
</tr>
<tr>
<td>Page Buffer Address Format</td>
<td>D-7</td>
</tr>
<tr>
<td>Video Index Register (VIR)</td>
<td>D-8</td>
</tr>
<tr>
<td>Keyboard Data Buffer (KDB)</td>
<td>D-9</td>
</tr>
<tr>
<td>Keyboard Status Register (KSR)</td>
<td>D-10</td>
</tr>
<tr>
<td>Emulator Data Buffer (EDB)</td>
<td>D-11</td>
</tr>
<tr>
<td>Emulator Status Register (ESR)</td>
<td>D-12</td>
</tr>
<tr>
<td>Diskette Controller Control &amp; Status Register (QXCS)</td>
<td>E-1</td>
</tr>
<tr>
<td>Diskette Controller Data Buffer (QXCB)</td>
<td>E-2</td>
</tr>
<tr>
<td>Diskette Controller ROM Listing</td>
<td>E-3</td>
</tr>
<tr>
<td>Diskette Controller Sample System Bootstrap Listing</td>
<td>E-4</td>
</tr>
<tr>
<td>Diskette Controller Listing of Dummy Boot Example</td>
<td>E-5</td>
</tr>
<tr>
<td>Serial Interface EIB Connector &amp; Switch Functions</td>
<td>F-1</td>
</tr>
<tr>
<td>Single Serial Current Loop &amp; J3 Wiring</td>
<td>F-2</td>
</tr>
<tr>
<td>Parallel Interface EIB Connector &amp; Module Jumper Functions</td>
<td>G-1</td>
</tr>
<tr>
<td>Data &amp; Control Word Formats</td>
<td>G-2</td>
</tr>
<tr>
<td>I/O Data Transfers</td>
<td>G-3</td>
</tr>
<tr>
<td>8510/a HALT Switch Module</td>
<td>H-1</td>
</tr>
</tbody>
</table>
INTRODUCTION

The TERAK 8510/a is a general-purpose, disk-based computer intended for data processing and medium-resolution graphics applications. A 320 x 240 dot pattern and/or 1920 characters (24 lines of 80) can be displayed (under program control) on a 12 in. monochrome CRT. Four drives, accommodating IBM 3740 formatted (8 in.) floppy diskettes, can be included in a system configuration. The hardware is modularized into a keyboard unit, a CRT display, a data processor unit, bus expansion unit and optional drive units. The system components are shown in Figure 1-1. All components are light-weight and are suitable for office and laboratory environments.

This document describes the installation of a TERAK 8510/a Graphic Computer System. The installation consists of the interconnection and acceptance testing of the system hardware. Also included is a brief troubleshooting guide and system description. Appendices contain diskette handling/storage considerations, suggested maintenance procedures, a parts list and reference guides for the system hardware.

Figure 1-1 System Components
1 PRE-INSTALLATION CONSIDERATIONS

1.1 PHYSICAL INSPECTION OF SYSTEM COMPONENTS

Carefully unpack all the shipping containers; save all the container materials for equipment storage or future re-shipment.

Each container is marked with the unit part number(s) and individual serial number(s). (Appendix I lists the part numbers of the major assemblies.) Use the following lists to verify the contents of each container.

8510 Container:
8510 Data Processor .................. 1 ea.
8510/a System Acceptance Disk ....... 1 ea.
8510/a Documentation Kit .......... 1 ea.
AC Power Cord ..................... 1 ea.

8515 Container:
8515 Expansion System .......... 1 ea.
Cable, Aux. Drive, Short .... 1 ea.
8510 Bus Extension EIB (packed inside the 8515 unit) .... 1 ea.
AC Power Cord ..................... 1 ea.

8512 Container:
8512 Disk Subsystem .......... 1 ea.
Cable, Aux. Drive, Short .... 1 ea.
AC Power Cord ..................... 1 ea.

8532-1, 8532-2 Container:
8532-1 Monitor .................... 1 ea.
8532 Monitor Cable (6 ft.) .... 1 ea.
8532-2 Keyboard (with integral 8532
Keyboard Cable Assembly) .... 1 ea.
AC Power Cord ..................... 1 ea.

Inspect all items for obvious signs of damage. DO NOT interconnect a damaged item to a system; contact TERAK, or its representative, for further information.

NOTE: The 8510, 8512 and 8515 disk drive heads are protected during shipment by foam blocks that are inserted in the disk drive openings. These blocks ensure that the doors will stay open, so that the drive heads remain unloaded (not down) and therefore protected. Remove and save these blocks for future re-shipment. Shipping the units without the foam blocks in place may result in damage to the drive heads.

1.2 SYSTEM POWER & OPERATING ENVIRONMENT REQUIREMENTS

The TERAK 8510/a system requires single-phase ac power sources and earth-grounded chassis protection. Each system unit that requires ac power input is delivered with an ac power cord that contains three insulated 18-gauge stranded wires. The chassis ground wire is connected to the round pin of the ac power cord.

A grounding conductor that is equal, or greater in size, to the power cord, must be a part of the branch circuit that supplies each unit of the 8510/a system.

The grounding conductor mentioned above must be grounded to earth at the service equipment or other acceptable building earth ground such as the building frame in the case of a high-rise steel frame structure.

The attachment-plug receptacles in the vicinity of each unit of the 8510/a system are all to be of a grounding type, and the grounding conductors serving these receptacles are to be connected to earth ground at the service equipment or other acceptable building earth ground such as the building frame in the case of a high-rise steel frame structure.

1.2.1 AC Input Voltage & Frequency Options

<table>
<thead>
<tr>
<th>Voltage (V RMS)</th>
<th>Frequency Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>50 Hz/60 Hz</td>
</tr>
<tr>
<td>120</td>
<td>50 Hz/60 Hz</td>
</tr>
<tr>
<td>220</td>
<td>50 Hz/60 Hz</td>
</tr>
<tr>
<td>240</td>
<td>50 Hz/60 Hz</td>
</tr>
</tbody>
</table>

**CAUTION**

Each unit has been factory wired for a particular ac input voltage and frequency. Labels, indicating the values, were affixed to the unit when it was initially shipped from the factory. To use an ac voltage other than that indicated by the label, internal jumpers must be changed. See Section 6 for a description of voltage selection.

Each unit has been configured for either 50 Hz or 60 Hz operation. For 50 Hz operation, a label signifying that frequency was affixed to the unit when it was initially shipped from the factory. See Section 7 for a description of the changes necessary to operate at 50 Hz vs 60 Hz.

**WARNING**

THE 8512, 8532-1 AND 8532-2 UNITS ARE DESIGNED AND INTENDED FOR USE ONLY WITH THE 8510 UNIT. ANY ATTEMPT TO CONNECT THE 8512, 8532-1 OR 8532-2 UNITS TO A DEVICE OTHER THAN THE 8510 UNIT MAY RESULT IN DAMAGE TO THE EQUIPMENT.

1.2.2 Power Requirements

<table>
<thead>
<tr>
<th>Unit</th>
<th>Watts (Maximum)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8510</td>
<td>250</td>
</tr>
<tr>
<td>8512</td>
<td>100</td>
</tr>
<tr>
<td>8515</td>
<td>250</td>
</tr>
<tr>
<td>8532-1</td>
<td>24</td>
</tr>
<tr>
<td>8532-2</td>
<td>2.5</td>
</tr>
</tbody>
</table>

1.2.3 Temperature Limits

| System Operating Range: 50 F (10 C) to 100 F (37.7 C) |
| Hardware Storage Range: 40 F (-40 C) to 167 F (75 C) |
| Media Storage Range: 50 F (10 C) to 120 F (49 C) |
1.2.4 Relative Humidity Range
Operating: 20% to 80% without condensation
Storage: 5% to 98% without condensation

1.3 UNIT DIMENSIONS
8510: 7.5 in (19 cm) H x 12.2 in (31 cm) W x 18 in. (46 cm) D
8515: Same as 8510
8512: 5.5 in. (14 cm) H x 12.2 in. (31 cm) W x 18 in. (46 cm) D
8532-1: 15.5 in. (39 cm) H x 12.2 in. (31 cm) W x 12 in. (30.5 cm) D
8532-2: 2.5 in. (6.4 cm) H x 17.8 in. (45 cm) W x 7.1 in. (18 cm) D

1.4 UNIT WEIGHT
8510: 45.5 lbs. (Shipping container wt.: 53.5 lbs.)
8515: 41.5 lbs (Shipping container wt.: 50 lbs.)
8512: 31 lbs. (Shipping container wt.: 40 lbs.)
8532-1: 30.8 lbs. (Shipping container wt.: 48.2 lbs.)
8532-2: 6.3 lbs.

2 INSTALLATION PROCEDURES
Installation of an 8510/a system is straight-forward and, typically, can be accomplished within 15 minutes. The system can be configured via plug-in modules, connectors and switches mounted on External Interface Boards (EIBs) that are installed on the rear surfaces of the units. In the following descriptions, the interconnection diagrams indicate which EIBs are involved in a particular configuration. Labels on each cable identify their use.

2.1 SINGLE DISK DRIVE CONFIGURATION
Figure 2-1 depicts the standard configuration of 8510 EIBs as installed at the factory. A six ft. cable, packed in a plastic bag in the 8532 shipping container, is used to connect the 8532-1 Monitor to the Video EIB of the 8510 Data Processor unit. Another six ft. cable, integral to the 8532-2 Keyboard, also plugs into the Video EIB. The connectors on the Video EIB are labeled “Monitor” and “Keyboard”, and are of different size, for easy recognition.

The “Keyboard/Emulator” switch, on the Video EIB, must be in the STD (off) position to use the 8532-1 Monitor and 8532-2 Keyboard as the system console. The switch is OFF when a red bar appears at the ON side of the housing; conversely, the switch is ON when a red bar appears at the OFF side.

The switches on the 8510 Asynchronous Serial Interface EIB must be set as shown in Figure 2-1.

The 8532-1 Monitor and 8510 Data Processor have individual ac power cords. A single switch on the 8510 controls the ac power to both units.

This completes the single disk drive interconnections. Proceed further in Sections 2 & 4 for other system configurations.
2.2 MULTIPLE DISK DRIVE CONFIGURATION

Refer to Figure 2-2. A maximum of four disk drives can be utilized in an 8510/a system. As shown, the 8512 Disk Subsystems can be stacked on top of the 8510, or alternatively, can be stacked separately. Each 8512 has a disk drive “daisy chain” connector EIB; these EIBs are interconnected to the 8510 Floppy Disk EIB by means of 8 inch flat ribbon cables (Part Number 90-0008-001). One ribbon cable is packed inside each 8512 (or 8515) shipping container. An optional 27 inch flat ribbon cable (Part Number 90-0008-002) can be used to position the 8512s at a different location on the user’s workspace. The cable and unit connectors are keyed to prevent incorrect coupling; check the cable connector orientation before attempting to insert it in the EIB connector.

Terminating resistors for the disk drive daisy chain are contained in a 14-pin Dual-In-Line Package (DIP), on the 8510 Disk Drive EIB. For convenience, the terminator resistor DIP should remain in the 8510 socket. If the optional 27 in. cable is used, the terminator resistor DIP should be moved to the daisy chain EIB socket on the drive unit that is last in the daisy chain connection.

NOTE: The DIP must be oriented so that pin 1 is at the lower right-hand corner of the socket, when viewed from the rear of the unit. Pin 1 is identified by a dot or depression, or the number 1, on the package.

Each 8512 has an ac input power requirement; however, the control of ac power is by means of the main ac power ON/OFF switch on the 8510 unit.

3 SYSTEM ACCEPTANCE TESTS

After an 8510/a system has been interconnected in accordance with Section 2 of this document, the system should be initially tested by means of the TERAK System Acceptance Disk (Part Number 61-0006-001). The diskette contains GO/NO-GO tests that exercise the hardware subsystems. Each test is preceded by an explanatory message on the display; user instructions will also appear on the display.

NOTE: If the following procedures cannot be accomplished, refer to Section 8 for troubleshooting steps.

3.1 POWER ON; DISKETTE LOADING

Turn the system on by means of the ac power switches located in the upper right corners of the 8510 and 8515 (if used) front panels. If closed, open the diskette loading door on the 8510 (Drive QX0) by depressing the button just below the door.

NOTE: If you are unfamiliar with diskette handling procedures, refer to Appendix A first.

Remove the System Acceptance Diskette from its protective envelope; keep your fingers off of the exposed magnetic surfaces of the diskette. Holding the diskette with the label side up, as shown in Figure A-1, insert it into the QX0 drive until it can go no further. The diskette will “latch” into position. Close the drive door; the drive head-down light (Red Light Emitting Diode embedded in the door button) will turn on.
3.2 SYSTEM ACCEPTANCE TEST PROCEDURES

After the System Acceptance Test diskette has been inserted in drive QX0, and the drive door has been closed, the operating system should load itself (boot) into main memory. Within 20 seconds, an acceptance test-related message should appear on the display.

The test-related message will prompt the user to execute a carriage return to display the "menu" of tests. Select a test by typing the displayed test name, followed by a carriage return. The test procedures will then appear on the display.

NOTE: Once a test has begun, the user should not type anything, unless prompted by a message. Typing during the test execution can produce unpredictable results and an apparent test failure.

NOTE: To exit from any test, at any time, re-boot the operating system by depressing the upper half of the 8510 ac power switch; the acceptance test-related message will re-appear on the display.

3.3 DISKETTE REMOVAL

After the System Acceptance Tests are completed, remove the diskette by depressing the drive door button. The door will open and the diskette will be partially ejected. Remove the diskette and return it to its protective envelope.

4 SYSTEM EXPANSION

A 8510 system can be expanded, by means of modular options, to allow the user to interconnect a variety of peripheral equipment. TERAK, or other LSI-11 bus-compatible modules can be installed in the 8510 and 8515 units.

The 8510 and 8515 units each contain an LSI-11 bus-compatible backplane. Each backplane contains sixteen 36 pin connectors, as shown in Figure 4-1. The LSI-11 bus is based on the use of dual-height (8.9 in W x 5.2 in H) modules; that is, modules that plug into pairs of connectors (A&B or C&D).

A module has an I/O priority that is based on its electrical distance from the processor module, as shown in Figure 4-1. For instance, if a quad-height (8.9 in W x 10.5 in H) processor module were installed in slots 1 and 5 of the backplane, the highest priority slot would be #2. The arrows on Figure 4-1 signify the descending order of priority. A quad-height module uses slot connectors A&B for I/O priority signaling; a dual-height module uses either A&B or C&D. An LSI-11 bus-compatible quad-height module maintains continuity of the priority signals through slots C&D by means of etched circuit jumpers on the module.

Note: All modules that plug into the backplanes have their components facing downward
Slot 7CD: bus extender card, serial, parallel or other interface modules Slot 3AB: same as 7CD, except for the bus extender card Selection of slot 7CD for either backplane was arbitrary — actual slots used depend upon actual configuration

Figure 4-1 8510/a Module Locations & I/O Priority
4.1 PROCESSOR BUS EXTENSION

Refer to Figures 4-2 & 4-3. The Bus Extension EIBs and the 8515 Backplane provide the user with a means of extending the 8510's data bus.

An 8515 unit is shipped with a factory-installed Floppy Disk EIB, two Cable Clamp Covers and a Blank Cover, as shown in Figure 4-3. The 8510 Bus Extension EIB has been packed inside the 8515 for shipment; this EIB must be removed from the 8515 and installed in the 8510. In the process, the 8510 Floppy Disk EIB must be relocated.

Remove the 8510 and 8515 covers in accordance with Part 5.1, Section 5. Remove the 8510 Bus Extension EIB from the 8515. Check to see that the 8515 Bus Extension EIB cable card is plugged into the 8515 Backplane. (See Figure 4-1 for Backplane locations.) Additional modules may be installed in the 8515 at this time. Note the device I/O priority indicated by Figure 4-1. The 8515 cover can be reinstalled at this time.

All EIBs are attached to the units by means of 4 Phillips head screws, one in each corner of the EIB. Remove the Blank Cover from the 8510; save it for future use. Unfasten the Floppy Disk EIB from the top-most location and let it hang loose.

Remove the module retainer bracket in the 8510 (see Figure 5-1). The Bus Extension EIB card must now be installed in the 8510 backplane slot that is shown in Figure 4-1. The component (connector) side of the card must be facing downward when it is inserted. Lift the ribbon cable through the notch in the card; slide the card through the module guide and insert it into the backplane. Pass the card's ribbon cable and attached EIB through the rear of the 8510. Secure the Bus Extension EIB to the top-most EIB location with four screws, then install the Disk Drive EIB just below it. The 8510 cover can now be re-installed.

As shown in Figure 4-2, the bus extension cables that emerge from the 8515 Cable Clamp Cover are connected to the Bus Extension EIB on the 8510. The shortest (innermost) cable of this pair plugs into the DATA connector on the 8510 Bus Extension EIB; the other cable plugs into the CONTROL connector. An 8 inch ribbon cable, (Part Number 90-0008-001, packed in the 8515 shipping container), connects the 8510 Floppy Disk EIB to the 8515 Floppy Disk EIB.

The 8515 requires ac input power and is controlled from a switch on its front panel. Both the 8510 and 8515 ac power switches must be on for the 8510/a system to operate. The system can be reset from either the 8510 or 8515 power on/reset switches.

Figure 4-2 System Processor Bus Extension Interconnections
Figure 4-3 EIB Locations

*Standard Factory-Installed EIB Configuration; Can Be Altered With Any Combination Of EIBs.
NOTE: All Locations Must Be Filled With An EIB Or A Cover Plate To Maintain Proper Air Flow Through A unit.
4.2 MODULE INSTALLATION

The installation of a module is quite straightforward. As described in Part 4, the I/O priority of a module is a function of its electrical distance from the system processor module. Only LSI-11 bus-compatible modules are to be installed. After the unit cover and module retainer bracket have been removed (see Part 5.1 and Figure 5-1), a dual or quad-height module can be plugged into a backplane location. (The power supplies in the 8510 and 8515 units can provide a maximum of 12 A @ 5 VDC and 6 A @ 12 VDC to the backplanes; the available power is a function of the number and type of modules installed.)

Peripheral connections to a module are by means of External Interface Boards (EIBs). These EIBs, located at the rear of the units, as shown in Figure 4-3, are held in place by four Phillips-head screws. With the exception of the bus extension EIBs (described in Part 4.1), the module EIBs can be installed in any location at the rear of the 8510 and 8515 units. Neatly fold the EIB-module ribbon cable(s) along the chassis when re-installing a unit cover, so that the cables are not pinched when the cover is fastened down. EIB connector pin listings and switch settings (if applicable) are described in the Appendices.

5 UNIT COVER REMOVAL—REPLACEMENT

WARNING

Due to the complex nature of the system components, unit cover removal-replacement, and subsequent maintenance and repairs, should only be performed by technically-qualified personnel.

CAUTION

DISCONNECT THE UNIT AC POWER CORDS BEFORE REMOVING THE COVERS

5.1 8510, 8515 & 8512 UNITS

The unit covers are held in place by four Phillips-head screws, as indicated by Figure 5-1. Remove the two retaining screws and nylon finishing washers at the rear sides of the unit. Loosen the two retaining screws with the metal washers at the bottom-front of the unit. It is not necessary to remove these screws completely. Don’t stand a unit on its rear feet to loosen the bottom-front

Figure 5-1 8510/12/15 Cover Removal-Replacement & 8510/15 Module Retaining Hardware
screws if cables are connected to EIBs. Instead, slide the unit forward until it protrudes far enough beyond the desk or bench edge to allow access to the bottom front screws. Slide the integral front panel-cover forward until it separates from the chassis.

Re-install a cover by sliding it back onto its chassis, taking care not to pinch any ribbon cables that may be protruding slightly. When the cover is in place, tighten the bottom front screws and then replace the rear-side screws.

5.2 8532-1 MONITOR

**CAUTION**

**AVOID STRIKING THE PICTURE TUBE**

The Monitor chassis is held in place by 8 Phillips pan-head screws; six (#8's) on the bottom and two (#6's) on the rear of the cabinet, as shown in Figure 5-2. Remove these screws and slide the chassis straight back out of its cabinet.

NOTE: Do not remove the flat-head screws securing the stand to the Monitor cabinet.

### 6 UNIT AC INPUT VOLTAGE SELECTION

**WARNING**

THE VOLTAGES REQUIRED BY THE SYSTEM ARE POTENTIALLY HAZARDOUS: ONLY TECHNICALLY QUALIFIED PERSONNEL SHOULD PERFORM THE AC INPUT VOLTAGE SELECTION CHANGES.

6.1 8510, 8612 & 8515 UNITS

Remove the covers in accordance with Part 5.1, Section 5. As shown in Figure 6-1, there are two types of power supply boards in current use. Identify the board type in your particular unit, then proceed with the following appropriate paragraph.

As shown in Figure 6-1A, there are three jumpers on the power supply boards of each unit; they are located in the upper right-hand corner of the boards, on the

![Figure 5-2 8532-1 Monitor Chassis Removal-Replacement](image)
Figure 6-1 8510/12/15 AC Input Voltage Selection
component side. The 8510 & 8515 jumper jacks are labeled J16 through J23; the 8512 jacks are labeled J1 through J8. Insert the jumpers into the jack pairs that are color-banded together for a particular voltage. For instance, to operate an 8512 unit at 120 V, the jumpered pairs would be: J2 to J3; J4 to J5; J6 to J7.

As shown in Figure 6-1B, a printed wiring board is used for voltage selection. This board must be inserted into a connector located in the upper right-hand corner of the power supply board. The connector is labeled J16. To select a different ac input voltage, remove the board and re-insert it so that the desired voltage is indicated on the board tab surface that is nearest to the front and top of the unit, as shown in Figure 6-1B.

6.2 8532-1 UNIT

Remove the Monitor chassis in accordance with Part 5.2, Section 5. In Figure 6-2, the plugs labeled P1 and P2 contain the jumpers. P2 is actually a pair of plugs; one is for 100V & 120V operation; the other is for 220V & 240V operation. When the pin in P1 must be moved, use a MOLEX HT 2285 Extractor Tool, (or equivalent), to remove the pin. Insert the pin in its alternate location until it locks in place.

100V Operation
1. Insert the "120" labeled P2 plug into J2.
2. Move the brown-wired pin in P1 to location 3 of P1.
3. Insert P1 into J1.

120V Operation
1. Insert the "120" labeled P2 plug into J2.
2. Move the brown-wired pin in P1 to location 1 of P1.
3. Insert P1 into J1.

220V Operation
1. Insert the "220" labeled P2 plug into J2.
2. Move the brown-wired pin in P1 to location 3 of P1.
3. Insert P1 into J1.

240V Operation
1. Insert the "220" labeled P2 plug into J2.
2. Move the brown-wired pin in P1 to location 1 of P1.
3. Insert P1 into J1.
7 UNIT CHANGES FOR 50 Hz & 60 Hz POWER FREQUENCIES

The pulleys on the disk drive motors and the drive belts of the 8510, 8512 and 8515 units must be replaced when changing from 50 Hz to 60 Hz operation, or vice versa. The Video Board in the 8510 unit must also be exchanged. The following TERAK part numbers are applicable:

<table>
<thead>
<tr>
<th>Item</th>
<th>50Hz</th>
<th>60 Hz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video Board</td>
<td>92-0014-011</td>
<td>92-0014-010</td>
</tr>
<tr>
<td>Pulley, motor</td>
<td>39-0012-001</td>
<td>39-0012-002</td>
</tr>
<tr>
<td>Belt, disk drive</td>
<td>39-0013-001</td>
<td>39-0013-002</td>
</tr>
</tbody>
</table>

1. Remove the unit covers (see Part 5.1, Section 5).
2. Remove the 8510, 8515 module retainer brackets (see Figure 5-1).
3. Remove the modules from the 8510 & 8515 backplanes.
4. Remove the four Phillips-head screws that fasten a disk drive chassis to a unit chassis. Two of these screws are accessed through a hole and a slot in a power supply board (see Figure 6-1). The other two screws are on the unit chassis side that is opposite the power supply board.
5. Slide the disk drive chassis forward until the disk drive PWB connectors can be easily disconnected. Remove the disk drive chassis.
6. Stand the disk drive chassis on its side so that its PWB is visible. Remove the four slotted hexagonal screws that fasten the PWB to the chassis housing. Swing the PWB clear of the motor pulley and belt drive. There are three connectors still fastened to the PWB; they do not have to be disconnected.
7. Remove the disk drive belt.
8. Using a 1/16 in. Allen wrench, remove the small pulley on the motor shaft.
9. Install the new pulley and new drive belt.
10. Re-install the PWB and disk drive unit; re-install all modules except for the Memory-Video module.
11. Remove the ribbon cable connectors from P1, then P2, of the Memory board.
12. Separate the Memory and Video boards by removing the four corner, and two middle, Phillips-head screws that hold the boards together.
13. Fasten the Memory board to the NEW Video board.
14. Re-connect the ribbon cables to P2, then P1, of the Memory board.
15. Re-install the Memory-Video module in the 8510 backplane, then replace the module retainer bracket.
16. Re-install the unit covers.
DUE TO THE COMPLEXITY OF THE SYSTEM AND THE REQUIREMENT FOR TEST EQUIPMENT, REPAIRS AND/OR ADJUSTMENTS TO THE VARIOUS SUBSYSTEMS OF THE 8510/a SHOULD ONLY BE PERFORMED BY QUALIFIED TECHNICAL PERSONNEL.

The following procedures in Figure 8-1 are intended as a fundamental guide for problems that could prevent the execution of the System Acceptance Tests. These procedures can help to isolate a problem, and in so doing, effect a faster solution when contacting TERAK's Product Service Department. Be sure to include the unit serial numbers in any telephone or letters correspondence with TERAK Product Service.

**WARNING**

The voltages required by the system are potentially hazardous. Only technically-qualified personnel should perform the troubleshooting steps enclosed within this type of box.

---

**Figure 8-1 Troubleshooting Guide**
Figure 8-1 Troubleshooting Guide
Run all applicable tests presented by the system acceptance disk. Be sure to run all tests even if a failure is indicated by a test, as failures often interact with multiple modules of the system. Be certain to run the disk acceptance test for each unit in the system. If no difficulty is identified with the hardware, the problem may reside in the software being run. Verify that the latest software revisions are being used. Attempt to isolate the problem by simplifying program which exhibits the problem.
Red light in center of drive lights for approximately four seconds.

Drive light does not come on.

Set up system to operate hardware ODT.
Contents of memory and registers can be changed.

Verify that correct drive number is selected at unit (8510 = unit 0; 8512 = unit 1, 2 or 3; 8515 = unit 1, 2 or 3) and that each drive number is selected only once. Verify that disk is mounted slot first, label up and is not contaminated. Verify that only one disk is being mounted into the 8510 drive at one time. Remove disk and open the drive door. The drive spindle can be observed to be rotating.

Verify all modules are mounted securely. Check power supply, processor, memory, disk controller or serial interface.

Isolate defective module or system difficulty with small test and diagnostic programs entered manually.

Remove the cover and verify that AC and DC power cables are securely connected to the disk drive. Remove the disk drive and install or replace the spindle drive belt.

Display appears on monitor screen.

Turn contrast control on rear of monitor fully clockwise. Display becomes visible.

Check monitor line cord, fuse and video cable. Relay click can be heard inside monitor as 8510 power switch is alternated between on and off.

Check, repair or replace the video controller or video EIB.

Adjust contrast control for comfortable display.

With 8510 power switch on, orange glow of monitor CRT filament can be seen through center of back of monitor.

Check, repair or replace the monitor.

Figure 8-1 Troubleshooting Guide 0011-000
9 SYSTEM DESCRIPTION

The TERAK 8510/a Graphics Computer is intended for data processing and medium-resolution raster scan graphics applications. The hardware has been partitioned to provide a high degree of flexibility for the user's end-system configuration. This approach provides portability as a result of reasonably light-weight units and an overall economy. User-defined system configurations are made possible by easy access to the processor bus and to peripheral equipment. Each unit (except the 8532-2 keyboard) has its own power supply, so that only low-voltage data and control signals are routed over the 8510/a interconnect cables.

9.1 8510 DATA PROCESSOR

The 8510 is a 16-bit computer that incorporates an LSI-11 processor and an LSI-11 bus-compatible backplane; installed in this backplane are the following four modules:

- LSI-11 Processor Module
- Video Controller-Memory Modules
- Floppy Diskette Controller Module
- Asynchronous Serial Interface Module

A disk drive (for 8 in. floppy diskettes) is built into each 8510, 8512 and 8515 unit. Single density, soft sectored, 8 in. IBM 3740 diskettes are supported.

Switch-mode type power supplies convert 100 V, 120 V, 220 V or 140 V RMS, 50 Hz/60Hz ac power to the DC voltages required by the logic and drive circuits.

External Interface Boards (EIB's) plus cables, are used to connect the 8510 to other units such as the 8512/15, 8532-1, 2 and peripheral equipment. The Asynchronous Serial Interface module supports a subset of the ANSI RS-232C standard for Data Terminal Equipment (DTE), Data Communications Equipment (DCE) and 20 mA current loop operation. An optional 16-bit Parallel Interface module, for connecting TTL or DTL devices to the 8510 Bus, is available from TERAK. A composite video signal (horizontal & vertical sync and video) is available at a BNC connector on a Video EIB. This signal, which contains the information presented to the 8532-1 Monitor, can be used to drive other monitors (that contain the necessary separation circuitry).

9.2 8532-1 MONITOR

The 8532-1 Monitor is intended for use as a display device in an 8510/a system. This unit contains a 12 in. diagonal monochrome CRT, a video amplifier, horizontal & vertical sync/drive circuits, a power supply and a 2 in. speaker. The video, horizontal and vertical synchronization signals produce a 240 visible-line raster scan of graphics and character dots. The speaker emits software-controlled audible signals.

The Monitor is connected to the Video Controller module by means of a single connector on the 8510 Video External Interface Board (EIB). A Keyboard/Emulator (KBD/EML) switch on the Video EIB (see Figure 2-1) must be in the OFF position to use the Monitor (and the 8532-2 Keyboard) as the system console.

A contrast adjustment is accessible on the rear of the Monitor cabinet. (CW rotation increases the contrast.) The 8532-1 has an ac power cord, but no ac power switch. The 8532-1 power is controlled by the ac power switch on the 8510 unit.

9.3 8532-2 KEYBOARD

The 8532-2 Keyboard is intended for use as an input device in an 8510/a system. This unit contains a matrix of 71 keys and a keystroke to byte-output circuit. There are 138 different byte-output codes, as shown in Figure 9-1. The ASCII set of 96 alphanumeric symbols and 32 control functions are encoded, along with 10 additional codes from the decimal keypad. The keyboard layout is shown in Figure 9-2.

The keyboard circuits provide N-key rollover and automatic repeat on all keys. Capacitive key switches are used to ensure high reliability and long lifetime (approximately 100 million keystrokes). The keyboard layout is similar to modern typewriters.

The 8532-2 is connected to the 8510 Video EIB by means of a single cable. The 8532-2 key codes are input to the Video Controller module. The Video EIB KBD/EML switch determines whether the 8532-2 is used as the system console keyboard (KBD/EML switch set to OFF) or as a distinct peripheral (KBD/EML switch set to ON).

The 8532-2 has no ac power requirement. DC power is supplied to the 8532-2 by the 8510 unit.

9.4 8512 DISK SUBSYSTEM

The 8512 unit is intended for diskette drive expansion in an 8510/a system. This unit contains an 8 in. floppy diskette drive and a power supply for the drive circuits. Connections between the 8510 unit and the 8512 units are made by means of External Interface Boards (EIBs) and cables at the rear of the units. An 8510/a system can have a total of four diskette drives. See Section 4 for a description of drive expansion.

The 8512 units have ac power cords, but no ac power switches. The 8512 power is controlled by the ac power switch on the 8510 unit; that switch must be on to apply power to the 8512 diskette drive circuits.
### Figure 9-1 8532-2 Keyboard Unit Output Codes

<table>
<thead>
<tr>
<th>KEY</th>
<th>CHAR</th>
<th>UNSHIFT</th>
<th>SHIFT</th>
<th>CONTROL</th>
<th>CONTROL &amp; SHIFT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ESC</td>
<td>033</td>
<td>033</td>
<td>033</td>
<td>033</td>
</tr>
<tr>
<td>2</td>
<td>TAB</td>
<td>011</td>
<td>011</td>
<td>011</td>
<td>011</td>
</tr>
<tr>
<td>3</td>
<td>`</td>
<td>061</td>
<td>061</td>
<td>061</td>
<td>061</td>
</tr>
<tr>
<td>4</td>
<td>#</td>
<td>062</td>
<td>062</td>
<td>062</td>
<td>062</td>
</tr>
<tr>
<td>5</td>
<td>$</td>
<td>063</td>
<td>063</td>
<td>063</td>
<td>063</td>
</tr>
<tr>
<td>6</td>
<td>%</td>
<td>064</td>
<td>064</td>
<td>064</td>
<td>064</td>
</tr>
<tr>
<td>7</td>
<td>^</td>
<td>065</td>
<td>065</td>
<td>065</td>
<td>065</td>
</tr>
<tr>
<td>8</td>
<td>&amp;</td>
<td>066</td>
<td>066</td>
<td>066</td>
<td>066</td>
</tr>
<tr>
<td>9</td>
<td>*</td>
<td>067</td>
<td>067</td>
<td>067</td>
<td>067</td>
</tr>
<tr>
<td>0</td>
<td>+</td>
<td>068</td>
<td>068</td>
<td>068</td>
<td>068</td>
</tr>
<tr>
<td>10</td>
<td>-</td>
<td>069</td>
<td>069</td>
<td>069</td>
<td>069</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>070</td>
<td>070</td>
<td>070</td>
<td>070</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>071</td>
<td>071</td>
<td>071</td>
<td>071</td>
</tr>
<tr>
<td>13</td>
<td>2</td>
<td>072</td>
<td>072</td>
<td>072</td>
<td>072</td>
</tr>
<tr>
<td>14</td>
<td>3</td>
<td>073</td>
<td>073</td>
<td>073</td>
<td>073</td>
</tr>
<tr>
<td>15</td>
<td>4</td>
<td>074</td>
<td>074</td>
<td>074</td>
<td>074</td>
</tr>
<tr>
<td>16</td>
<td>5</td>
<td>075</td>
<td>075</td>
<td>075</td>
<td>075</td>
</tr>
<tr>
<td>17</td>
<td>6</td>
<td>076</td>
<td>076</td>
<td>076</td>
<td>076</td>
</tr>
<tr>
<td>18</td>
<td>7</td>
<td>077</td>
<td>077</td>
<td>077</td>
<td>077</td>
</tr>
<tr>
<td>19</td>
<td>8</td>
<td>078</td>
<td>078</td>
<td>078</td>
<td>078</td>
</tr>
<tr>
<td>20</td>
<td>9</td>
<td>079</td>
<td>079</td>
<td>079</td>
<td>079</td>
</tr>
<tr>
<td>21</td>
<td>0</td>
<td>080</td>
<td>080</td>
<td>080</td>
<td>080</td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>081</td>
<td>081</td>
<td>081</td>
<td>081</td>
</tr>
<tr>
<td>23</td>
<td>2</td>
<td>082</td>
<td>082</td>
<td>082</td>
<td>082</td>
</tr>
<tr>
<td>24</td>
<td>3</td>
<td>083</td>
<td>083</td>
<td>083</td>
<td>083</td>
</tr>
<tr>
<td>25</td>
<td>4</td>
<td>084</td>
<td>084</td>
<td>084</td>
<td>084</td>
</tr>
<tr>
<td>26</td>
<td>5</td>
<td>085</td>
<td>085</td>
<td>085</td>
<td>085</td>
</tr>
<tr>
<td>27</td>
<td>6</td>
<td>086</td>
<td>086</td>
<td>086</td>
<td>086</td>
</tr>
<tr>
<td>28</td>
<td>7</td>
<td>087</td>
<td>087</td>
<td>087</td>
<td>087</td>
</tr>
<tr>
<td>29</td>
<td>8</td>
<td>088</td>
<td>088</td>
<td>088</td>
<td>088</td>
</tr>
<tr>
<td>30</td>
<td>9</td>
<td>089</td>
<td>089</td>
<td>089</td>
<td>089</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
<td>090</td>
<td>090</td>
<td>090</td>
<td>090</td>
</tr>
<tr>
<td>32</td>
<td>1</td>
<td>091</td>
<td>091</td>
<td>091</td>
<td>091</td>
</tr>
<tr>
<td>33</td>
<td>2</td>
<td>092</td>
<td>092</td>
<td>092</td>
<td>092</td>
</tr>
<tr>
<td>34</td>
<td>3</td>
<td>093</td>
<td>093</td>
<td>093</td>
<td>093</td>
</tr>
<tr>
<td>35</td>
<td>4</td>
<td>094</td>
<td>094</td>
<td>094</td>
<td>094</td>
</tr>
<tr>
<td>36</td>
<td>5</td>
<td>095</td>
<td>095</td>
<td>095</td>
<td>095</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>KEY</th>
<th>CHAR</th>
<th>UNSHIFT</th>
<th>SHIFT</th>
<th>CONTROL</th>
<th>CONTROL &amp; SHIFT</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>EOM</td>
<td>061</td>
<td>061</td>
<td>061</td>
<td>061</td>
</tr>
<tr>
<td>38</td>
<td>DC3</td>
<td>023</td>
<td>023</td>
<td>023</td>
<td>023</td>
</tr>
<tr>
<td>39</td>
<td>LOCK</td>
<td>023</td>
<td>023</td>
<td>023</td>
<td>023</td>
</tr>
<tr>
<td>40</td>
<td>A</td>
<td>141</td>
<td>141</td>
<td>141</td>
<td>141</td>
</tr>
<tr>
<td>41</td>
<td>S</td>
<td>163</td>
<td>163</td>
<td>163</td>
<td>163</td>
</tr>
<tr>
<td>42</td>
<td>D</td>
<td>144</td>
<td>144</td>
<td>144</td>
<td>144</td>
</tr>
<tr>
<td>43</td>
<td>F</td>
<td>146</td>
<td>146</td>
<td>146</td>
<td>146</td>
</tr>
<tr>
<td>44</td>
<td>G</td>
<td>147</td>
<td>147</td>
<td>147</td>
<td>147</td>
</tr>
<tr>
<td>45</td>
<td>H</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>46</td>
<td>J</td>
<td>152</td>
<td>152</td>
<td>152</td>
<td>152</td>
</tr>
<tr>
<td>47</td>
<td>K</td>
<td>153</td>
<td>153</td>
<td>153</td>
<td>153</td>
</tr>
<tr>
<td>48</td>
<td>L</td>
<td>154</td>
<td>154</td>
<td>154</td>
<td>154</td>
</tr>
<tr>
<td>49</td>
<td>:</td>
<td>072</td>
<td>072</td>
<td>072</td>
<td>072</td>
</tr>
<tr>
<td>50</td>
<td>‘</td>
<td>047</td>
<td>047</td>
<td>047</td>
<td>047</td>
</tr>
<tr>
<td>51</td>
<td>&lt;</td>
<td>027</td>
<td>027</td>
<td>027</td>
<td>027</td>
</tr>
<tr>
<td>52</td>
<td>DC1</td>
<td>021</td>
<td>021</td>
<td>021</td>
<td>021</td>
</tr>
<tr>
<td>53</td>
<td>DC2</td>
<td>022</td>
<td>022</td>
<td>022</td>
<td>022</td>
</tr>
<tr>
<td>54</td>
<td>US 3</td>
<td>037</td>
<td>037</td>
<td>037</td>
<td>037</td>
</tr>
<tr>
<td>55</td>
<td>CONTROL</td>
<td>030</td>
<td>030</td>
<td>030</td>
<td>030</td>
</tr>
<tr>
<td>56</td>
<td>SHIFT</td>
<td>032</td>
<td>032</td>
<td>032</td>
<td>032</td>
</tr>
<tr>
<td>57</td>
<td>Z</td>
<td>172</td>
<td>172</td>
<td>172</td>
<td>172</td>
</tr>
<tr>
<td>58</td>
<td>X</td>
<td>170</td>
<td>170</td>
<td>170</td>
<td>170</td>
</tr>
<tr>
<td>59</td>
<td>C</td>
<td>143</td>
<td>143</td>
<td>143</td>
<td>143</td>
</tr>
<tr>
<td>60</td>
<td>V</td>
<td>166</td>
<td>166</td>
<td>166</td>
<td>166</td>
</tr>
<tr>
<td>61</td>
<td>B</td>
<td>142</td>
<td>142</td>
<td>142</td>
<td>142</td>
</tr>
<tr>
<td>62</td>
<td>N</td>
<td>156</td>
<td>156</td>
<td>156</td>
<td>156</td>
</tr>
<tr>
<td>63</td>
<td>M</td>
<td>155</td>
<td>155</td>
<td>155</td>
<td>155</td>
</tr>
<tr>
<td>64</td>
<td>&lt;</td>
<td>054</td>
<td>054</td>
<td>054</td>
<td>054</td>
</tr>
<tr>
<td>65</td>
<td>&gt;</td>
<td>056</td>
<td>056</td>
<td>056</td>
<td>056</td>
</tr>
<tr>
<td>66</td>
<td>/</td>
<td>057</td>
<td>057</td>
<td>057</td>
<td>057</td>
</tr>
<tr>
<td>67</td>
<td>SHIFT</td>
<td>013</td>
<td>013</td>
<td>013</td>
<td>013</td>
</tr>
<tr>
<td>68</td>
<td>^</td>
<td>015</td>
<td>015</td>
<td>015</td>
<td>015</td>
</tr>
<tr>
<td>69</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>70</td>
<td>ETX</td>
<td>003</td>
<td>003</td>
<td>003</td>
<td>003</td>
</tr>
<tr>
<td>71</td>
<td>DEL</td>
<td>177</td>
<td>177</td>
<td>177</td>
<td>177</td>
</tr>
<tr>
<td>72</td>
<td>SPACE BAR</td>
<td>040</td>
<td>040</td>
<td>040</td>
<td>040</td>
</tr>
</tbody>
</table>

### Figure 9-2 8532-2 Keyboard Layout

![8532-2 Keyboard Layout](image-url)
The 8515 unit is intended for LSI-11 bus expansion in an 8510/a system. This unit contains an LSI-11 bus compatible backplane; an 8 in. floppy diskette drive; and power supplies for the backplane and diskette drive. Connections between the 8515 unit and the remainder of an 8510/a system are made by means of External Interface Boards (EIBs) and cables at the rear of the units.

The 8515 backplane accepts TERAK, or other LSI-11 bus compatible modules. As shown in Figure 4-1, one dual-height location of the 8515 backplane is used for bus extension; the other seven are available to the user. See Section 4 for a description of 8510/a system expansion.

Power to the 8515 unit is controlled by an ac power on/off switch on the unit front panel; this switch must be on to apply power to the backplane and diskette drive circuits. The ac power switch is dual functioning; it can be used to re-boot the operation system by momentarily depressing its upper half.

The diskette drives in the 8510, 8515 and 8512 units are all functionally equivalent.
APPENDIX A.
DISKETTE HANDLING/STORAGE
CONSIDERATIONS

The diskettes used with the 8510/a system should be kept in their protective envelopes whenever they are not inserted in a drive unit. Figure A-1 depicts the correct orientation for inserting a diskette into a drive. Figure A-2 describes diskette handling and storage information.

Figure A-1 Diskette Loading
No pencils or clips.
It is preferable that imprinting on the label be done prior to affixing the label to the diskette. Writing instruments which are erasable or which flake (such as lead or grease pencils) should not be used on diskette labels.
Paper clips should not be applied to diskette edges.

Do not touch the diskette surface that is exposed in the diskette jacket.
Do not clean.

Return diskette to envelope whenever it is removed.
The disk should be protected from liquids, dust and metallic substances at all times.

Keep diskette away from magnetic fields and from ferromagnetic materials which might be magnetized. Any disk exposed to a magnetic field may lose information.

Storage:
Storage environment
Temperature: 50 - 120° F (10.0 - 48.9° C)
Relative Humidity: 8 - 80%
Maximum Wet Bulb: 85° F (29.4° C)
Long Term Storage
When diskettes do not need to be available for immediate use, they should be stored in their original shipping cartons within the above environment.

Figure A-2 Diskette Handling/Storage Considerations
APPENDIX B. SUGGESTED MAINTENANCE

The filters on the rear of the 8510, 8512 and 8515 units should be cleaned periodically. Generally, it is good practice to clean the filters at least every 30 days.

Turn the ac power off, then remove the filter media by rotating the nylon retaining ring clockwise; this ring is mounted on the fan housing at the rear of the units. Do not remove the 4 screws holding the fan housing in place on the unit.

Vacuum the filter media, then re-install it in the fan housing.

With the ac power off, clean the faceplate of the display monitor with a soft cloth that has been wetted with a glass cleaning solution such as Windex, etc.

The diskette drive head should be cleaned at least every six months. Isopropyl alcohol (91% minimum strength) should be used to remove the oxide build-up on the drive head.

Disconnect the ac power and remove the 8510 cover (and 8512/15 covers, if applicable). Remove the 8510 (8515) module retainer bracket(s), (see Figure 5-1), and all the modules in the backplane(s). (There are no modules to remove from the 8512 unit.)

\textbf{CAUTION}

If a double-sided (two-headed) disk drive is installed, the read/write heads should not be cleaned or touched. No maintenance is required.

The disk drive head is accessible from the top of the disk drive unit. Lift the head pressure pad (head load button) arm out of the way to expose the drive head. Clean the head surface with the alcohol solution; let the surface air-dry before releasing the pressure pad arm. Use a clean cotton ball or swab; don't use “Q-tip” type swabs because they contain an adhesive that might dissolve in the alcohol and contaminate the head.

Inspect the pressure pad. If it is compacted or worn, with a hard, shiny surface, it should be replaced. A Shugart pressure pad is removed by pinching its bifurcated retaining snaps with a pair of needle-nose pliers and pushing the pad out of the hole in the end of the pressure arm.

The unit interior should be inspected at this time for dust and/or debris. Use a small vacuum to clean the unit.

Inspect the disk drive worm gear shaft; a Shugart drive gear must be free of grease and oil.

Before the modules are re-seated in the backplane(s), inspect their edge connectors. Clean off any grease with a degreasing solution (such as alcohol). Remove tarnish with a burnishing tool; do not attempt to clean the contacts with a pencil eraser or any abrasive device, the gold plating will be damaged. Re-seat the modules, replace the cover(s) and re-connect the ac power.
APPENDIX C. PROCESSOR REFERENCE GUIDE

C1. GENERAL DESCRIPTION

The 8510 contains an LSI-11 Processor module with a DEC KEV 11 Extended Arithmetic Chip installed. This module contains a processor chip set, clock and bus control circuits.

The module is built around a set of four n-channel MOS LSI chips (data chip, control chip plus two ROMs) that comprise a microprogrammed processor. The microcoded ROMs (microms) contain the code to emulate the basic PDP-11/40 instruction set plus debug routines that function as a console (control panel) emulator. A third microm socket contains the KEV 11 chip that extends the instruction set with fixed and floating point (FIS/EIS) arithmetic instructions.

The LSI-11 Processor Features:

- Word (16-bit) or Byte (8-bit) Processing
- Stack Processing
- Direct Addressing of 32 K-words (64 K-bytes)
- Direct Memory Access (DMA)
- Single and Double Operand Instructions
- Priority-Structured I/O System
- Vectored Interrupts
- Eight General-Purpose (16-bit) Registers
- Power-Fail and Auto Restart Function
- Asynchronous Operation
- Fixed Point (16-bit) and Floating Point (32-bit)
- Arithmetic

Address and data transfers between the processor chip set and the remainder of the 8510/a system are via 16 data/address lines. These lines, plus control and timing signal lines, comprise the 8510/a Bus (which is identical to the DEC Q-Bus).

All modules connected to this bus structure receive the same interface signals. Bus control and data lines are open-collector lines which are asserted when low. All data and most control lines are bidirectional. All transactions on the bus are asynchronous. The processor uses the following bus signals: 16 multiplexed data/address lines, 6 data transfer control lines, 6 system control lines, and 5 interrupt and direct memory access (DMA) control lines.

Interrupt and DMA are implemented with two daisy-chained grant signals which provide a priority-structured I/O system. The highest priority device is the module electrically located closest to the microcomputer module. A device passes grant signals to lower priority devices only when it is not requesting service.

The 8510/a bus provides a vectored interrupt interface for any device. Device polling is not required in processing interrupt requests. When an interrupting device receives a grant, the device passes to the processor an interrupt vector which points to a new processor status word and the starting address of an interrupt service routine for the device.

The 8510/a backplane contains all Q-Bus wiring plus power distribution wiring to all device locations.

Both 16-bit address and 8-bit bytes or 16-bit data words are multiplexed over 16 data/address lines. During a programmed data transfer, the processor will assert an address on the bus for a fixed time. After the address time has been completed, the processor initiates the programmed input or output data transfer. The actual data transfer is asynchronous and requires a reply from the addressed device; bus synchronization and control signals provide this function.

With bidirectional and asynchronous communications on the LSI-11 bus, devices can send, receive, and exchange data at their own rates. The bidirectional nature of the bus allows utilization of common bus interfaces for different devices and simplifies the interface design.

Communication between two devices on the bus is in the form of a master-slave relationship. At any point in time, there is, at most one device that has control of the bus. This controlling device is termed the "bus master." The master device controls the bus when communicating with another device on the bus, termed the "slave." A typical example of this relationship is the processor, as master, fetching an instruction from memory (which is always a slave). Another example is a DMA device interface, as master, transferring data to memory, as a slave. Bus master control is dynamic. The bus arbitrator is in the processor module; it may pass bus control to a DMA device. The DMA device, as bus master, could then communicate with memory (always a slave) without processor intervention.

Since the bus is used by the processor and all I/O devices, a hardware priority structure must determine which device becomes bus master when more than one device requests control of the bus. Every device on the bus which is capable of becoming bus master is assigned a priority according to its electrical position on the bus. The device closest to the processor has the highest priority.

Data transfers on the bus are asynchronous so that communication is independent of the physical bus length and the response time of the slave device. The asynchronous operation between bus master and slave devices precludes the need for synchronizing bus transactions with clock signals. Thus, each device is allowed to operate at the maximum speed.
C2. SYSTEM MICROCOMPUTER

The microcomputer (processor) of the 8510/a controls the time allocation for bus communication and performs arithmetic and logic operations and instruction decoding. It contains multiple highspeed, general-purpose registers which can be used as accumulators, address pointers, index registers, and for other specialized functions. The processor does both single and double operand addressing and handles both 16-bit word and 8-bit byte data. The bus permits DMA data transfers directly between I/O devices and memory without disturbing the processor registers.

The microcomputer architecture provides eight 16-bit general-purpose registers that can perform a variety of functions. These registers can serve as accumulators, index registers, autoincrement registers, autodecrement registers, or as stack pointers for temporary storage of data. Arithmetic operations can be from one general register to another, from one memory location or between memory locations or a device register to another, or between memory locations or a device register and a general register. The eight 16-bit general registers (R0 through R7) are identified in Figure C-1.

![Figure C-1 General Register Identification](0016-000)

Registers R6 and R7 in the microcomputer are dedicated. R6 serves as the Stack pointer (SP) and contains the location (address) of the last entry in the stack. Register R7 serves as the processor Program Counter (PC) and contains the address of the next instruction to be executed. Both are normally used for addressing purposes only and not as an accumulator. Register operations are internal to the processor and do not require bus cycles (except for instruction fetch); all memory and peripheral device data transfers do require bus cycles and longer execution time. Thus, general registers used for processor operations result in faster execution times.

The bus cycle required for memory and device references are described below. The bus cycles (with respect to the processor) are:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Function</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATI</td>
<td>Data word transfer input</td>
<td>Equivalent to Read Operation</td>
</tr>
<tr>
<td>DATIO</td>
<td>Data word transfer input followed by word transfer output</td>
<td>Equivalent to Read-Modify-Write</td>
</tr>
<tr>
<td>DATIOB</td>
<td>Data word transfer input followed by byte transfer output</td>
<td>Equivalent to Read-Modify-Write</td>
</tr>
<tr>
<td>DATO</td>
<td>Data word transfer output</td>
<td>Equivalent to Write Operation</td>
</tr>
<tr>
<td>DATOB</td>
<td>Data byte transfer output</td>
<td>Equivalent to Write Operation</td>
</tr>
</tbody>
</table>

Every processor instruction requires one or more bus cycles. The DATI bus cycle fetches an instruction from the location addressed by the Program Counter (R7). If no further operands are referenced in memory or in an I/O device, no additional bus cycles are required for instruction execution. If memory or a device is referenced, one or more additional bus cycles are required.

Note this distinction between interrupts and DMA operations: interrupts, which may change the state of the processor, can occur only between processor instructions; DMA operations can occur between individual bus cycles since these operations do not change the state of the processor.

The maximum direct address space of the processor is 32K 16-bit words. The 8510/a memory locations and peripheral device registers are addressed in the same manner. The upper 4096 addresses (28K-32K) are reserved, by convention, for peripheral device addressing. For instance, TERAK uses the space from 28K through 30K for character display & generation. The use of this address space is described in the other Appendices for the 8510 modules.

Certain memory locations have been reserved, by convention, for interrupt and trap handling. Addresses from 0 to 376 octal are reserved for trap and device interrupt vector locations. Several of these are reserved for system (processor initiated) traps.

A data word is divided into a high byte and a low byte as shown in Figure C-2. Word addresses are always even numbered. Byte addresses can be either even or odd.

![Figure C-2 High and Low Byte](0017-000)
C2.1 Processor Status Word

The Processor Status Word (PS) contains information on the current processor status. This information includes the current processor priority, the condition codes describing the arithmetic or logic results of the last instruction, and an indicator for detecting the execution of an instruction to be trapped during program debugging. The PS word format is shown in Figure C-4. Certain instructions allow programmed manipulation of condition code bits and loading or storing the PS.

C2.1.1 Interrupt Priority Bit

The processor operates with interrupt priority PS bit 7 asserted (1) or cleared (0). When PS bit 7 = 1, an external device cannot interrupt the processor. The processor must be operating with PS bit 7 = 0 for any device request to be serviced by the processor. The processor services interrupts at one priority level. PS bits 6 & 5 may be loaded or stored, but have no effect upon recognition of device interrupt requests.

C2.1.2 Condition Codes

The condition codes contain information on the result of the last CPU operation. The bits are interpreted as follows, (the bits are set after execution of arithmetic or logical, single operand or double operand instructions):

- **Z = 1**, if the result was zero
- **N = 1**, if the result was negative
- **C = 1**, if the operation resulted in a carry from the MSB (most significant bit) or a 1 was shifted from the MSB or LSB (least significant bit)
- **V = 1**, if the operation resulted in an arithmetic overflow

C2.1.3 Trap (T) Bit

The processor can only set the trap bit (T) by an RTT or RTI instruction, with a corresponding bit set or cleared in the stack. When the T bit is set, a processor trap will occur through vector location 14 at completion of the current (in the case of an RTI) or next (in the case of an RTT) instruction execution, and the T bit will be cleared. The T bit causes the same sequence as execution of a BPT instruction. This T bit is especially useful in debugging programs, since it allows programs to be single-instruction stepped under control of another program.

C2.2 Addressing Modes

Data stored in memory must be accessed and manipulated. Data handling is specified by a processor instruction (MOV, ADD, etc.), which usually indicates:

- The function (operation code).

  A general-purpose register is to be used when locating the source operand and/or a general-purpose register to be used when locating the destination operand.

  An addressing mode (to specify how the selected register(s) is/are to be used).

A large portion of the data handled by a computer is usually structured (in character strings, arrays, lists, etc.). The processor addressing modes provide for efficient and flexible handling of structured data.

The general registers may be used with an instruction in any of the following ways:

- As accumulators. The data to be manipulated resides within the register.
- As pointers. The contents of the register is the address of the operand, rather than the operand itself.
As pointers which automatically step through memory locations. Automatically stepping forward through consecutive locations is known as autoincrement addressing; automatically stepping backwards is known as autodecrement addressing. These modes are particularly useful for processing tabular or array data.

As index registers. In this instance, the contents of the register and the word following the instruction are summed to produce the address of the operand. This allows easy access to variable entries in a list.

An important processor feature, which should be considered in conjunction with the addressing modes, is the register arrangement:

- Six general-purpose registers (R0-R5)
- A hardware Stack Pointer (SP) register (R6)
- A Program Counter (PC) register (R7)

Registers R0 through R5 are not dedicated to any specific function; their use is determined by the instruction that is decoded:

- They can be used for operand storage. For example, contents of two registers can be added and stored in another register.
- They can contain the address of an operand or serve as pointers to the address of an operand.
- They can be used for the autoincrement or autodecrement features.
- They can be used as index registers for convenient data and program access.

The processor also has instruction addressing mode combinations that facilitate temporary data storage structures. This can be used for convenient handling of data that must be accessed frequently. This is known as stack manipulation. The register used to keep track of stack manipulation is known as the stack pointer (SP). Any register can be used as a "stack pointer" under program control; however, certain instructions associated with subroutine linkage and interrupt service automatically use Register R6 as a "hardware stack pointer". For this reason R6 is frequently referred to as the "SP".

The stack pointer (SP) keeps track of the latest entry on the stack.

The stack pointer moves down as items are added to the stack and moves up as items are removed. Therefore, it always points to the top of the stack.

The hardware stack is used during trap or interrupt handling to store information allowing the processor to return to the main program.

Register R7 is used by the processor as its program counter (PC). It is recommended that R7 not be used as a stack pointer or program accumulator. Whenever an instruction is fetched from memory, the program counter is automatically incremented by two to point to the next instruction word.

C2.2.1 Single Operand Instructions

The instruction format for all single operand instructions (such as clear, increment, test) is:

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

OP CODE

DESTINATION ADDRESS

Bits 15 through 6 specify the operation code that defines the type of instruction to be executed.

Bits 5 through 0 form a six-bit field called the destination address field. This consists of two subfields:

a) Bits 0 through 2 specify which of the eight general-purpose registers is to be referenced by this instruction word.

b) Bits 3 through 5 specify how the selected register will be used (address mode). Bit 3 is set to indicate deferred (indirect) addressing.

C2.2.2 Double Operand Instructions

Operations which imply two operands (such as add, subtract, move, and compare) are handled by instructions that specify two addresses. The first operand is called the source operand, the second the destination operand. Bit assignments in the source and destination address fields may specify different modes and different registers. The instruction format for most double operand instructions is:

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

OP CODE

DESTINATION ADDRESS

SOURCE ADDRESS

The source address field is used to select the source operand, the first operand. The destination is used similarly, and locates the second operand and the result. For example, the instruction ADD A, B adds the
contents (source operand) of location A to the contents (destination operand) of location B. After execution B will contain the result of the addition and the contents of A will be unchanged.

C2.2.3 Notes On Addressing

Examples in this section use the following sample instructions. A complete listing of the processor instructions is located in section C2.3.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Octal Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLR</td>
<td>Clear (zero the specified destination)</td>
<td>0050DD</td>
</tr>
<tr>
<td>CLRB</td>
<td>Clear byte (zero the byte in the specified destination)</td>
<td>1050DD</td>
</tr>
<tr>
<td>INC</td>
<td>Increment (add 1 to contents of destination)</td>
<td>0552DD</td>
</tr>
<tr>
<td>INCB</td>
<td>Increment byte (add 1 to the contents of destination byte)</td>
<td>1052DD</td>
</tr>
<tr>
<td>COM</td>
<td>Complement (replace the contents of the destination by their logical complement; each 0 bit is set and each 1 bit is cleared).</td>
<td>0051DD</td>
</tr>
<tr>
<td>COMB</td>
<td>Complement byte (replace the contents of the destination byte by their logical complement; each 0 bit is set and each 1 bit is cleared).</td>
<td>1051DD</td>
</tr>
<tr>
<td>ADD</td>
<td>Add (add source operand to destination operand and store the result at destination address)</td>
<td>06SSDD</td>
</tr>
</tbody>
</table>

DD = destination field (6 bits)
SS = source field (6 bits)
( ) = contents of

Addressing mode refers to the mechanism selected by the mode field of an address to obtain the address of a data item. Note that for most instructions, either source or destination addresses may use any of the eight addressing modes. The eight addressing modes are grouped as:

Direct Addressing: The operand is the content of the selected register.
Deferred (Indirect) Addressing: The contents of the selected register is the address of the operand.

In the following sections, instructions and addressing modes are represented symbolically using the syntax of standard assembler programs. Using symbolic representation and assemblers frees the programmer from concern over the location of specific bits in instructions.

C2.2.4 Direct Addressing

The following table summarizes the four basic modes used with direct addressing.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Name</th>
<th>Assembler Syntax</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Rn</td>
<td>Register contains operand</td>
<td></td>
</tr>
</tbody>
</table>

2 Autoincrement (Rn)+ Register is used as a pointer to sequential data then incremented

4 Autodecrement -(Rn) Register is decremented and then used as a pointer.

6 Index X(Rn) Value X is added to (Rn) to produce address of operand. Neither X nor (Rn) are modified.

C2.2.4.1 Register Mode (Mode 0)

OPR Rn

With register mode, any of the general registers may be used as simple accumulators and the operand is contained in the selected register. Since they are hardware registers, within the processor, the general registers operate at high-speeds and provide speed advantages when used for operating on frequently-accessed variables.

Registers are typically referred to by name as R0, R1, R2, R3, R4, R5, R6 and R7. However R6 and R7 are also referred to as SP and PC, respectively.
Register Mode Examples
(all numbers in octal)

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. INC R3</td>
<td>005203</td>
<td>Increment</td>
</tr>
<tr>
<td>Operation:</td>
<td>Add one to the contents of general register 3.</td>
<td></td>
</tr>
</tbody>
</table>

OP. CODE (INC (0052))
DESTINATION FIELD

2. ADD R2, R4 060204 Add
Operation: Add the contents of R2 to the contents of R4.

BEFORE
R2 000002
R4 000004

AFTER
R2 000002
R4 000006

3. COMB R4 105104 Complement Byte
Operation: One's complement bits 0-7 (byte) in R4. (When general registers are used, byte instructions only operate on bits 0-7; i.e., byte 0 of the register.)

BEFORE
R4 022222

AFTER
R4 022155

Autoincrement Mode Examples

Symbolic     Octal Code     Instruction Name
1. CLR (R5)+ 005025     Clear +
Operation: Use contents of R5 as the address of the operand. Clear selected operand and then increment the contents of R5 by two.

BEFORE
ADDRESS SPACE  REGISTER
20000 005025 R5 030000

30000 111 116 AFTER
ADDRESS SPACE  REGISTER
20000 005025 R5 030002

30000 000000

2. CLR (R5)+ 105025 Clear Byte
Operation: Use contents of R5 as the address of the operand. Clear selected byte operand and then increment the contents of R5 by one.

BEFORE
ADDRESS SPACE  REGISTER
20000 105025 R5 030000

30000 111 116 AFTER
ADDRESS SPACE  REGISTER
20000 105025 R5 030001

30000 111 000

3. ADD (R2)+, R4 062204 Add
Operation: The contents of R2 are used as the address of the operand which is added to the contents of R4. R2 is then incremented by two.

BEFORE
ADDRESS SPACE
10000 062204 R2 100002
R4 010000

10002 010000

AFTER
ADDRESS SPACE  REGISTER
10000 062204 R2 100004
R4 020000

C2.2.4.2 Autoincrement Mode (Mode 2)

OPR (Rn)+
This mode provides for automatic stepping of a pointer through sequential elements of a table of operands. It assumes the contents of the selected general register to be the address of the operand. Contents of registers are stepped (by one for bytes, by two for words, always by two for R6 and R7) to address the next sequential location. The autoincrement mode is especially useful for array processing and stack processing. It will access an element of a table and then step the pointer to address the next operand in the table. Although most useful for table handling, this mode is completely general and may be used for a variety of purposes.
C.2.2.4.3 Autodecrement Mode (Mode 4)

OPR -(Rn)

This mode is useful for processing data in a list in reverse direction. The contents of the selected general register are decremented (by two for word instructions, by one for byte instructions) and then used as the address of the operand. The choice of postincrement, prededecrement features for the LSI-11 were not arbitrary decisions, but were intended to facilitate hardware/software stack operations.

**Autodecrement Mode Examples**

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. INC -(R0)</td>
<td>005240</td>
<td>Increment</td>
</tr>
</tbody>
</table>

**Operation:** The contents of R0 are decremented by two and used as the address of the operand. The operand is incremented by one.

**BEFORE ADDRESS SPACE**

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>005240</td>
</tr>
<tr>
<td>17774</td>
<td>000000</td>
</tr>
</tbody>
</table>

**AFTER ADDRESS SPACE**

- **REGISTERS**
  - R0: 017776

- **BEFORE ADDRESS SPACE**
  - R0: 005240

**C.2.2.4.4 Index Mode (Mode 6)**

OPR X (Rn)

The contents of the selected general register, and an index word following the instruction word, are summed to form the address of the operand. The contents of the selected register may be used as a base for calculating a series of addresses, thus allowing random access to elements of data structures. The selected register can then be modified by program to access data in the table. Index addressing instructions are of the form OPR X(Rn) where X is the indexed word and is located in the memory location following the instruction word and Rn is the selected general register.

**Index Mode Examples**

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. CLR 200(R4)</td>
<td>005064</td>
<td>Clear</td>
</tr>
</tbody>
</table>

000200

(Continued on next page)
Operation: The address of the operand is determined by adding 200 to the contents of R4. The operand location is then cleared.

BEFORE ADDRESS SPACE
1020 005064
1022 000200
1024
1200 177777
1202

REGISTER
R4 001000

1000 +200

AFTER ADDRESS SPACE
1020 005064
1022 000200
1024
1200 000000

Symbolic | Octal Code | Instruction Name
---|---|---
2. COMB 200(R1) | 105161 | Complement Byte 000200

Operation: The contents of a location which is determined by adding 200 to the contents of R1 are one’s complemented (i.e., logically complemented).

BEFORE ADDRESS SPACE
1020 105161
1022 000200

REGISTER
R1 017777

017777 +200

20176 011 000
20200

AFTER ADDRESS SPACE
1020 105161
1022 000200

REGISTER
R1 017777

20176 166 000
20200

Symbolic | Octal Code | Instruction Name
---|---|---
3. ADD 30(R2),20(R5) 066265 | 000030 000020 | Add

Operation: The contents of a location which is determined by adding 30 to the contents of R2 are added to the contents of a location which is determined by adding 20 to the contents of R5. The result is stored at the destination address, i.e., 20(R5).

BEFORE ADDRESS SPACE
1020 066265
1022 000030
1024 000020

REGISTER
R2 001100
R5 002000

1130 00001 2000 +30

1130 2000 +20

2020 000002

C2.2.5 Deferred (Indirect) Addressing

The four basic modes may also be used with deferred addressing. Whereas in the register mode the operand is the contents of the selected register, in the register deferred mode the contents of the selected register is the address of the operand.

In the three other deferred modes, the contents of the register select the address of the operand rather than the operand itself. These modes are therefore used when a table consists of addresses rather than operands. Assembler syntax for indicating deferred addressing is "@r" (or "( )" when this is not ambiguous). The following table summarizes the deferred versions of the basic modes:

<table>
<thead>
<tr>
<th>Mode</th>
<th>Name</th>
<th>Assembler Syntax</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Register Deferred</td>
<td>@Rn or (Rn)</td>
<td>Register contains the address of the operand.</td>
</tr>
</tbody>
</table>

INSTRUCTION  ADDRESS  OPERAND
3 Autoincrement @Rn+ Deferred

Register is first used as a pointer to a word containing the address of the operand, then incremented (always by 2; even for byte instructions).

5 Autodecrement -(Rn) Deferred

Register is decremented (always by two; even for byte instructions) and then used as a pointer to a word containing the address of the operand.

7 Index Deferred @X(Rn)

Value X (stored in a word following the instruction) and (Rn) are added and the sum is used as a pointer to a word containing the address of the operand. Neither X nor (Rn) are modified.

The following examples illustrate the deferred modes.

Register Deferred Mode Example (Mode 1)

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLR @ R5</td>
<td>005015</td>
<td>Clear</td>
</tr>
</tbody>
</table>

Operation: The contents of location specified in R5 cleared.

BEFORE
ADDRESS SPACE  REGISTER
1677
1700 000100

AFTER
ADDRESS SPACE  REGISTER
1677
1700 001700

Autoincrement Deferred Mode Example (Mode 3)

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>INC@R2+</td>
<td>005232</td>
<td>Increment</td>
</tr>
</tbody>
</table>

Operation: The contents of R2 are used as the address of the address of the operand. Operand is increased by one. Contents of R2 are incremented by 2.

BEFORE
ADDRESS SPACE  REGISTER
1010 000025
1012
10300 001010

AFTER
ADDRESS SPACE  REGISTER
1010 000026
1012
10300 001010
C2.2.6 Use Of The PC As A General Register

Although Register 7 is a general purpose register, it doubles in function as the Program Counter for the processor. Whenever the processor uses the program counter to acquire a word from memory, the program counter is automatically incremented by two to contain the address of the next word of the instruction being executed or the address of the next instruction to be executed. (When the program uses the PC to locate byte data, the PC is still incremented by two.)

The PC responds to all the standard LSI-11 addressing modes. However, there are four of these modes with which the PC can provide advantages for handling position independent code and unstructured data. When utilizing the PC these modes are termed immediate, absolute (or immediate deferred), relative and relative deferred, and are summarized below:

<table>
<thead>
<tr>
<th>Mode</th>
<th>Name</th>
<th>Assembler Syntax</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Immediate</td>
<td>@n</td>
<td>Operand follows instruction.</td>
</tr>
<tr>
<td>3</td>
<td>Absolute</td>
<td>@#A</td>
<td>Absolute Address of operand follows instruction.</td>
</tr>
<tr>
<td>6</td>
<td>Relative</td>
<td>A</td>
<td>Relative Address (index value) follows the instruction.</td>
</tr>
<tr>
<td>7</td>
<td>Relative</td>
<td>@A</td>
<td>Index value (stored in the word following the instruction) is the relative address for the address of the operand.</td>
</tr>
</tbody>
</table>

When a standard program is available for different users, it often is helpful to be able to load it into different areas of memory and run it there. The relocation of a program can be accomplished very efficiently through the use of Position Independent Code (PIC) which is written by using the PC addressing modes. If an instruction and its operands are moved in such a way that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Immediate, Relative and Relative-deferred modes support this type of PIC. If an operand resides at a constant address in memory (e.g. I/O device registers or vectors) then a PIC reference to the operand would use absolute addressing.

The PC also greatly facilitates the handling of unstructured data. This is particularly true of the immediate and relative modes.

The PC may also be used as a general register as the destination of an instruction. This is useful to effect an execution of an instruction at a calculated address. For example:

```
ADD R5, PC
```

would cause the next instruction to be fetched according to the contents of R5.
C2.2.6.1 Immediate Mode

OPERAND #n/DD

Immediate mode is equivalent to using the auto-increment mode with the PC. It provides time improvements for accessing constant operands by including the constant in the memory location immediately following the instruction word.

**Immediate Mode Example:**

<table>
<thead>
<tr>
<th>Symbolic</th>
<th>Octal Code</th>
<th>Instruction Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD#19,R0</td>
<td>062700</td>
<td>Add</td>
</tr>
<tr>
<td></td>
<td>000010</td>
<td></td>
</tr>
</tbody>
</table>

**Operation:** The value 10 is located in the second word of the instruction and is added to the contents of R0. Just before this instruction is fetched and executed, the PC points to the first word of the instruction. The processor fetches the first word and increments the PC by two. The source operand mode is 27 (autoincrement the PC). Thus, the PC is used as a pointer to fetch the operand (the second word of the instruction) before being incremented by two to point to the next instruction.

```plaintext
BEFORE ADDRESS SPACE  REGISTER
1020  062700          R0  000020
1022  000010          PC
1024

AFTER ADDRESS SPACE  REGISTER
1020  062700          R0  000030
1022  000010          PC
1024
```

C2.2.6.2 Absolute Addressing

OPERAND @#A

This mode is the equivalent of immediate deferred or autoincrement deferred using the PC. The contents of the location following the instruction are taken as the address of the operand. Immediate data is interpreted as an absolute address (i.e., an address that remains constant no matter where in memory the assembled instruction is executed).

**Absolute Mode Examples:**

C2.2.6.3 Relative Addressing

OPERAND A or OPERAND X (PC)

where X is the location of A relative to the instruction. This mode is assembled as index mode using R7. The base of the address calculation, which is stored in the second or third word of the instruction, is not the address of the operand, but the number which, when added to the (PC), becomes the address of the operand. This mode is useful for writing position independent code since the location referenced is always fixed relative to the PC. When instructions are to be relocated, the operand is moved by the same amount.
C2.2.7 Use Of Stack Pointer As General Register

The processor stack pointer (SP, Register 6) is in most cases the general register used for the stack operations related to program nesting. Autodecrement with Register 6 “pushes” data onto the stack and autoincrement with Register 6 “pops” data off the stack. Index mode with SP permits random access of items on the stack. Since the SP is used by the processor for interrupt handling, it has a special attribute: autoincrements and autodecrements are always done in steps of two. Byte operations using the SP in this way leave odd addresses unmodified.

When running in a typical environment, a program is usually not concerned with the actual address contained in SP; it is assumed to point to valid memory. If interrupts are active, SP is used asynchronously to store and retrieve the state of the processor. Thus, a program should not use memory below SP unless it has been pushed. Here, SP can be used as a general register to allocate memory on the stack:

```
ADD #6, SP
```

would be equivalent to:
```
CLR (SP)
CLR (SP)
CLR (SP)
```

except that the contents of the memory is undefined in the first case.

C2.2.8 Summary Of Addressing Modes

C2.2.8.1 General Register Addressing

R is a general register, 0 to 7
(R) is the contents of that register

**Mode 0 Register** OPR R  R contains operand

```
INSTRUCTION  OPERAND
```

**Mode 1 Register deferred** OPR (R)  R contains address

```
INSTRUCTION  ADDRESS  OPERAND
```

**Mode 2 Autoincrement** OPR (R)+  R contains address, then increment (R)

```
INSTRUCTION  ADDRESS  OPERAND
```

+2 FOR WORD
+1 FOR BYTE
C2.2.8.2 Program Counter Addressing

Register = 7

Mode 2 Immediate  OPR #n
Operand n follows instruction

Mode 3 Absolute  OPR @#A
Address A follows instruction

Mode 4 Autodecrement  OPR -(R)
Decrement (R), then R contains address

Mode 5 Autodecrement deferred  OPR -(R)
Decrement (R) by 2, then R contains address of address

Mode 6 Relative  OPR A
PC +4 + X is address (updated PC)

Mode 7 Relative deferred  OPR @A
PC + 4 + X is address of address (updated PC)

Mode 6 Index  OPR X(R)  (R) + X is address

Mode 7 Index deferred  OPR @X(R)
(R) + X is address of address

C2.3 DATA STRUCTURES

The processor instruction set places conventions upon the representation of data. These hardware supported data structures are grouped as logical, integer and floating point. From these structures, a program may build more complex structures such as sets, multiple precision integers, arrays and records.
C2.3.1 Logical Data

Certain instructions manipulate the data in their operands as bits. For these, instructions, bytes, or words are used as sets of 8 or sets of 16 bits, with each bit independent of its neighbors. Bits are usually numbered 0 through 7 for the low to high order bits of a byte, and 0 through 15 for the low to high order bits of a word. See Figure C-2. For example:

BIC #100, R2

Will clear (set to zero) bit number 6 in R2.

Logical arithmetic is supported by these instructions: BIC(B), BIS(B), BIT(B), ROR(B), ROL(B), XOR, COM(B), BEQ, BNE.

C2.3.2 Integer Data

Integers are stored in bytes or words and are interpreted as being signed or unsigned.

C2.3.2.1 Signed Integer Data

When signed numbers are represented, two's complement notation is used. This allows the most significant bit (bit 7 for bytes, bit 15 for words) to be interpreted as the sign of the number. Operand formats are:

```
   15 14
S  NUMBER
   0
16 BIT SINGLE WORD

   7
S  NUMBER
   0
8 BIT SINGLE BYTE
```

Where: S is the sign bit, S = 0 for positive quantities; S = 1 for negative quantities; number is in 2's complement notation.

The range of values which may be represented by signed integer words are:

(Greater) positive 077777 (32767 decimal)
077776

(Greater) positive 000001

zero 000000
177777 (-1 decimal)
177776

(Lesser) negative 100001
100000 (-32768 decimal)

The range of values which may be represented by signed integer bytes are:

(Greater) positive 177 (127 decimal)

zero 001
377 (-1 decimal)
376

(Lesser) negative 201
200 (-128 decimal)

Signed integer arithmetic is supported by these instructions:

<table>
<thead>
<tr>
<th>CLR(B)</th>
<th>INC(B)</th>
<th>DEC(B)</th>
<th>NEG(B)</th>
<th>TST(B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROR(B)</td>
<td>ROL(B)</td>
<td>ASR(B)</td>
<td>ASL(B)</td>
<td>SXT</td>
</tr>
<tr>
<td>CMP(B)</td>
<td>ADD</td>
<td>SUB</td>
<td>MUL</td>
<td>DIV</td>
</tr>
<tr>
<td>ASH</td>
<td>BNE</td>
<td>BEQ</td>
<td>BPL</td>
<td>BMI</td>
</tr>
<tr>
<td>BVC</td>
<td>BVN</td>
<td>BCC</td>
<td>BCS</td>
<td>BGE</td>
</tr>
<tr>
<td>BLT</td>
<td>BGT</td>
<td>BLE</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

and by the automatic sign extension of bytes to words performed by MOVDB when the destination operand is a register.

C2.3.2.2 Unsigned Integer Data

When unsigned integers are represented, the data is considered to be positive. This representation is useful for counting, and for arithmetic involving memory addresses. The MSB of the data is interpreted as the MSB of a positive number. The range of values which may be represented by unsigned integer words are:

(Higher) positive 177777 (65,535 decimal)
177776
100001
100000 (32,768 decimal)
077777 (32,768 decimal)

(Lower) zero 000001
000000
The range of values which may be represented by unsigned integer bytes are:

377 (255 decimal)
376
(Higher) positive

201
200 (128 decimal)
177 (127 decimal)

001
(Lower) zero 000

Unsigned integer arithmetic is supported by these instructions:

CLR(B) INC(B) DEC(B)
ROR(B) ROL(B) ASR(B) ASL(B)
CMP(B) ADD SUB ASH
BNE BEQ BCC BCS
BHI BLOS BHIS BLO

Unsigned integers may be operated upon as signed integers, provided that data is precluded from exceeding the signed positive range.

C2.3.2.3 Multiple Precision Integer Data

Integer data may be represented by multiple words or bytes to support extended number ranges. Arithmetic on these operands typically requires multiple processor instructions per operation. The double precision operand format is:

\[
\begin{array}{cccc}
31 & 30 & \cdots & 0 \\
\text{S} & \text{HIGH NUMBER PART} & \text{LOW NUMBER PART} & 0 \\
\end{array}
\]

For example two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown below:

\[
\begin{array}{c}
\text{OPERAND} \\
A1 & A0 \\
31 & 16 & 15 & 0 \\
\text{OPERAND} \\
B1 & B0 \\
31 & 16 & 15 & 0 \\
\text{RESULT} \\
31 & 16 & 15 & 0 \\
\end{array}
\]

The addition of -1 and -1 could be performed as follows:

\[
-1 = 37777777777777777777777777777777 \\
(R1) = 17777777777777777777777777777777 \\
(R2) = 17777777777777777777777777777777 \\
(R3) = 17777777777777777777777777777777 \\
(R4) = 17777777777777777777777777777777 \\
\]

1. After (R1) and (R2) are added, 1 is loaded into the C bit
2. ADC instruction adds C bit to (R3); (R3) = 0
3. (R3) and (R4) are added
4. Result is 37777777777777777777777777777777 or -2

Double precision arithmetic is supported by these instructions:

ADC SBC SXT CMP ADD SUB MUL DIV ASHC

Further precision can be supported by appropriate algorithms using these instructions.

C2.3.3 Floating Point Data

Floating point allows the representation of a very large number range at the expense of precision. Standard precision floating point data uses two words, providing a 24 bit mantissa (plus sign), and a 7 bit exponent (plus sign). The number format is essentially a sign and magnitude representation.

The operand format is:

\[
\begin{array}{cccc}
15 & 7 & 6 & 0 \\
S & \text{EXPONENT} & \text{FRACTION (HIGH PART)} & 0 \\
15 & 0 \\
S & \text{FRACTION (LOW PART)} & \text{LOW ARGUMENT} \\
\end{array}
\]

S = sign of fraction; 0 for positive, 1 for negative
Exponent = 8 bits for the exponent, in excess (200)\_2 notation
Fraction = 23 bits plus 1 hidden bit (all numbers are assumed to be normalized)
Fraction
The binary radix point is to the left (in front of bit 6 of the High Argument), so that the value of the fraction is always less than 1 in magnitude. Normalization would always cause the first bit after the radix point to be a 1, such that the fractional value would be between $\frac{1}{2}$ and 1. Therefore, this bit can be understood and not be represented directly, to achieve an extra 1 bit of resolution.

The first bit to the right of the radix point (hidden bit) is always a 1. The next bit for the fraction is taken from bit 6 of the High Argument. The result of a Floating Point operation is always rounded away from zero, increasing the absolute value of the number.

Exponent
The 8-bit exponent field (bits 14 to 7) allow exponent values between -128 and +127. Since an excess (200) or (128), number system is used, the correspondence between actual values and coded representation is as follows:

<table>
<thead>
<tr>
<th>Actual Value</th>
<th>Octal</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>+127</td>
<td>377</td>
<td>11 111 111</td>
</tr>
<tr>
<td>+1</td>
<td>201</td>
<td>10 000 001</td>
</tr>
<tr>
<td>0</td>
<td>200</td>
<td>10 000 000</td>
</tr>
<tr>
<td>-1</td>
<td>177</td>
<td>01 111 111</td>
</tr>
<tr>
<td>-128</td>
<td>000</td>
<td>00 000 000</td>
</tr>
</tbody>
</table>

Example of a Number:

\[ +(12)_{10} = +(1100)_{2} \]
\[ = +(2^4)_{10} \times (.11)_{2} \quad \left[ 16 \times \left( \frac{1}{2} + \frac{1}{4} \right) = 12 \right] \]

Floating point arithmetic is supported by these instructions:

FADD FSUB FMUL FDIV BCC BCS BVC BVS BPL BMI

C2.4 INSTRUCTIONS

This section specifies the set of instructions executed by the 8510/a processor. Instructions are encoded in one, two or three words, depending on the addressing modes used. Most are straightforward, but a few are clarified in the following notes section. To aid reference use, the instructions are listed in alphabetic order.

C2.4.1 Subroutine Instructions (JSR, RTS)

The subroutine call and return instructions provide for automatic nesting of subroutines, reentrancy, and multiple entry points. Subroutines may call other subroutines (or indeed themselves) to any level of nesting without making special provision for storage of return addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, thus providing for reentrancy. This allows one copy of a subroutine to be shared among several interrupting processes.

The mechanism which makes this possible is the stack. A subroutine call pushes one word on the stack which contains either the return address or the saved value of a register which carries the return address. Subroutine calls and returns have no effect upon condition codes.

C2.4.2 TRAP INSTRUCTIONS, TRAP BIT, AND INTERRUPTS

C2.4.2.1 Trap Instructions

Trap instructions provide for calls to emulators, I/O monitors, debugging packages and user-defined interpreters. A trap is effectively an interrupt generated by software. When a trap occurs, the contents of the current processor Status Word (PS), and then the current Program Counter (PC), are pushed onto the processor stack and replaced by the contents of a two-word vector containing a new PC (at vector address) and new PS (at vector address +2). The return sequence from a trap involves executing an RTI or RTT instruction which restores the old PC and old PS by popping them from the stack. Trap instruction vectors are located at permanently assigned, fixed addresses.

The TRAP instructions are BPT, IOT, EMT and TRAP. The first two have a fixed encoding. EMT and TRAP allow the program to encode the low order byte of the instruction with an order code.

C2.4.2.2 Trap Bit

The TRAP bit (see Section C2.1.3) causes the same effect as execution of a BPT instruction.

The Trace Trap is enabled by the Trap (T) bit of the PS and causes processor traps at the end of instruction execution. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then trap through the trap vector at address 14.

Usually, the Trace Trap is a system debugging aid and is transparent to the program.
NOTE

The Trap bit of the PS can only be set indirectly by executing a RTI or RTT instruction with the desired PS on the stack. (RTT is used for tracing)

The following are special cases of the T-bit and are detailed in subsequent paragraphs.
1. The traced instruction cleared the T-bit.
2. The traced instruction set the T-bit.
3. The traced instruction caused an instruction trap.
4. The traced instruction caused a bus error trap.
5. The processor was interrupted between the time the T-bit was set and the fetching of the instruction that was to be traced.
6. The traced instruction was a WAIT.
7. The traced instruction was a HALT.
8. The traced instruction was a Return from Interrupt.

NOTE

The traced instruction is the instruction after the one that set the T-bit.

An instruction that cleared the T-bit — Upon fetching the traced instruction, an internal flag, the trace flag, was set. The trap will still occur at the end of execution of this instruction. The status word on the stack, however, will have a clear T-bit.

An instruction that set the T-bit — Since the T-bit was already set, setting it again has no effect. The trap will occur.

An instruction that caused an Instruction Trap — The instruction trap is performed and the entire routine for the service trap is executed. If the service routine exists with an RTI or in any other way restores the stacked status word, the T-bit is set again, the instruction following the traced instruction is executed and, unless it is one of the special cases noted previously, a trace trap occurs.

An instruction that caused a Bus Error Trap — This is treated as an Instruction Trap. The only difference is that the error service is not as likely to exit with an RTI, so that the trace trap may not occur.

Note that interrupts may be acknowledged immediately after the loading of the new PC and PS at the trap vector location. To lock out all interrupts, the PS at the trap vector should set Bit 7.

A WAIT — T-bit trap is not honored during a wait.

A HALT — The processor halts. The PC points to the next instruction to be executed. The trap will occur immediately following execution resumption.

A Return from Interrupt — The return from interrupt instruction either clears or sets the T-bit. If the T-bit was set and RTT is the traced instruction, the trap is delayed until completion of the next instruction.

C2.4.2.3 Other Trap Events

Other Traps can occur due to external or internal events — from power failure to floating point error.

Reserved Instruction Traps — These are caused by attempts to execute instruction codes reserved for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are considered to be reserved instructions. JMP and JSR with register mode destinations are illegal instructions, and trap to vector address 4. Reserved instructions trap to vector address 10.

Bus Error Traps — Bus Error Traps are time-out errors; attempts to reference addresses on the bus that have made no response within a certain length of time. In general, these are caused by attempts to reference non-existent memory, and attempts to reference non-existent peripheral devices. Bus error traps cause processor traps through the trap vector address 4.

Power Failure Trap — Occurs when AC power fail signal is received while processor is in run mode. Trap vector for power failure is location 24 and 26. Trap will occur if an RTI instruction is executed in power fail service routine.

Floating Point Trap — If an error is detected during execution of an instruction of one of the floating point instructions (FADD, FSUB, FMUL, FDIV), a trap will occur through vector address 244. Traps will occur due to overflow, underflow, or divide-by-zero conditions. Floating point traps have an important exception to the trap sequence:

The condition codes in the PS that caused a trap to 244 will be set in the PS that was used while the FIS instruction was being executed. Following the trap, this PS will be pushed onto the stack. The stack must be examined following a trap to retrieve the PS and determine the reason for the trap.

Some operating systems will simply perform an RTI instruction returning the error codes to the user program following the erroring instruction. In calculations where error checking between floating point instructions involves an intolerable penalty to speed, the floating point trap allows error service that is not in line with the calculation.

Interrupts are traps caused by a device (BUS) request. The processor can ignore or enable such interrupts by setting or clearing the priority bit in the PS (see Section C2.1.3).

The vector for any interrupt is controlled by the requesting device. Vectors for 8510/a devices are specified in other sections of this document.
Trap Priorities — In case of internal and external multiple processor trap conditions, occurring simultaneously, the following order of priorities is observed (from high to low):

- Bus Error Trap
- Memory Refresh
- Instruction Traps
- Trace Trap
- Power Fail Trap
- Halt Line
- Vertical Retrace Start Interrupt
- Device (Bus) Interrupt Request

**Cannot be disabled**

If a bus error is caused by the trap process handling instruction traps, trace traps, or a previous bus error, the processor is halted. This is called a double bus error.

Note that memory refresh is supported by the microcode of the processor, so that no trap service code is required. Real time applications should be aware of the periodic interruption of the processor (130 microseconds, every 1600 microseconds) if refresh is active.

C2.4.3 Floating Point Arithmetic: FADD, FSUB, FMUL, FDIV

The floating point instructions are unique in that no general addressing modes are supported. A stack (not necessarily SP) pointer is used to specify the operand fields. The assembler format is:

OPR R

where R may be 0 through 6.

Errors will cause a floating point trap. Therefore, trap service code should be present before executing floating instructions.

C2.4.3.1 Registers

There are no pre-assigned registers for the Floating Point option. A general purpose register is used as a pointer to specify a stack address. The contents of the register are used to locate the operands and answer for the Floating Point operations as follows:

- (R) = High B argument address
- (R)+2 = Low B argument address
- (R)+4 = High A argument address
- (R)+6 = Low A argument address

After the Floating Point operation, the answer is stored on the stack as follows:

- (R)+4 = address for High part of answer
- (R)+6 = address for Low part of answer

Where (R) is the original contents of the general register used.

After execution of the instruction, the general register will point to the High answer, at (R)+4.

Condition Codes

Condition codes are set or cleared as shown in the Instruction Descriptions, in the next part of this section. If a trap occurs as a function of a Floating Instruction, the condition codes in the stack are as follows:

<table>
<thead>
<tr>
<th>V</th>
<th>N</th>
<th>C</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overflow</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Underflow</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Divide by 0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Notes

1. If the actual value of the exponent is equal to -128, meaning a total value (including the fraction) of less than $2^{-128}$, a trap will occur.
2. Following a trap, the general register will be unaltered, as will (R), (R)+2, (R)+4, and (R)+6.
3. Following a trap, the error condition codes are placed in the stack (see Sect. C2.4.2). These could be returned in the PS if the trap service code simply executed an RTI instruction.

C2.4.3.2 Interrupts

A Floating Point instruction will be aborted if an interrupt request is issued before the instruction is near completion. The Program Counter will point to the aborted Floating Point instruction so that the Interrupt will look transparent. This avoids excessive interrupt latency due to long floating point execution times.

C2.4.4 Fixed Point Arithmetic: MUL, DIV, ASHC

These instructions are unique in that one operand is a register or a register pair. When a register pair is specified, the register must be even numbered, (e.g. R0, R2, or R4). The low order portion of double precision fixed point number is held in the register +1, (e.g. R1, R3, or R5), and the high order portion (including sign bit) is held in the register.

MUL, when operating on an odd register, produces a 16 bit product. This is useful for single precision fixed point arithmetic. In this case, only the specific register is altered. When the destination register is even, the contents of the associated odd register is contained in the register pair (low order in odd, high order in even). This is the correct format for a subsequent DIV using the same register pair.
DIV must operate upon an even register as a destination operand. The dividend must be a 32 bit quantity. Note that if a 16 bit dividend is loaded into the low order (odd) register of the pair, it must be sign extended into the high order (even) register. The SXT (for unknown sign) or CLR (for positive numbers) instructions are useful for this. After division, the 16 bit quotient is contained in the even register, and the 16 bit remainder is contained in the odd register. This is the correct format for a subsequent MUL using the same register pair.

MUL and DIV operate only on signed integers. Unsigned integers must be restricted in range to avoid errors.

C2.4.5 Branch Instructions

These instructions cause a branch to a location defined by the sum of the offset (multiplied by 2) and the current contents of the Program Counter if:

a) the branch instruction is unconditional
b) it is conditional and the conditions are met after testing the condition codes (NZVC)

The offset is the number of words from the current contents of the PC forward or backward. Note that the current contents of the PC point to the word following the branch instruction.

Although the offset expresses a byte address the PC is expressed in words. The offset is automatically multiplied by two and sign extended to express words before it is added to the PC. Bit 7 is the sign of the offset.

If Bit 7 is set, the offset is negative and the branch is done in the backward direction (toward lower memory). Similarly, if it is not set, the offset is positive and the branch is done in the forward direction (toward higher memory).

The 8-bit offset allows branching in the backward direction by 200± words (400 bytes) from the current PC, and in the forward direction by 177± words (376 bytes) from the current PC. Branching longer distances can be accomplished either by cascading branch instructions or by using JMP instructions.

The assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the form:

Bxx loc

Where “Bxx” is the branch instruction and “loc” is the address to which the branch is to be made. The assembler gives an error indication in the instruction if the permissible branch range is exceeded. Branch instructions have no effect on condition codes. Conditional branch instructions where the branch condition is not met, are treated as NO OPs.

The same arithmetic instruction (e.g. CMP) may be used to operate upon signed or unsigned integer data. The distinction between the two types is made in the conditional branch instruction used to interpret the resulting condition codes. BGE, BLT, BGT and BLE test the results of operations in which the operands were considered as signed (2’s complement) integers. BHI, BLOS, BHIS and BLO test the results of operations in which the operands were considered as unsigned integers (e.g. addresses).

C2.4.6 Legend

The specification for each instruction includes the mnemonic, octal code, a symbolic notation describing its execution and the effect on the condition codes, a description, special comments, and examples.

Mnemonic: This is indicated at the beginning of each specification. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

Instruction Format: The diagrams in Section C2.4.7 show the octal op code, the binary op code, and bit assignment. (Note that in byte instructions the most significant bit (bit 15) is always a 1.)

Symbols:

( ) = contents of
SS or src = source address
DD or dst = destination address
loc = location
← = becomes
↑ = “is popped from stack”
↓ = “is pushed onto stack”
∧ = boolean AND
∨ = boolean OR
v = exclusive OR
~ = boolean not

Reg or R = register
B = byte
= 0 for word
* = 1 for byte
, = concatenated
lh = double word register
l = low order
h = high order

C2.4.7 Instruction Formats

The following formats include all instructions used in the processor. Refer to individual instructions for more detailed information.
1. Single Operand Group (CLR, CLRB, COM, COMB, INC, INCB, DEC, DECB, NEG, NEGB, ADC, ADCB, SBC, SBCB, TST, TSTB, ROR, RORB, ROL, ROLB, ASR, ASRB, ASL, ASLB, JMP, SWAB, MFPS, MTPS, SXT, XOR)

2. Double Operand Group (BIT, BITB, BIC, BICB, BIS, BISB, ADD, SUB, MOV, MOVB, CMP, CMPB)

3. Program Control Group
   a. Branch (all branch instructions)
   b. Jump To Subroutine (JSR)
   c. Subroutine Return (RTS)
   d. Traps (break point, IOT, EMT, TRAP BPT)
   e. Mark (MARK)

4. Operate Group (HALT, WAIT, RTI, RESET, RTT, NOP)

5. Condition Code Operators (all condition code instructions)

6. Fixed and Floating Point (optional EIS/FIS) (FADD, FSUB, FMUL, FDIV, MUL, DIV, ASH, ASHC)
C2.4.8 List of Instructions by Function

<table>
<thead>
<tr>
<th>PROGRAM CONTROL</th>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Branch</td>
<td></td>
<td>or Base Code</td>
</tr>
<tr>
<td>BR</td>
<td>branch (unconditional)</td>
<td>000400</td>
<td></td>
</tr>
<tr>
<td>BNE</td>
<td>branch if not equal (to zero)</td>
<td>001000</td>
<td></td>
</tr>
<tr>
<td>BEQ</td>
<td>branch if equal (to zero)</td>
<td>001400</td>
<td></td>
</tr>
<tr>
<td>BPL</td>
<td>branch if plus</td>
<td>100000</td>
<td></td>
</tr>
<tr>
<td>BMI</td>
<td>branch if minus</td>
<td>100400</td>
<td></td>
</tr>
<tr>
<td>BVC</td>
<td>branch if overflow is clear</td>
<td>102000</td>
<td></td>
</tr>
<tr>
<td>BVS</td>
<td>branch if overflow is set</td>
<td>102400</td>
<td></td>
</tr>
<tr>
<td>BCC</td>
<td>branch if carry is clear</td>
<td>103000</td>
<td></td>
</tr>
<tr>
<td>BCS</td>
<td>branch if carry is set</td>
<td>103400</td>
<td></td>
</tr>
</tbody>
</table>

Signed Conditional Branch

<table>
<thead>
<tr>
<th>Branch</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BGE</td>
<td>branch is greater than or equal (to zero)</td>
<td>002000</td>
</tr>
<tr>
<td>BLT</td>
<td>branch if less than (zero)</td>
<td>002400</td>
</tr>
<tr>
<td>BGT</td>
<td>branch if greater than (zero)</td>
<td>003000</td>
</tr>
<tr>
<td>BLE</td>
<td>branch if less than or equal (to zero)</td>
<td>003400</td>
</tr>
</tbody>
</table>

Unsigned Conditional Branch

<table>
<thead>
<tr>
<th>Branch</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BHI</td>
<td>branch if higher</td>
<td>101000</td>
</tr>
<tr>
<td>BLOS</td>
<td>branch if lower or same</td>
<td>101400</td>
</tr>
<tr>
<td>BHI</td>
<td>branch if higher or same</td>
<td>103000</td>
</tr>
<tr>
<td>BLO</td>
<td>branch if lower</td>
<td>103400</td>
</tr>
</tbody>
</table>

Jump & Subroutine

<table>
<thead>
<tr>
<th>Branch</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP</td>
<td>jump</td>
<td>0001DD</td>
</tr>
<tr>
<td>JSR</td>
<td>jump to subroutine</td>
<td>004RDD</td>
</tr>
<tr>
<td>RTS</td>
<td>return from subroutine</td>
<td>00020R</td>
</tr>
<tr>
<td>MARK</td>
<td>mark</td>
<td>006400</td>
</tr>
<tr>
<td>SOB</td>
<td>subtract one and branch (if != 0)</td>
<td>077R00</td>
</tr>
</tbody>
</table>

Trap & Interrupt

<table>
<thead>
<tr>
<th>Branch</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMT</td>
<td>emulator trap</td>
<td>104000 - 104377</td>
</tr>
<tr>
<td>TRAP</td>
<td>trap</td>
<td>104400 - 104777</td>
</tr>
<tr>
<td>BPT</td>
<td>breakpoint trap</td>
<td>000003</td>
</tr>
<tr>
<td>IOT</td>
<td>input/output trap</td>
<td>000004</td>
</tr>
<tr>
<td>RTI</td>
<td>return from interrupt</td>
<td>000002</td>
</tr>
<tr>
<td>RTT</td>
<td>return from interrupt</td>
<td>000006</td>
</tr>
</tbody>
</table>

Miscellaneous

<table>
<thead>
<tr>
<th>Branch</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>HALT</td>
<td>halt</td>
<td>000000</td>
</tr>
<tr>
<td>WAIT</td>
<td>wait for interrupt</td>
<td>000001</td>
</tr>
<tr>
<td>RESET</td>
<td>reset external bus</td>
<td>000005</td>
</tr>
<tr>
<td>NOP</td>
<td>no operation</td>
<td>000240</td>
</tr>
</tbody>
</table>

Reserved Instructions

<table>
<thead>
<tr>
<th></th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>00021R</td>
<td></td>
</tr>
<tr>
<td>00022</td>
<td></td>
</tr>
</tbody>
</table>

Condition Code Operators

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLC</td>
<td>clear C</td>
<td>000241</td>
</tr>
<tr>
<td>CLV</td>
<td>clear V</td>
<td>000242</td>
</tr>
<tr>
<td>CLZ</td>
<td>clear Z</td>
<td>000244</td>
</tr>
<tr>
<td>CLN</td>
<td>clear N</td>
<td>000250</td>
</tr>
<tr>
<td>CCC</td>
<td>clear all CC bits</td>
<td>000257</td>
</tr>
<tr>
<td>SEC</td>
<td>set C</td>
<td>000261</td>
</tr>
<tr>
<td>SEV</td>
<td>set V</td>
<td>000262</td>
</tr>
<tr>
<td>SEZ</td>
<td>set Z</td>
<td>000264</td>
</tr>
<tr>
<td>SEN</td>
<td>set N</td>
<td>000270</td>
</tr>
<tr>
<td>SCC</td>
<td>set all CC bits</td>
<td>000277</td>
</tr>
</tbody>
</table>

SINGLE OPERAND

General

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLR(B)</td>
<td>clear dst</td>
<td>050DD</td>
</tr>
<tr>
<td>COM(B)</td>
<td>complement dst</td>
<td>051DD</td>
</tr>
<tr>
<td>INC(B)</td>
<td>increment dst</td>
<td>052DD</td>
</tr>
<tr>
<td>DEC(B)</td>
<td>decrement dst</td>
<td>053DD</td>
</tr>
<tr>
<td>NEG(B)</td>
<td>negate dst</td>
<td>054DD</td>
</tr>
<tr>
<td>TST(B)</td>
<td>test dst</td>
<td>057DD</td>
</tr>
</tbody>
</table>

Shift & Rotate

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR(B)</td>
<td>arithmetic shift right</td>
<td>062DD</td>
</tr>
<tr>
<td>ASL(B)</td>
<td>arithmetic shift left</td>
<td>063DD</td>
</tr>
<tr>
<td>ROR(B)</td>
<td>rotate right</td>
<td>060DD</td>
</tr>
<tr>
<td>ROL(B)</td>
<td>rotate left</td>
<td>061DD</td>
</tr>
<tr>
<td>SWAB</td>
<td>swap bytes</td>
<td>003DD</td>
</tr>
<tr>
<td>ASH</td>
<td>arithmetic shift</td>
<td>072RSS</td>
</tr>
</tbody>
</table>

Multiple Precision

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC(B)</td>
<td>add carry</td>
<td>055DD</td>
</tr>
<tr>
<td>SBC(B)</td>
<td>subtract carry</td>
<td>056DD</td>
</tr>
<tr>
<td>SXT</td>
<td>sign extend</td>
<td>0067DD</td>
</tr>
<tr>
<td>ASHC</td>
<td>arithmetic shift combined</td>
<td>073RSS</td>
</tr>
</tbody>
</table>

PS Word Operators

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MFPS</td>
<td>move byte from PS</td>
<td>1067DD</td>
</tr>
<tr>
<td>MTPS</td>
<td>move byte to PS</td>
<td>1064SS</td>
</tr>
</tbody>
</table>

DOUBLE OPERAND

General

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV(B)</td>
<td>move source to destination</td>
<td>1SSDD</td>
</tr>
<tr>
<td>CMP(B)</td>
<td>compare src to dst</td>
<td>2SSDD</td>
</tr>
<tr>
<td>ADD</td>
<td>add src to dst</td>
<td>06SSDD</td>
</tr>
<tr>
<td>SUB</td>
<td>subtract src from dst</td>
<td>16SSDD</td>
</tr>
<tr>
<td>MUL</td>
<td>multiply</td>
<td>070RSS</td>
</tr>
<tr>
<td>DIV</td>
<td>divide</td>
<td>071RSS</td>
</tr>
</tbody>
</table>

C21
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Op Code</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Logical</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BIT(B)</td>
<td>bit test</td>
<td>$3SSDD$</td>
</tr>
<tr>
<td>BIC(B)</td>
<td>bit clear</td>
<td>$4SSDD$</td>
</tr>
<tr>
<td>BIS(B)</td>
<td>bit set</td>
<td>$5SSDD$</td>
</tr>
<tr>
<td>XOR</td>
<td>exclusive or</td>
<td>$074RDD$</td>
</tr>
<tr>
<td><strong>Floating Point</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FADD</td>
<td>floating point add</td>
<td>$07500R$</td>
</tr>
<tr>
<td>FSUB</td>
<td>floating point subtract</td>
<td>$07501R$</td>
</tr>
<tr>
<td>FMUL</td>
<td>floating point multiply</td>
<td>$07502R$</td>
</tr>
<tr>
<td>FDIV</td>
<td>floating point divide</td>
<td>$07503R$</td>
</tr>
</tbody>
</table>

C2.4.9 List of Instructions by Operation Code

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00 00 00</td>
<td>HALT</td>
<td>00 50 DD</td>
<td>CLR</td>
<td>07 50 0R</td>
<td>FADD</td>
<td>10 50 DD</td>
<td>CLRB</td>
</tr>
<tr>
<td>00 00 01</td>
<td>WAIT</td>
<td>00 51 DD</td>
<td>COM</td>
<td>07 50 1R</td>
<td>FSUB</td>
<td>10 51 DD</td>
<td>COMB</td>
</tr>
<tr>
<td>00 00 02</td>
<td>RTI</td>
<td>00 52 DD</td>
<td>INC</td>
<td>07 50 2R</td>
<td>FMUL</td>
<td>10 52 DD</td>
<td>INCB</td>
</tr>
<tr>
<td>00 00 03</td>
<td>BPT</td>
<td>00 53 DD</td>
<td>DEC</td>
<td>07 50 3R</td>
<td>FDIV</td>
<td>10 53 DD</td>
<td>DECB</td>
</tr>
<tr>
<td>00 00 04</td>
<td>IOT</td>
<td>00 54 DD</td>
<td>NEG</td>
<td>07 50 40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 00 05</td>
<td>RESET</td>
<td>00 55 DD</td>
<td>ADC</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 00 06</td>
<td>RTT</td>
<td>00 56 DD</td>
<td>SBC</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 00 07</td>
<td></td>
<td>00 57 DD</td>
<td>TST</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 00 77</td>
<td>(unused)</td>
<td>00 60 DD</td>
<td>ROR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 01 DD</td>
<td>JMP</td>
<td>00 61 DD</td>
<td>ROL</td>
<td>10 00 XXX</td>
<td>BPL</td>
<td>10 60 DD</td>
<td>RORB</td>
</tr>
<tr>
<td>00 02 0R</td>
<td>RTS</td>
<td>00 62 DD</td>
<td>ASR</td>
<td>10 04 XXX</td>
<td>BMI</td>
<td>10 61 DD</td>
<td>ROLB</td>
</tr>
<tr>
<td>00 02 10</td>
<td></td>
<td>00 63 DD</td>
<td>ASL</td>
<td>10 10 XXX</td>
<td>BHI</td>
<td>10 62 DD</td>
<td>ASRB</td>
</tr>
<tr>
<td>00 02 27</td>
<td>(reserved)</td>
<td>00 64 NN</td>
<td>MARK</td>
<td>10 14 XXX</td>
<td>BLOS</td>
<td>10 63 DD</td>
<td>ASLB</td>
</tr>
<tr>
<td>00 02 40</td>
<td>NOP</td>
<td>00 70 00</td>
<td>SXT</td>
<td>10 20 XXX</td>
<td>BVC</td>
<td>10 64 SS</td>
<td>MTPS</td>
</tr>
<tr>
<td>00 02 41</td>
<td>cond codes</td>
<td>00 77 77</td>
<td>(unused)</td>
<td>10 24 XXX</td>
<td>BVS</td>
<td>10 67 DD</td>
<td>MFPS</td>
</tr>
<tr>
<td>00 02 77</td>
<td></td>
<td>01 SS DD</td>
<td>MOV</td>
<td>10 30 XXX</td>
<td>BCC</td>
<td>11 SS DD</td>
<td>MOVB</td>
</tr>
<tr>
<td>00 03 DD</td>
<td>SWAB</td>
<td>02 SS DD</td>
<td>CMP</td>
<td>10 30 XXX</td>
<td>BHIS</td>
<td>12 SS DD</td>
<td>CMPB</td>
</tr>
<tr>
<td>00 04 XXX</td>
<td>BR</td>
<td>03 SS DD</td>
<td>BIT</td>
<td>10 34 XXX</td>
<td>BCS</td>
<td>13 SS DD</td>
<td>BITB</td>
</tr>
<tr>
<td>00 10 XXX</td>
<td>BNE</td>
<td>04 SS DD</td>
<td>BIC</td>
<td>10 34 XXX</td>
<td>BLO</td>
<td>14 SS DD</td>
<td>BICB</td>
</tr>
<tr>
<td>00 14 XXX</td>
<td>BEQ</td>
<td>05 SS DD</td>
<td>BIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 20 XXX</td>
<td>BGE</td>
<td>06 SS DD</td>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 24 XXX</td>
<td>BLT</td>
<td>07 0R SS</td>
<td>MUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 30 XXX</td>
<td>BGT</td>
<td>07 1R SS</td>
<td>DIV</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 34 XXX</td>
<td>BLE</td>
<td>07 2R SS</td>
<td>ASH</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 4R DD</td>
<td>JSR</td>
<td>07 3R SS</td>
<td>ASHC</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>07 4R DD</td>
<td>XOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C22
C2.4.10 Alphabetic Listing of Instructions

**ADC**

*Operation:*  
(dst) = (dst) + (C bit)

*Condition Codes:*  
N: set if result < 0; cleared otherwise  
Z: set if result = 0; cleared otherwise  
V: set if (dst) was 077777 and (C) was 1; cleared otherwise  
C: set if (dst) was 177777 and (C) was 1; cleared otherwise

*Description:*  
Adds the contents of the C-bit into the destination. This permits the carry from the addition of the low-order words to be carried into the high-order result.  
*Byte:* Same

*Example:*  
Double precision addition may be done with the following instruction sequence.
ADD A0, B0 ; add low-order parts  
ADC B1 ; add carry into high-order  
ADD A1, B1 ; add high order parts

**ADCB**

*Operation:*  
(dst) = (dst) + (C bit)

*Condition Codes:*  
N: set if result < 0; cleared otherwise  
Z: set if result = 0; cleared otherwise  
V: set if sign of register changed during shift; cleared otherwise  
C: loaded from last bit shifted out of register

*Description:*  
Adds the source operand to the destination operand and stores the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. Two's complement addition is performed.  
*Note:* There is no equivalent byte mode.

**Example:**  
Add to Register: ADD 20, R0  
Add to memory: ADD R1, XXX  
Add register to register: ADD R1, R2  
Add memory to memory: ADD @ # 17750, XXX  
XXX is a programmer-defined mnemonic for a memory location.

**ASH**

*shift arithmetically*  
072RSS

*Operation:*  
R — R Shifted arithmetically NN places to right of left  
Where NN = low order 6 bits of source i.e. r = r x 2^{66}

*Condition Codes:*  
N: set if result < 0; cleared otherwise  
Z: set if result = 0; cleared otherwise  
V: set if sign of register changed during shift; cleared otherwise  
C: loaded from last bit shifted out of register

*Description:*  
The contents of the register are shifted right or left the number of times specified by the shift count. The shift count is taken as the low order 6 bits of the source operand. This number ranges from -32 to +31. Negative is a right shift and positive is a left shift.

**Example:**  
ASH R0, R3  
*Before*  
(R3) = 001234  
(R0) = 000003  
*After*  
(R3) = 012340  
(R0) = 000003

6 LSB of source  
Action is general register  
011111  
shift left 31 places  
000001  
shift left 1 place  
111111  
shift right 1 place  
100000  
shift right 32 places
**ASHC**

**arithmetic shift combined**

**Operation:**

\[ R, Rv1 \leftarrow R, Rv1 \]  
The double word is shifted NN places to the right or left, where NN = low order six bits of source.  
i.e. \( (rv1,r) \leftarrow (rv1,r) \times 2^{(ss)} \)

**Condition Codes:**  
N: set if result < 0; cleared otherwise  
Z: set if result = 0; cleared otherwise  
V: set if sign bit changes during the shift; cleared otherwise.  
C: loaded with high order bit when left shift; loaded with low order bit when right shift (loaded with the last bit shifted out of the 32-bit operand)

**Description:**  
The contents of the register and the register OR'ed with one are treated as one 32 bit word, \( R+1 \) (bits 0-15) and \( R \) (bits 16-31) are shifted right or left the number of times specified by the shift count. The shift count is taken as the low order 6 bits of the source operand. This number ranges from -32 to +31. Negative is a right shift and positive is a left shift. When the register chosen is an odd number the register and the register OR'ed with one are the same. In this case the right shift becomes a rotate (for up to a shift of 16). The 16 bit word is rotated right the number of bits specified by the shift count.

**ASL**

**arithmetic shift left**

**Operation:**  
\( (dst) \leftarrow (dst) \) shifted one place to the left.

**Condition Codes:**  
N: set if high-order bit of the result is set (result < 0); cleared otherwise.  
Z: set if the result = 0; cleared otherwise.  
V: loaded with the exclusive OR of the N-bit and C-bit (as set by the completion of the shift operation).  
C: loaded with the high-order bit of the destination.

**Description:**  
Word: Shifts all bits of the destination left one place. Bit 0 is loaded with a 0. The C-bit of the status word is loaded from the most significant bit of the destination. ASL performs a signed multiplication of the destination by 2 with overflow indication.

**ASR**

**arithmetic shift right**

**Operation:**  
\( (dst) \leftarrow (dst) \) shifted one place to the right.

**Condition Codes:**  
N: set if the high-order bit of the result is set (result < 0); cleared otherwise.  
Z: set if the result = 0; cleared otherwise.  
V: loaded from the exclusive OR of the N-bit and C-bit (as set by completion of the shift operation).  
C: loaded from low-order bit of the destination.
**Description:** Word: Shifts all bits of the destination right one place. Bit 15 is reproduced. The C-bit is loaded from bit 0 of the destination. ASR performs signed division of the destination by two.

![Word Diagram]

**Example:**
```
CMP A,B ; compare A and B
BEQ C ; branch if they are equal
ADD A,B ; add A to B
BEQ C ; branch if result=0
```

**BGE**

Branch if greater than or equal (to zero)

**Operation:**
```
PC ← PC + (2 x offset) if NwV = 0
```

**Condition Codes:** Unaffected

**Description:** Causes a branch if N and V are either both clear or both set. BGE is the complementary operation to BLT. Thus BGE will always cause a branch when it follows an operation that caused addition of two positive numbers. BGE will also cause a branch on a zero result.

**BCC**

Branch if carry is clear

**Operation:**
```
PC ← PC + (2 x offset) if C = 0
```

**Condition Codes:** Unaffected

**Description:** Tests the state of the C-bit and causes a branch if C is clear. BCC is the complementary operation to BCS.

**BCS**

Branch if carry is set

**Operation:**
```
PC ← PC + (2 x offset) if C = 1
```

**Condition Codes:** Unaffected

**Description:** Tests the state of the C-bit and causes a branch if C is set. It is used to test for a carry in the result of a previous operation.

**BEQ**

Branch if equal (to zero)

**Operation:**
```
PC ← PC + (2 x offset) if Z = 1
```

**Condition Codes:** Unaffected

**Description:** Tests the state of the Z-bit and causes a branch if Z is set. As an example, it is used to test equality following a CMP operation, to test that no bits set in the destination were also set in the source following a BIT operation, and generally, to test that the result of the previous operation was zero.

**BGT**

Branch if greater than (zero)

**Operation:**
```
PC ← PC + (2 x offset) if Z v(NwV) = 0
```

**Condition Code:** Unaffected

**Description:** Operation of BGT is similar to BGE, except BGT will not cause a branch on a zero result.

**BHI**

Branch if higher

**Operation:**
```
PC ← PC + (2 x offset) if C=0 and Z = 0
```

**Condition Codes:** Unaffected

**Description:** Causes a branch if the previous operation caused neither a carry nor a zero result. This will happen in comparison (CMP) operations as long as the source has a higher unsigned value than the destination.
BHIS
branch if higher or same 103000 Plus offset

**Operation:** \( PC \leftarrow PC + (2 \times \text{offset}) \text{ if } C = 0 \)

**Condition Codes:** Unaffected

**Description:** BHIS is the same instruction as BCC. This mnemonic is included only for convenience.

---

BIC
BICB
bit clear

**Operation:** \((\text{dst}) \leftarrow (\text{src}) \land (\text{dst})\)

**Condition Codes:**
- \(N\): set if high order bit of result set; cleared otherwise
- \(Z\): set if result = 0; cleared otherwise
- \(V\): cleared
- \(C\): not affected

**Description:** Clears each bit in the destination that corresponds to a set bit in the source. The original contents of the destination are lost. The contents of the source are unaffected.

**Example:**

- **Before:** 
  - \((R3) = 001234\)
  - \((R4) = 001111\)
  - \(N Z V C = 1111\)

- **After:**
  - \((R3) = 000000\)
  - \((R4) = 000001\)

---

BIT
BITB
bit test

**Operation:** \((\text{src}) \land (\text{dst})\)

**Condition Codes:**
- \(N\): set if high-order bit or result set; cleared otherwise
- \(Z\): set if result = 0; cleared otherwise
- \(V\): cleared
- \(C\): not affected

**Description:** Performs logical “and” comparison of the source and destination operands and modifies condition codes accordingly. Neither the source nor destination operands are affected. The BIT instruction may be used to test whether any of the corresponding bits that are set in the destination are also set in the source or whether all corresponding bits set in the destination are clear in the source.

**Example:**

- **Before:**
  - \(R3 = 000000\)
  - \(N Z V C = 1111\)

- **After:**
  - \(R3 = 000000\)
  - \(N Z V C = 0000\)
BLE
branch if less than or equal (to zero) 003400 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( Z \lor (N \land V) = 1 \)

Condition Codes: Unaffected

Description: Operation is similar to BLT but in addition will cause a branch if the result of the previous operation was zero.

---

BLO
branch if lower 103400 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( C = 1 \)

Condition Codes: Unaffected

Description: BLO is same instruction as BCS. This mnemonic is included only for convenience.

---

BLOS
branch if lower or same 101400 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( C \lor Z = 1 \)

Condition Codes: Unaffected

Description: Causes a branch if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination.

---

BLT
branch if less than (zero) 002400 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( N \lor V = 1 \)

Condition Codes: Unaffected

Description: Causes a branch if the “Exclusive OR” of the N and V bits are 1. Thus BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).

---

BMI
branch if minus 100400 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( N = 1 \)

Condition Codes: Unaffected

Description: Tests the state of the N-bit and causes a branch if \( N \) is set. It is used to test the sign (most significant bit) of the result of the previous operation, branching if negative. BMI is the complementary function of BPL.

---

BNE
branch if not equal (to zero) 001000 Plus offset

Operation: \( PC \leftarrow PC + (2 \times \text{offset}) \) if \( Z = 0 \)

Condition Codes: Unaffected

Description: Tests the state of the Z-bit and causes a branch if the Z-bit is clear. BNE is the complementary operation to BEQ. It is used to test inequality following a CMP, to test that some bits set in the destination were also in the source, following a BIT operation, and generally, to test that the result of the previous operation was not zero.

Example:

\[
\begin{align*}
\text{CMP A,B} &; \text{compare A and B} \\
\text{BNE C} &; \text{branch if they are not equal}
\end{align*}
\]

will branch to C if \( A \neq B \) and the sequence

\[
\begin{align*}
\text{ADD A,B} &; \text{add A to B} \\
\text{BNE C} &; \text{Branch if the result is not equal to 0}
\end{align*}
\]

will branch to C if \( A + B \neq 0 \)
BPL
branch if plus
100000 Plus offset

Operation: \(PC \leftarrow PC + (2 \times \text{offset})\) if \(N = 0\)

Condition Codes: Unaffected

Description: Tests the state of the N-bit and causes a branch if N is clear, (positive result). BPL is the complementary operation of BMI.

BVC
branch if overflow is clear
102000 Plus offset

Operation: \(PC \leftarrow PC + (2 \times \text{offset})\) if \(V = 0\)

Condition Codes: Unaffected

Description: Tests the state of the V-bit and causes a branch if the V bit is clear. BVC is complementary operation to BVS.

BPT
breakpoint trap
000003

Operation: 
\(\downarrow (SP) \leftarrow PS\)
\(\downarrow (SP) \leftarrow PC\)
\(PC \leftarrow (14)\)
\(PS \leftarrow (16)\)

Condition Codes: N: loaded from trap vector
Z: loaded from trap vector
V: loaded from trap vector
C: loaded from trap vector

Description: Performs a trap sequence with a trap vector address of 14. Used to call debugging aids. The user is cautioned against employing code 000003 in programs run under these debugging aids.
(No information is transmitted in the low byte)

BVS
branch if overflow is set
102400 Plus offset

Operation: \(PC \leftarrow PC + (2 \times \text{offset})\) if \(V = 1\)

Condition Codes: Unaffected

Description: Tests the state of V-bit (overflow) and causes a branch if the V bit is set. BVS is used to detect arithmetic overflow in the previous operation.

CCC
clear condition code bits
000257

Operation: None

Condition Codes: N: cleared
Z: cleared
V: cleared
C: cleared

Description: Clear all condition code bits in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2, or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

BR
branch (unconditional)
000400 Plus offset

Operation: \(PC \leftarrow PC + (2 \times \text{offset})\)

Condition Codes: Unaffected

Description: Provides a way of transferring program control within a range of -128 to +127 words with a one word instruction.

New PC address = updated PC + (2 x offset)

Updated PC = address of branch instruction + 2

Example: With the Branch instruction at location 500, the following offsets apply:

<table>
<thead>
<tr>
<th>New PC Address</th>
<th>Offset Code</th>
<th>Offset (decimal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>474</td>
<td>375</td>
<td>-3</td>
</tr>
<tr>
<td>476</td>
<td>376</td>
<td>-2</td>
</tr>
<tr>
<td>500</td>
<td>377</td>
<td>-1</td>
</tr>
<tr>
<td>502</td>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>504</td>
<td>001</td>
<td>+1</td>
</tr>
<tr>
<td>506</td>
<td>002</td>
<td>+2</td>
</tr>
</tbody>
</table>

CLC
clear carry
000241

Operation: None
**Condition Codes:**
- N: unaffected
- Z: unaffected
- V: unaffected
- C: cleared

**Description:**
Clear carry bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

---

**Example:**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R1) = 177777</td>
<td>(R1) = 000000</td>
</tr>
<tr>
<td>N Z V C</td>
<td>N Z V C</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>0 1 0 0</td>
</tr>
</tbody>
</table>

**Note:**
CLR and CLRB perform a DATIO bus cycle as the last bus cycle during the instruction execution. The DATI portion of the DATIO cycle is a “don’t care“ condition, but the addressed memory or device must be capable of responding to the DATI cycle to avoid a bus timeout error.

---

**CLN**

clear negative bit 000250

**Operation:**
None

**Condition Codes:**
- N: cleared
- Z: unaffected
- V: unaffected
- C: unaffected

**Description:**
Clear negative condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

---

**CLR CLRB**

clear destination 050DD

**Operation:**
(dst) ← 0

**Condition Codes:**
- N: cleared
- Z: set
- V: cleared
- C: cleared

**Description:**
Word: Contents of specified destinations are replace with zeros.
Byte: Same

---

**CLV**

clear overflow bit 000242

**Operation:**
None

**Condition Codes:**
- N: unaffected
- Z: cleared
- V: unaffected
- C: unaffected

**Description:**
Clear overflow condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bit 4 = 0.

---

**CLZ**

clear zero bit 000244

**Operation**
None

**Condition Codes:**
- N: unaffected
- Z: cleared
- V: unaffected
- C: unaffected

---

C29
**Description:** Clear zero condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

**Operational Code:** `2SSDD`

**Operation:** compare src to dst

**Condition Codes:**
- **N:** set if result < 0; cleared otherwise
- **Z:** set if result = 0; cleared otherwise
- **V:** set if there was arithmetic overflow; that is, operands were of opposite signs and the sign of the destination was the same as the sign of the result; cleared otherwise.
- **C:** cleared if there was a carry from the most significant bit of the result; set otherwise.

**Description:** Compares the source and destination operands and sets the condition codes, which may then be used for arithmetic and logical conditional branches. Both operands are unaffected. The only action is to set the condition codes. The compare is customarily followed by a conditional branch instruction. Note that unlike the subtract instruction the order of operation is `(src)-(dst)`, not `(dst)-(src)`.

**Condition Codes:**
- **N:** set if most significant bit of result is set; cleared otherwise.
- **Z:** set if result is 0; cleared otherwise.
- **V:** cleared
- **C:** set

**Description:** Replaces the contents of the destination address by their logical complement (each bit equal to 0 is set and each bit equal to 1 is cleared)

**Byte:** Same

**Example:**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R0) = 013333</td>
<td>(R0) = 164444</td>
</tr>
<tr>
<td>NZVC</td>
<td>NZVC</td>
</tr>
<tr>
<td>0110</td>
<td>1001</td>
</tr>
</tbody>
</table>

---

**DEC**

**Operational Code:** `053DD`

**Operation:** `(dst) ← (dst) - 1`

**Condition Codes:**
- **N:** set if result is < 0; cleared otherwise
- **Z:** set if result is 0; cleared otherwise
- **V:** set if (dst) was 100000; cleared otherwise
- **C:** not affected

**Description:** Word: Subtract 1 from the contents of the destination

**Byte:** Same

**Example:**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R5) = 000001</td>
<td>(R5) = 000000</td>
</tr>
<tr>
<td>NZVC</td>
<td>NZVC</td>
</tr>
<tr>
<td>1000</td>
<td>0100</td>
</tr>
</tbody>
</table>

---

**DIV**

**Operational Code:** `071RSS`

**Operation:**
- `r ← (rv1,r) div (src)`
- `rv1 ← (rv1,r) mod (src) (r must be even)`
**Condition Codes:**
- **N:** set if quotient < 0; cleared otherwise
- **Z:** set if quotient = 0; cleared otherwise
- **V:** set if source = 0 or if the absolute value of the register is equal to or larger than the absolute value of the source. (In this case the instruction is aborted because the quotient would exceed 15 bits).
- **C:** set if divide 0 attempted; cleared otherwise.

**Description:**
The 32-bit two's complement integer in R and Rv1 is divided by the source operand. The quotient is left in R; the remainder in Rv1. Division will be performed so that the remainder is of the same sign as the dividend. R must be even.

**Example:**
- CLR R0
- MOV #20001,R1
- DIV #2,R0

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R0) = 000000</td>
<td>(R0) = 010000</td>
</tr>
<tr>
<td>(R1) = 020001</td>
<td>(R1) = 000001</td>
</tr>
</tbody>
</table>

**Quotient**

**Remainder**

---

**EMT**

emulator trap

**Operation:**
- ↓(SP) ← PS
- ↓(SP) ← PC
- PC ← (30)
- PS ← (32)

**Condition Codes:**
- **N:** loaded from trap vector
- **Z:** loaded from trap vector
- **V:** loaded from trap vector
- **C:** loaded from trap vector
- **N:** loaded from trap vector

**Description:**
All operation codes from 104000 to 104377 are EMT instructions and may be used to transmit information to the emulating routine (e.g., function to be performed). The trap vector for EMT is at address 30. The new PC is taken from the word at address 30; the new processor status (PS) is taken from the word at address 32.

---

**Caution:** EMT is used frequently by system software and is therefore not recommended for general use.

**Before:**
- PS: PS1
- PC: PC1
- SP: n

**Stack**
- DATA

**After:**
- PS: (32)
- PC: (30)
- SP: n−4

**FADD**

floating add

**Operation:**
- 

**Condition Codes:**
- **N:** set if result < 0; cleared otherwise
- **Z:** set if result = 0; cleared otherwise
- **V:** cleared
- **C:** cleared

**Description:**
Adds the A argument to the B argument and stores the result in the A Argument position on the stack. General register R is used as the stack pointer for the operation.

A ← A + B
FDIV
floating divide 07503R
Operation: 
\[ ((R) + 4, (R) + 6) \leftarrow [(R) + 4, (R) + 6] \]
\[ / [(R), (R) + 2] \]
Condition Codes: N: set if result < 0; cleared otherwise
Z: set if result = 0; cleared otherwise
V: cleared
C: cleared
Description: Divides the A Argument by the B Argument and stores the result in the A Argument position on the stack. If the divisor (B Argument) is equal to zero, the stack is left untouched.
A $\leftarrow$ A/B

Note:
Unlike the PDP-11/40 (and PDP-11/35), the LSI-II processor pushes one word onto the stack during execution of FMUL and FDIV instructions and pops the word from the stack when completed. Thus, the SP (R6) must point to a read/write memory location; otherwise, a bus error (timeout) will occur.

HALT
halt 000000
Condition Codes: Not affected
Description: Causes the processor to leave RUN mode. The PC points to the next instruction to be executed. The processor goes into the control console mode. The contents of the PC are displayed on the console terminal and the console mode of operation is enabled, if the system is configured to support console mode.

FMUL
floating multiply 07502R
Operation:
\[(R) + 4, (R) + 6 \leftarrow [(R) + 4, (R) + 6] \times [(R), (R) + 2] \]
Condition Codes: N: set if result < 0; cleared otherwise
Z: set if result = 0; cleared otherwise
V: cleared
C: cleared
Description: Multiplies the A Argument by the B Argument and stores the result in the A Argument position on the stack.
A $\leftarrow$ A x B

INC
INCB
increment dst 052DD
Operation: (dst) $\leftarrow$ (dst) + 1
Condition codes: N: set if result is < 0; cleared otherwise
Z: set if result is 0; cleared otherwise
V: set if (dst) held 077777; cleared otherwise
C: not affected
Description: Word: Add one to contents of destination
Byte: Same

Example:
INC R2
Before
(R2) = 000333
N Z V C
0 0 0 0
After
(R2) = 000334
N Z V C
0 0 0 0

FSUB
floating subtract 07501R
Operation:
\[ ((R) + 4, (R) + 6) \leftarrow [(R) + 4, (R) + 6] \]
\[ - [(R), (R) + 2] \]
**IOT**
input/output trap

**Operation:**
- ↓ (SP) ← PS
- ↓ (SP) ← PC
- PC ← (20)
- PS ← (22)

**Condition Codes:**
- N: loaded from trap vector
- Z: loaded from trap vector
- V: loaded from trap vector
- C: loaded from trap vector

**Description:**
Performs a trap sequence with a trap vector address of 20.

(No information is transmitted in the low byte).

---

**JSR**

**jump to subroutine**

**Operation:**
- (tmp) ← (dst) (tmp is an internal processor register)
- ↓ (SP) ← reg (push reg contents onto processor stack)
- reg ← PC (PC holds location following JSR; this address now put in reg)
- PC ← (dst) (PC now points to subroutine destination)

**Description:**
In execution of the JSR, the old contents of the specified register (the "LINKAGE POINTER") are automatically pushed onto the processor stack and new linkage information placed in the register. Thus subroutines nested within subroutines to any depth may all be called with the same linkage register. There is no need either to plan the maximum depth at which any particular subroutine will be called or to include instructions in each routine to save and restore the linkage pointer. Further, since all linkages are saved in a reentrant manner on the processor stack execution of a subroutine may be interrupted, the same subroutine reentered and executed by an interrupt service routine. Execution of the initial subroutine can then be resumed when other requests are satisfied. This process (called nesting) can proceed to any level.

A subroutine called with a JSR reg, dst instruction can access the arguments following the call with either autoincrement addressing, (reg) +, (if arguments are accessed sequentially) or by indexed addressing, X(reg), (if accessed in random order). These addressing modes may also be deferred, @reg + and @X(reg) if the parameters are operand addresses rather than the operands themselves.

JSR PC, dst is a special case of the PDP-11 subroutine call suitable

---

**JMP**

**jump**

**Operation:**
- PC ← (dst)

**Condition Codes:**
- unaffected

**Description:**
JMP provides more flexible program branching than provided with the branch instructions. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode 0. Execution of a jump with mode 0 will cause an "illegal instruction" condition, and will cause the CPU to trap to vector address 4.

(Program control cannot be transferred to a register). Register deferred mode is legal and will cause program control to be transferred to the address held in the specified register. Note that instructions are word data and must therefore be fetched from an even-numbered address.

Deferred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.

**Example:**

```assembly
JMP FIRST ; Transfers to First

First: ........
   JMP @LIST ; Transfers to location pointed to at LIST.

List: ........ FIRST ; pointer to FIRST
   JMP @(SP)+ ; Transfer to location pointed to by the top of the stack, and remove the pointer from the stack.
```
for subroutine calls that transmit parameters through the general registers. The SP and the PC are the only registers that may be modified by this call.

Another special case of the JSR instruction is JSR PC, @(SP)+ which exchanges the top element of the processor stack and the contents of the program counter. Use of this instruction allows two routines to swap program control and resume operation when recalled where they left off. Such routines are called "co-routines."

Return from a subroutine is done by the RTS instruction. RTS reg loads the contents of register into the PC and pops the top element of the processor stack into the specified register.

**Example:**

```plaintext
JSR R5, SBR
```

**Before:**

- (PC) R7: PC
- (SP) R6: n
- R5: #1

**After:**

- R7: SBR
- R6: n - 2
- R5: PC + 2

**MARK**

```plaintext
mark
```

**Operation:**

- SP ← updated PC + 2 + 2n (n = number of parameters)
- PC ← R5
- R5 ← (SP)↑

**Condition Codes:** Unaffected

**Description:** Used as part of the standard PDP-11 subroutine return convention. MARK facilitates the stack clean up procedures involved in subroutine exit. Assembler format is: MARK N.

**Example:**

- MOV R5, -(SP) ; place old R5 on stack
- MOV P1, -(SP) ; place N parameters
- MOV P2, -(SP) ; on the stack to be used there by the subroutine.
- MOV PN, -(SP) ; places the instruction
- MOV #MARK N, -(SP) ; MARK N on the stack
- MOV SP, R5 ; set up address at MARK N instruction.
- JSR PC, SUB ; jump to subroutine

At this point the stack is as follows:

- OLD R5
- P1
- PN
- MARK N
- OLD PC

And the program is at the address SUB which is the beginning of the subroutine.

**SUB:** ; execution of the subroutine itself.

- RTS R5 ; the return begins: this causes the contents of R5 to be placed in the PC which then results in the execution of the instruction MARK N. The contents of old PC are placed in R5

MARK N causes: (1) the stack pointer to be adjusted to point to the old R5 value; (2) the value now is R5 (the old PC) to be placed in the PC; and (3) contents of the old R5 to be popped into R5 thus completing the return from subroutine.
MFPD
MFP I

move from previous data space
move from previous instruction space

Operation: \( (\text{temp}) \leftarrow (\text{src}) \) - \( (\text{SP}) \leftarrow (\text{temp}) \)

Condition Codes: N: set if the source < 0
Z: set if the source = 0
V: cleared
C: unaffected

Description: Pushes a word onto the current stack from an address in previous space. The source address is computed using the current registers and memory map. Since data space does not exist in the KDF11, MFPD executes the same as a MFP I. (LSI-11/23 only).

---

MOVB

move source to destination

Operation: \( (\text{dst}) \leftarrow (\text{src}) \)

Condition Codes: N: set if (src) < 0; cleared otherwise
Z: set if (src) = 0; cleared otherwise
V: cleared
C: not affected

Description: Word: Moves the source operand to the destination location. The previous contents of the destination are lost. The contents of the source address are not affected.

Byte: Same as MOV. The MOVB to a register (unique among byte instructions) extends the most significant bit of the low order byte (sign extension). Otherwise MOVB operates on bytes exactly as MOV operates on words.

Example: MOV XXX,R1; loads Register 1 with the contents of memory location; XXX represents a programmer-defined mnemonic used to represent a memory location.

MOV #20,R0; loads the number 20 into Register 0; "#" indicates that the value 20 is the operand.

MOV@#20, -(R6); pushes the operand contained in location 20 onto the stack

MOV (R6)+, @#177566; pops the operand off a stack and moves it into memory location 177566 (terminal print buffer).

MOV R1,R3; performs an inter register transfer.

MOVB @#177562, @#177566; moves a character from terminal keyboard buffer to terminal printer buffer.

Note:
The MOVB instruction performs a DATIOB bus cycle as the last bus cycle during the instruction execution.
The DATI portion of the DATIOB bus cycle is a "don't care" condition, but the addressed memory or device must be capable of responding to the DATI cycle to avoid a bus timeout error. The MOV instruction performs only the DATO cycle as the last bus cycle.
MTPD
MTPI

move to previous data space 1066S
move to previous instruction space (0066S)

Operation: (temp) ← (SP) + (dst) ← (temp)

Condition Codes:
N: set if the source <0
Z: set if the source = 0
V: cleared
C: unaffected

Description:
This instruction pops a word off the current stack determined by PS (bits 15, 14) and stores that word into an address in previous space PS (bits 13, 12). The destination address is computed using the current registers and memory map.

Since data space does not exist in the KDF11, MTPD executes the same as MTPI. (LSI-11/23 only).

Note:
As a performance optimization, on the LSI-11/23 the lost bus cycle of a MTPD and MTPI is a DATO. This instruction was not implemented on LSI-11 and LSI-11/2 processors.

MTPS

move byte to processor status word 1064SS

Operation: PSW ← (SRC)

Condition Codes: Set according to effective SRC operand bits 0-3.

Description:
The 8 bits of the effective operand replaces the current contents of the PSW. The source operand address is treated as a byte address.

Note that the T bit (PSW bit 4) cannot be set with this instruction. The SRC operand remains unchanged. This instruction can be used to change the priority bit (PSW bit 7) in the PSW.

Note:
MTPS performs a DATIO bus cycle as the bus cycle during the instruction execution. The DATI portion of the DATIO cycle is a "don't care" condition, but the addressed memory or advice must be capable of responding to the DATI cycle to avoid a bus timeout error.

MUL

multiply 070RSS

Operation:
If r even: (rv1,r) ← r x (src)
If r odd: r ← r x (src)

Condition Code:
N: set if product is < 0; cleared otherwise
Z: set if product is 0; cleared otherwise
V: cleared
C: set if the result is less than \(2^{15}\) or greater than or equal to \(2^{15}-1\).

Description:
The contents of the destination register and source taken as two's complement integers are multiplied and stored in the destination register and the succeeding register (if R is even). If R is odd only the low order product is stored. Assembler syntax is: MUL S,R.

(Note that the actual destination is R, Rv1 which reduces to just R when R is odd).

Example:
CLC
MOV #400,R1
MUL #10,R1
BCS ERROR
; Carry will be set if product is less than \(2^{15}\) or greater than or equal to \(2^{15}\) no significance lost.

Before After
(R1)= 000400 (R3) = 004000

NEG
NEG

negate dst 054DD

Operation: (dst) ← ~(dst)

Condition Code:
N: set if the result is < 0; cleared otherwise
Z: set if result is 0; cleared otherwise
V: set if the result is 100000 cleared otherwise
C: cleared if the result is 0; set otherwise

Description:
Word: replaces the contents of the destination address by its two's complement. Note that 100000 is replaced by itself (in two's complement notation the most negative number has no positive counterpart).
Byte: Same
Example:

**NEG R0**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R0) = 000010</td>
<td>(R0) = 177770</td>
</tr>
<tr>
<td>N Z V C</td>
<td>N Z V C</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>1 0 0 1</td>
</tr>
</tbody>
</table>

**ROL**

<table>
<thead>
<tr>
<th>Operation: (dst) ← (dst)</th>
<th>rotate left one place</th>
</tr>
</thead>
</table>

**ROLB**

<table>
<thead>
<tr>
<th>Operation:</th>
<th>rotate left one place</th>
</tr>
</thead>
</table>

**Condition Codes:**

- **N**: set if the high-order bit of the result word is set (result < 0); cleared otherwise.
- **Z**: set if all bits of the result word = 0; cleared otherwise.
- **V**: loaded with the Exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation).
- **C**: loaded with the high-order bit of the destination.

**Description:**

Word: Rotate all bits of the destination left one place. Bit 15 is loaded into the C-bit of the status word and the previous contents of the C-bit are loaded into Bit 0 of the destination.

Byte: Same

---

**RESET**

reset external bus

<table>
<thead>
<tr>
<th>Condition Codes:</th>
<th>Not affected</th>
</tr>
</thead>
</table>

**Description:**

Sends INIT on the BUS for 10 μsec. All devices on the BUS are reset to their state at power-up. The processor remains in an idle state for 90 μsec following issuance of INIT.

---

**ROR**

**RORB**

<table>
<thead>
<tr>
<th>Operation: (dst) ← (dst)</th>
<th>rotate right one place</th>
</tr>
</thead>
</table>

**Condition Codes:**

- **N**: set if the high-order bit of the result is set (result < 0); cleared otherwise.
- **Z**: set if all bits of result = 0; cleared otherwise.
- **V**: loaded with the Exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation).
- **C**: loaded with the low-order bit of the destination.

---

C37
**Description:** Rotates all bits of the destination right one place. Bit 0 is loaded into the C-bit and the previous contents of the C-bit are loaded into bit 15 of the destination.

**Example:**

Word:

```
  C
```

Byte:

```
ODD
  15
```

**RTI**

return from interrupt

**Operation:**

PC ← (SP)↑
PS ← (SP)↑

**Condition Codes:**

N: loaded from processor stack
Z: loaded from processor stack
V: loaded from processor stack
C: loaded from processor stack

**Description:** Used to exit from an interrupt or TRAP service routine. The PC and PS are restored (popped) from the processor stack. If a trace trap is pending, the first instruction after RTI will not be executed prior to the next T trap.

**RTS**

return from subroutine

**Operation:**

PC ← (reg)
(reg) ← (SP)↑

**Condition Codes:**

N: loaded from processor stack
Z: loaded from processor stack
V: loaded from processor stack
C: loaded from processor stack

**Description:** Loads contents of register into PC and pops the top element of the processor stack into the specified register. Return from a non-reentrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC, dst exists with a RTS PC and a subroutine called with a JSR R5, dst, may pick up parameters with addressing modes (R5)↑, X(R5), or @X(R5) and finally exists, with an RTS R5.
### SBC

**Operation:** \((dst) \leftarrow (dst) \cdot (C)\)

**Condition Codes:**
- **N:** set if result < 0; cleared otherwise
- **Z:** set if result 0; cleared otherwise
- **V:** set if \((dst)\) was 100000; cleared otherwise
- **C:** set if \((dst)\) was 0 and \(C\) was 1; cleared otherwise

**Description:** Word: Subtracts the contents of the C-bit from the destination. This permits the carry from the subtraction of two low-order words to be subtracted from the high order part of the result.

**Example:** Double precision subtraction is done by:
- `SUB A0,B0`
- `SBC B1`
- `SUB A1,B1`

### SEC

**Operation:** None

**Condition Codes:**
- **N:** unaffected
- **Z:** unaffected
- **V:** unaffected
- **C:** set

**Description:** Set carry condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

### SEN

**Operation:** None

**Condition Codes:**
- **N:** set
- **Z:** unaffected
- **V:** unaffected
- **C:** unaffected

**Description:** Set negative condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

### SCC

**Operation:** None

**Condition Codes:**
- **N:** set
- **Z:** set
- **V:** set
- **C:** set

**Description:** Set all condition code bits in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

### SEV

**Operation:** None

**Condition Codes:**
- **N:** unaffected
- **Z:** unaffected
- **V:** set
- **C:** unaffected

---

C39
Description: Set overflow condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bit 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if bit 4 = 0.

SEZ
set zero bit
Operation: None
Condition Codes: N: unaffected
Z: set
V: unaffected
C: unaffected
Description: Set zero condition code bit in PSW. Sets and clears condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bit 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator; i.e., sets the bit specified by bit 0, 1, 2 or 3 if bit 4 is a 1. Clears corresponding bits if 4 = 0.

SOB
subtract one and branch (if # 0)
Operation: (R) ← (R) — 1; if this result # 0 then PC ← PC — (2 x offset) if (R) = 0; PC ← PC.
Condition Codes: Unaffected
Description: The register is decremented. If it is not equal to 0, twice the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a six bit positive number. This instruction provides a fast, efficient method of loop control. Assembler syntax is:
SOB R,A

where A is the address to which transfer is to be made if the decremented R is not equal to 0. Note that the SOB instruction cannot be used to transfer control in the forward direction.

SUB
subtract src from dst
Operation: (dst) ← (dst) — (src)
Condition Codes: N: set if result < 0; clear otherwise
Z: set if result = 0; cleared otherwise
V: set if there was arithmetic overflow as a result of the operation, that is if operands were of opposite signs and the sign of the source was the same as the sign of the result; cleared otherwise.
C: cleared if there was a carry from the most significant bit of the result; set otherwise.

Description: Subtracts the source operand from the destination operand and leaves the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. In double-precision arithmetic the C-bit, when set, indicates a "borrow".

Example:
SUB R1,R2
Before | After
---|---
(R1) = 011111 | (R1) = 011111
(R2) = 012345 | (R2) = 001234
N Z V C | N Z V C
1 1 1 1 | 0 0 0 0

SWAB
swap bytes
Operation: Byte 1/Byte 0 ← Byte 0/Byte 1
Condition Codes: N: set if high-order bit of low-order byte (bit 7) of result is set; cleared otherwise
Z: set if low-order byte of result = 0; cleared otherwise
V: cleared
C: cleared
**TST**

**TSTB**

Test dst

\[(dst) \leftarrow (dst)\]

**Condition Codes:**
- N: set if the result is < 0; cleared otherwise
- Z: set if result is 0; cleared otherwise
- V: cleared
- C: cleared

**Description:**
Word: Sets the condition codes N and Z according to the contents of the destination address, contents of dst remains unmodified

**Byte:** Same

**Example:**

**TST R1**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R1) = 012340</td>
<td>(R1) = 012340</td>
</tr>
<tr>
<td>N Z V C</td>
<td>N Z V C</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>0 0 0 0</td>
</tr>
</tbody>
</table>

---

**WAIT**

Wait for interrupt

**Condition Codes:** Not affected

**Description:**
Provides a way for the processor to relinquish use of the bus while it waits for an external interrupt request. Having been given a WAIT command, the processor will not compete for bus use by fetching instructions or operands from memory. This permits higher transfer rates between a device and memory, since no processor-induced latencies will be encountered by interrupt requests from devices. In WAIT, as in all instructions, the PC points to the next instruction following the WAIT instruction. Thus when an interrupt causes the PC and PS to be pushed onto the processor stack, the address of the next instruction following the WAIT is saved. The exit from the interrupt routine (i.e., execution of an RTI instruction) will cause resumption of the interrupted process at the instruction following the WAIT.

---

**SXT**

Sign extend

**Operation:**
- \((dst) \leftarrow 0\) if N-bit is clear
- \((dst) \leftarrow -1\) if N-bit is set

**Condition Codes:**
- N: unaffected
- Z: set if N-bit is clear
- V: cleared
- C: unaffected

**Description:**
If the condition code bit N is set then a -1 is placed in the destination operand; if N bit is clear, then a 0 is placed in the destination operand. This instruction is particularly useful in multiple precision arithmetic because it permits the sign to be extended through multiple words.

**Example:**

**SXT A**

<table>
<thead>
<tr>
<th>Before</th>
<th>After</th>
</tr>
</thead>
<tbody>
<tr>
<td>(A) = 012345</td>
<td>(A) = 177777</td>
</tr>
<tr>
<td>N Z V C</td>
<td>N Z V C</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>1 0 0 0</td>
</tr>
</tbody>
</table>

---

**TRAP**

**Operation:**
- \(\downarrow (SP) \leftarrow PS\)
- \(\downarrow (SP) \leftarrow PC\)
- \(PC \leftarrow (34)\)
- \(PS \leftarrow (36)\)

**Condition Codes:**
- N: loaded from trap vector
- Z: loaded from trap vector
- V: loaded from trap vector
- C: loaded from trap vector

**Description:**
Operation codes from 104400 to 104777 are TRAP instructions. TRAPs and EMTs are identical in operation, except that the trap vector for TRAP is at address 34.

Note: Since DEC software makes frequent use of EMT, the TRAP instruction is recommended for general use.
C2.5.1 Basic Instruction Set Times

### Source and Destination Time

<table>
<thead>
<tr>
<th>MODE</th>
<th>SRC TIME (Word)</th>
<th>SRC TIME (Byte)</th>
<th>DST TIME (Word)</th>
<th>DST TIME (Byte)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1.40μs</td>
<td>1.05μs</td>
<td>2.10μs</td>
<td>1.75μs</td>
</tr>
<tr>
<td>2</td>
<td>1.40</td>
<td>1.05</td>
<td>2.10</td>
<td>1.75</td>
</tr>
<tr>
<td>3</td>
<td>3.50</td>
<td>3.15</td>
<td>4.20</td>
<td>4.20</td>
</tr>
<tr>
<td>4</td>
<td>2.10</td>
<td>1.75</td>
<td>2.80</td>
<td>2.45</td>
</tr>
<tr>
<td>5</td>
<td>4.20</td>
<td>3.85</td>
<td>4.90</td>
<td>4.90</td>
</tr>
<tr>
<td>6</td>
<td>4.20</td>
<td>3.85</td>
<td>4.90</td>
<td>4.55</td>
</tr>
<tr>
<td>7</td>
<td>6.30</td>
<td>5.95</td>
<td>6.65</td>
<td>7.00</td>
</tr>
</tbody>
</table>

**NOTE:** for MODE 2 and MODE 4 if R6 or R7 used with Byte operation, add 0.35 μs to SRC time and 0.70μs to DST time.

### Basic Time

**DOPS (Double Operand Instructions)**

- MOV: 3.50μs 2.45μs
- ADD, SOR, SUB, BIC, BIS: 3.50 4.20
- CMP, BIT: 3.50 3.15
- MOVB: 3.85 3.85
- BICB, BISB: 3.85 3.85
- CMP, BITB: 3.15 2.80

**NOTE:**
- DMO = Destination Mode 0
- DM1-7 = Destination Modes 1 through 7

**SOPS (Single Operand Instructions)**

- CLR: 3.85 μs 4.20 μs
- INC, ADC, DEC, SBC: 4.20 4.90
- COM, NLG: 4.20 4.55
- ROL, ASL: 3.85 4.55
- TST: 4.20 3.85
- ROR: 5.25 5.95
- ASR: 5.60 6.30
- CLR, COMB, NEG: 3.85 4.20
- ROLB, ASLB: 3.85 4.20
- INC, DEC, SBCB, ABCD: 3.85 4.55
- TSTB: 3.85 3.50
- RORB: 4.20 4.90
- ASRB: 4.55 5.95
- SWAB: 4.20 3.85
- SXT: 5.95 6.65
- MFPS (1067DD): 4.90 6.65
- MTPS (1064SS): 7.00 7.00*

*For MTPS use Byte DST time not SRC time.
*Add 0.35 μs to instr. time if Bit 7 of effective OPR = 1.

---

**C2.5 INSTRUCTION TIMING**

The execution time for an instruction depends on the instruction itself, the modes of addressing used, and the type of memory referenced. In most cases the instruction execution time is the sum of a Basic Time, a Source Address (SRC) Time, and a Destination Address (DST) Time.

**INSTR. TIME = Basic Time + SRC Time + DST Time.**

All timing information is in microseconds, unless otherwise noted. Times are typical; timing can vary ±20 percent. A 350ns microcycle is assumed.

Timing information for the EIS and FIS Instruction Sets is different from the Basic Instruction Set, and is therefore in a separate section.
### C2.5.3 FIS Instruction Times

**INST. TIME = BASIC TIME + SHIFT TIME TO ALIGN BINARY POINTS + SHIFT TIME FOR NORMALIZATION.**

**EXponent Difference**

<table>
<thead>
<tr>
<th>EXponent Difference</th>
<th>ALIGN BINARY POINTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 7</td>
<td>2.45 (\mu s) per shift</td>
</tr>
<tr>
<td>8 - 15</td>
<td>3.50 + 2.45 (\mu s) per shift over 8</td>
</tr>
<tr>
<td>16 - 23</td>
<td>7.00 + 2.45 (\mu s) per shift over 16</td>
</tr>
</tbody>
</table>

**NORMALIZATION**

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>BASIC TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD</td>
<td>42.1 (\mu s)</td>
</tr>
<tr>
<td>FSUB</td>
<td>42.4</td>
</tr>
<tr>
<td>FMUL</td>
<td>74.2 to 80.9 (\mu s) if either argument has only 7 bits of precision, i.e., the second word of the 32 bit argument is 0.</td>
</tr>
<tr>
<td>FDIV</td>
<td>151 (\mu s) typical</td>
</tr>
<tr>
<td></td>
<td>232 (\mu s) worst case</td>
</tr>
</tbody>
</table>

**IF** new PS has bit 4 or bit 7 set add 0.35 \(\mu s\) for each +If new PS has bit 4 (T bit) set add 2.10 \(\mu s\)

### C2.5.4 DMA (Direct Memory Access) Latency

DMA latency, which is the time from request (BDMRL) to bus mastership for the first DMA device, is 6.45 \(\mu s\), maximum. This time is the longest processor DATIO cycle which occurs for an ASR instruction with destination modes of 1 through 7. DMA requests are honored during memory refresh by the processor.

### C2.5.5 Interrupt Latency

If processor is performing memory refresh:

- Time from interrupt request (BIRQ L) to acknowledgement (BIAK L) 118 \(\mu s\) max
- Time from acknowledgement (BIAK L) to fetch of first service routine instruction +16.5 \(\mu s\) max
- Total time from request to first service routine instruction 134.5 \(\mu s\) max

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>BASIC TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL</td>
<td>24.0 to 37.0 (\mu s)</td>
</tr>
<tr>
<td></td>
<td>64.0 (\mu s) Worst Case</td>
</tr>
<tr>
<td>DIV</td>
<td>78.0 (\mu s) Worst Case</td>
</tr>
<tr>
<td>ASH (RIGHT)</td>
<td>10.1 + 1.75 per shift</td>
</tr>
<tr>
<td>ASH (LEFT)</td>
<td>10.8 + 2.45 per shift</td>
</tr>
<tr>
<td>ASHC (RIGHT)</td>
<td>10.1 + 2.80 per shift</td>
</tr>
<tr>
<td>ASHC (LEFT)</td>
<td>10.1 + 3.15 per shift</td>
</tr>
</tbody>
</table>
If processor is not performing memory refresh:
Time from interrupt request (BIRO L) to acknowledgement (BIAK L) 27.6 µs max
Time from acknowledgement (BIAK L) to fetch of first service routine instruction +16.5 µs max
Total time from request to first service routine instruction 44.1 µs max

Note:
During all EIS and FIS instructions, device and event interrupt requests are periodically scanned. If present, the instruction is aborted and all processor state information is backed up to the beginning of the instruction. After the interrupt is processed, the KEV11 instruction is re-executed from the beginning. Caution should be observed with the frequency of interrupts; if the frequency is too high, an EIS or FIS instruction will never complete. It is suggested a maximum frequency of 3300 interrupts per second be assured if the EIS or FIS instruction set is being executed.
The 8510 contains 28-K words (56-K bytes) of read/write memory. This main memory is used for graphics display storage as well as data processing storage. The memory has a two-port structure; graphics display refresh is performed by a video controller. The system bus is not used for graphics display refresh; the result is that data processing throughput is only reduced by a maximum of 8% (worse case) during graphics display refresh. Typical throughput degradation is less than 2%.

The system memory organization is shown in Figure D-1. The processor can directly address 32-K words. Banks 1 through 6 of the address space are used for graphics storage. One full graphics picture requires 4800 words.

The graphics picture can be divided into 3 zones; each zone requires 1600 words.

Bank 7 of the address space is used for peripheral I/O addressing. A ROM, on the Floppy Disk Controller module, is addressed from a location in Bank 7; this ROM contains the beginning of a bootstrap program. The remainder of the bootstrap program resides on the operating system diskettes. When the Boot ROM is addressed, (during power-on, power fail/restart or reboot), it will cause the diskette portion of the bootstrap program to be loaded into Bank 0.

Bank 7 locations are also used to address a character generator RAM and a character page RAM on the Video Controller module. The character generator RAM is used to store 192 blocks of 8x10 dot patterns; these patterns are used to construct text characters. The character page RAM is used to store the text characters for the display. The page RAM can store 2000 characters.
Bank 0 is used for vector addresses and the continuation of the bootstrap program. The following is a list of reserved locations in Bank 0.

**Reserved low memory, trap and interrupt vectors**

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Reserved</td>
</tr>
<tr>
<td>004</td>
<td>Bus timeout &amp; illegal instructions (eg. JMP R0)</td>
</tr>
<tr>
<td>010</td>
<td>Illegal &amp; reserved instruction</td>
</tr>
<tr>
<td>014</td>
<td>BPT instruction &amp; T bit</td>
</tr>
<tr>
<td>020</td>
<td>IOT instruction</td>
</tr>
<tr>
<td>024</td>
<td>Power Fail</td>
</tr>
<tr>
<td>030</td>
<td>EMT instruction</td>
</tr>
<tr>
<td>034</td>
<td>Trap instruction</td>
</tr>
<tr>
<td>040</td>
<td>through 056 Reserved for system communication</td>
</tr>
<tr>
<td>060</td>
<td>Console input Device</td>
</tr>
<tr>
<td>064</td>
<td>Console Output Device</td>
</tr>
<tr>
<td>074</td>
<td>Console Emulator, Alt.</td>
</tr>
<tr>
<td>100</td>
<td>Vertical Retrace, Start</td>
</tr>
<tr>
<td>120, 124</td>
<td>Serial Interface Unit 1</td>
</tr>
<tr>
<td>130, 134</td>
<td>Serial Interface Unit 2</td>
</tr>
<tr>
<td>150, 154</td>
<td>Serial Interface Unit 3</td>
</tr>
<tr>
<td>164</td>
<td>Console Emulator</td>
</tr>
<tr>
<td>174</td>
<td>Console Emulator, Alt.</td>
</tr>
<tr>
<td>200</td>
<td>Line Printer 0</td>
</tr>
<tr>
<td>240</td>
<td>Line Printer 1</td>
</tr>
<tr>
<td>244</td>
<td>FIS Error Trap</td>
</tr>
<tr>
<td>250</td>
<td>QX Floppy Disk</td>
</tr>
<tr>
<td>300, 304</td>
<td>Parallel Interface Unit 0</td>
</tr>
<tr>
<td>310, 314</td>
<td>Parallel Interface Unit 1</td>
</tr>
<tr>
<td>320, 324</td>
<td>Serial Interface Unit 4</td>
</tr>
<tr>
<td>330, 334</td>
<td>Serial Interface Unit 5</td>
</tr>
<tr>
<td>340, 344</td>
<td>Serial Interface Unit 6</td>
</tr>
<tr>
<td>350, 354</td>
<td>Serial interface Unit 7</td>
</tr>
</tbody>
</table>

**D2. VIDEO CONTROLLER**

The Video Controller produces the display geometry shown in Figure D-2. Two distinct pictures are controlled: a 320 dot x 240 dot graphic picture and a 1920 (maximum) character picture. Both pictures can be displayed simultaneously on a 240 line, non-interlaced, raster scan monitor, typically the 8532-1 unit.

The dots in a graphics picture are equally spaced in the horizontal and vertical directions; the dots in a character picture are unequally spaced, as shown in Figure D-2. On a 12 in. monitor, the graphic picture dots are on 0.025 in. centers; the character picture dots are on 0.025 inches in the vertical direction and 0.0125 in. in the horizontal direction. This arrangement causes every other character dot to be coincident with a graphics dot.

Each line of a graphics picture requires 20 words of storage. Each bit of a word corresponds to a dot; the LSB of the word corresponds to the leftmost dot of the group. The 20 memory words of a line correspond to 320 dots; the 240 lines of a picture require 4800 words of storage. Each third of a picture can be blanked; this causes the minimum graphics picture memory allocation to be 1600 words (per picture) in main memory.

A character picture is organized as 640 dots wide x 240 dots high. Each character is formed in an 8 dot wide x 10 dot high matrix. This allows 1920 character positions in a 24 line, 80 character per line format. Note that the character examples in Figure D-2 show a 5 x 7 dot character and an 8 x 10 dot character. The 5 x 7 dot matrix is typically used to provide spacing between upper/lower case letters; the 8 x 10 dot matrix can be used to create special symbols such as cursors, line segments, etc. A 2-K byte character generator RAM, (on the Video Controller module), can store 192 blocks of 8 x 10 dot patterns.

A 2-K byte character page RAM (also on the Video Controller module) can store 2000 characters; 1920 characters will be displayed in the 24 line, 80 character per line format, the remaining 80 characters represent a hidden, 25th line. This 25th line is provided to allow continuous scrolling (moving the body of text up or down, one character line at a time) on the display. The Video Controller also supports panning (moving the body of text up or down one raster line at a time).

Both the graphics picture and character picture can be selectively blanked. For blanking control, the display is divided into three horizontal zones: 80 lines by 320 dots for the graphics picture or 8 rows of 80 character blocks each for the character picture. Each zone may be selectively blanked or displayed. Blankings of any one character picture zone is mutually independent of the blanking of any one graphics picture zone. When a graphics picture is blanked, the corresponding area of the graphics display buffer in main memory is not read during refresh, thus reducing the buffer storage size. If all zones of the graphics display buffer are blanked, no graphics refresh occurs.
Figure D-2 Display Geometry
The Video Controller supports keyboard input from the 8532-2 unit, or similar devices. Programmable audio tones, produced by a speaker in the 8532-1 Monitor, are controlled by circuitry on the Video Controller module. This module also supports emulation of a serial interface. I/O registers, on the Controller, may be programmed exactly like a serial interface and, when supported by emulation software, will drive the character display like a terminal.

The 8510 unit is shipped with a Video External Interface Board (EIB) installed. This EIB connects the 8532-1 Monitor and the 8532-2 Keyboard to the 8510 Video Controller module. A switch, (KBD/EML), on the Video EIB, assigns the 8532-1 Monitor and 8532-2 Keyboard as the system console or as a distinct peripheral. Normally, this switch is in the OFF (STD) position to use the 8532-1 and 8532-2 as the system console. If another device, (typically a serial interface), is to be used as the system console, this switch must be set to ON (ALT). Switches on the Asynchronous Serial Interface EIB (see Appendix F) can then be programmed to allow the attached peripheral to function as the system console.

A composite signal (horizontal & vertical synchronization, graphics video and character video) is available at a BNC connector on the Video External Interface Board (EIB) on the 8510 unit. The waveform is shown in Figure D-3. This signal can be used to drive a composite video monitor other than the 8532-1 unit. The monitor should have a bandwidth of at least 6 MHz (@ 3dB). The output impedance at the composite video BNC connector is 75 ohms; to preserve the waveform and minimize reflections, a matched impedance transmission connection should be used, as suggested in Figure D-3. The monitor must contain video, horizontal and vertical separation circuits.

The composite video signal is similar to EIA RS 170 requirements. The exception is that a non-interlaced, 240 visible line system is used. There are also slight differences in horizontal equalization timing during the vertical retrace period.

The Video Controller (quad height) module is attached to the Memory module through short ribbon cables. The Memory module plugs into the 8510 backplane.

**Figure D-3** Composite Video Waveform at 8510 Video EIB BNC
D2.1 VIDEO CONTROLLER I/O CONTROL

There are 5 status/control registers and 3 data buffers on the Video Controller that are used for I/O control. These registers and buffers are accessed via locations in bank 7 of the processor address space. The character page RAM and character generator RAM are also accessed via locations in bank 7. The 4800 word graphics buffer can be located anywhere in banks 1 through 6 of the address space. The KBD/EML switch on the Video EIB selects the address (and interrupt vectors) of certain registers and buffers. A listing of all addresses applicable to the Video Controller is as follows:

(NOTE: All addresses are in octal.)

<table>
<thead>
<tr>
<th>KBD/EML Switch</th>
<th>OFF (STD)</th>
<th>ON (ALT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keyboard Status Register KSR</td>
<td>177560</td>
<td>177760</td>
</tr>
<tr>
<td>Keyboard Data Buffer KDB</td>
<td>177562</td>
<td>177762</td>
</tr>
<tr>
<td>Emulator Status Register ESR</td>
<td>177564</td>
<td>177764</td>
</tr>
<tr>
<td>Emulator Data Buffer EDB</td>
<td>177566</td>
<td>177766</td>
</tr>
<tr>
<td>KSR Interrupt Vectors</td>
<td>60</td>
<td>70</td>
</tr>
<tr>
<td>ESR Interrupt Vectors (Read)</td>
<td>64</td>
<td>74</td>
</tr>
<tr>
<td>ESR Interrupt Vectors (Write)</td>
<td>164</td>
<td>174</td>
</tr>
<tr>
<td>Graphics Address Register GAR</td>
<td>177740</td>
<td></td>
</tr>
<tr>
<td>Video Index Register VIR</td>
<td>177742</td>
<td></td>
</tr>
<tr>
<td>Video Control Register VCR</td>
<td>177744</td>
<td></td>
</tr>
<tr>
<td>Character Page Buffer (RAM)</td>
<td>160000 through 167777</td>
<td></td>
</tr>
<tr>
<td>Character Generator Buffer (RAM)</td>
<td>160000 through 167777</td>
<td></td>
</tr>
<tr>
<td>Graphics Buffer (Main Memory)</td>
<td>200000 through 157777</td>
<td></td>
</tr>
</tbody>
</table>

D2.1.1 Graphics Address Register

The format of the Graphics Address Register is shown in Figure D-4. This register must be loaded with the starting address of the graphics buffer. The starting address must be even-valued (on a word boundary). If any of the three 1600 word display zones have been blanked, (by certain bits in the VCR), the value loaded into the GAR must still be an address pointing to the beginning of the first zone, as if none were blanked. Unblanked zones must be in Banks 1 through 6; however, blanked zones can be in Banks 0 or 7.

D2.1.2 Video Control Register

The format of the Video Control Register is shown in Figure D-5. As indicated, bits in the low byte control graphic and character display blanking and Character Page-Character Generator Buffer selection. Bits 8 & 11 are the only other bits used; all other bits are “don’t care” (can be “1”s or “0”s). The frequency of the tone controlled by bit 8 is a function of the rate at which it is written on (“1”) or off (“0”); that is, bit 8 is used to create a pulse train whose envelope determines the resultant frequency.

D2.1.3 Video Controller Buffers

The Character Page and Character Generator Buffers are both mapped onto the same 4-K bytes of address space (locations 160000 through 167777). Bit 7 of the VCR controls which buffer is selected.
D2. 1. 3. 1 Character Generator Buffer

The address format for the Character Generator Buffer is shown in Figure D-6. There are 1920 addressable byte locations in this buffer. Each location is used to store an 8-dot pattern. Ten of these dot patterns are required for each 8-wide by 10-high dot matrix of a character; as a result, 192 distinct characters can be designated under software control.

The scan line bits of the Character Generator address correspond to the 10 rows of the dot matrix; because the monitor raster scanning is from the top, down (and left to right), the all-zeroes state of these bits correspond to the top-most row of a dot matrix. The LSB of each output byte corresponds to the left-most dot of a matrix row; a “1” level illuminates a dot location.

Bits 4 through 11 are for character coding; each allowed pattern of these bits, when combined with the 10 codes of the scan line bits 0 through 3, select the ten 8-dot output bytes that form a character. Bits 4 through 11 are restricted to the 192 codes contained in the 40 through 177 and 240 through 377 (octal) ranges. The codes 40 through 177 are the codes for the 96 (non-control function) standard ASCII character set.

A page of text on a monitor is organized as 24 lines (or rows) of 80 characters each. As shown in Figure D-7, bits 0 through 6 address the character position in a row of text; the all-zeroes state of these bits correspond to the left-most position (column) of a row. Bits 7 through 11 address the text row; the all-zeroes state of these bits correspond to the top-most row of text. The 30 (octal) state of these bits correspond to a 25th, hidden row of text.

Figure D-7 Page Buffer Address Format

D2. 1. 4 Video Index Register

The format of the Video Index Register is shown in Figure D-8. The VIR is used to pan and scroll the text on a monitor. Loaded into the VIR are the initial values of the (character dot matrix) scan line number and (text page) row number. These values are used at the start of the visible raster scan. The VIR scan line bits (0 through 3) are used as the initial value for the scan line address bits of the Character Generator Buffer (see Figure D-6). The VIR page row bits 8 through 12 are used as the initial value for the Character Page Buffer row address bits (see Figure D-7). These initial addresses are then incremented as the visible raster progresses to the end of its frame; the column address of the Character Page Buffer is also cycled through its range every time the page row address is incremented. The result is that a page of text (1920 characters, if available) is displayed on the monitor. If the VIR is loaded with a lower-than-previous value for the page row number, the text will scroll downward on the display. Bits 4 through 7 and 13 through 15 of the VIR are “don’t care” (can be “1” or “0”).

Figure D-8 Video Index Register (VIR)
D2. 1. 5 Keyboard Interface

The Video Controller contains an interface to the 8532-2 Keyboard Unit. This interface consists of a Keyboard Data Buffer, a Keyboard Status Register and interrupt generation logic. The formats of the KDB and KSR are shown in Figures D-9 and D-10.

A keyboard output code (see Figure 9-1) is loaded into the KDB by the activation of a strobe signal from the Keyboard Unit, which in turn, was initiated by a keystroke. The DONE (Data available) bit in the KSR will be set if the KSR Interrupt Enable bit is set, an interrupt will be requested. When acted upon, the request will cause the processor to vector to location 60 (or 70), the keyboard service routine. The processor will read the KDB and clear the DONE bit in the KSR.

![Figure D-9 Keyboard Data Buffer (KDB)](image)

When a word is written into the EDB, the ESR DONE bit (bit 7) will be cleared, indicating that data is available. An interrupt to vector 164 (or 174) is also generated. This request, an EDB-read service routine, will be acted upon immediately, independent of the state of the ESR Interrupt Enable bit (bit 6). This allows the emulation software to read and transfer the contents of the EDB. Once the EDB is read, the ESR DONE bit will be set. If the ESR Interrupt Enable bit is set at this time, an interrupt to vector 64 (or 74) will be requested in approximately 450 microseconds (7 horizontal raster lines). This request alerts the emulation software that another word can be written into the EDB. The 450 microsecond delay regulates the transfer rate of the emulated serial channel to be consistent with the transfer rate of the emulated console.

A line clock latency bit (bit 11) is available in the ESR for timing reference. This bit is set during raster lines 240 through 247 (the beginning of the vertical retrace interval). This bit signifies that there will still be 12 lines (approximately 770 microseconds) left in the vertical retrace interval. This bit can also be used as a “done” bit for timing algorithms.

![Figure D-11 Emulator Data Buffer (EDB)](image)

D2. 1. 6 Control Console Emulation

The Video Controller also contains hardware to support the emulation of a serial console device. An Emulation Data Buffer and Emulation Status Register are provided; their formats are shown in Figures D-11 and D-12. The EDB provides temporary word storage, that, in conjunction with software, can be used as a transfer device to emulate any desired control console function.

![Figure D-12 Emulator Status Register (ESR)](image)
D2. 1. 7 Vertical Retrace Start Interrupt

The Video Controller continuously requests an interrupt through vector 100 at the start of the vertical retrace of the raster. This interrupt may not be simultaneous with the leading edge of the line clock latency bit, as higher priority events (e.g., memory refresh), may delay recognition of the request. For critical applications requiring that all interrupt service activity be completed within vertical retrace, while the screen is inherently blanked, the interrupt latency bit must be used.
APPENDIX E. DISKETTE CONTROLLER REFERENCE GUIDE

E1. GENERAL DESCRIPTION

The 8510/a system utilizes flexible (floppy) 8 in. magnetic diskettes for mass memory. A floppy Diskette Controller module, in the 8510 unit, can control up to four diskette drives. The 8510, 8512 and 8515 units each contain a diskette drive assembly. The drives in the 8512 and 8515 units are connected to the diskette controller in the 8510 by means of External Interface Boards (EIBs) mounted on the rear of each unit. Sections 2 & 4 of this document describe the installation.

The diskettes are IBM compatible: data written on a diskette can be read by an IBM 3740 system; conversely, diskette data written by an IBM 3740 system can be read by a TERAK 8510/a system. The following file format is defined by IBM.

Reserved Track : 1
Index Tracks : 1
Data Tracks : 73
Spare Tracks : 2
Sectors per track : 26
Data bytes per sector : 128
Sectors per diskette : 1924

The file format used by TERAK is slightly different and operating system dependent. Refer to TERAK software documentation for specifics.

The drive assemblies provide the following mechanical characteristics:

- Tracks per inch: 48
- Total no. of tracks: 77
- Inside track radius: 2.029 in.
- Read/write track width: 0.012 in.
- Rotational speed: 360 RPM ±2.5%
- Rotational direction (recording side): CCW
- Average latency: 83.3 milliseconds

Access Times:
- Track to track: 6 Milliseconds (step time, minimum)
- Head settling time: 24 milliseconds (at last step, maximum)
- Head load time: 50 milliseconds (from head down command, maximum).

The 8510/a diskette drive system recording mode is soft-sectored, double frequency modulation (FM). The read and write circuitry is designed to record and recover data interchangeably with an IBM 33FD, as applied in the IBM 3740 system. The interface provides write current control to meet these IBM requirements. The 8510/a drive system is designed to the following recording characteristics:

- Maximum bits/diskette: 2.7 × 10^8 (formatted)
- Maximum bits/track: 26,624 (formatted)
- Recording density: 6,621 bits/radian (3,248 bits/in. inside track)
- Data Transfer rate: 250-K bits/second
- Maximum error rates:
  1 recoverable error per billion bits
  1 non-recoverable error per trillion bits

These error rates exclude external causes, such as diskette defects or contamination. A non-recoverable error is defined as an error that persists after the error recovery procedure is performed. The error recovery procedure consists of 10 retries to read the record in error.

The 8510/a Diskette Controller also provides a means for automatic bootstrap of operating systems or user software from a diskette. This module supports a 64 word bootstrap. The Controller is addressed via two locations in Bank 7 of the LSI-11 address space.

The Controller provides the electronics necessary to interface the diskette drive to the LSI-11 data bus (Q bus) plus record and recover information under the IBM format.

Write Protect Option

If a disk drive is installed with the Write Protect option, the write electronics are disabled only if a hole is provided on the jacket of a diskette. When the diskette is inserted in the 8510, the hole is positioned in a LED/photo transistor sensor assembly. If the hole is provided on the jacket, the light passes through it and activates the photo transistor circuit which disables the write electronics. If the hole is not provided, the photo transistor is not activated and the write operation can be performed on the diskette.

An interface status register bit indicates whether or not the diskette is write protected.

E2. PROCESSOR INTERFACE PROTOCOL

General

The Diskette drive Controller provides the electronics necessary to interface the diskette drive to the processor data bus plus record and recover information under the IBM format. In addition, the Controller contains 64 words (16 bits) of Read Only Memory for initial system bootstrap. Up to four disk drive units can be supported. Due to the daisy chain structure of the drive interconnect, only one drive may be addressed at a time.
Processor software support is required for the following functions:

Head initialization to Track 00, head positioning on each of the four possible drives (stepping head in and out) and head step settling timing.

Head down and settling.

Low write current selection when recording inside of track 43.

Location of the desired sector on a track.

Loading and unloading one sector (128 bytes) of information via a data buffer.

The interface consists of two device registers addressable on the processor data bus; the QX Control and Status Register (QXCS) and the QX Data Buffer (QXDB). QXDB is a 64 word (128 bytes) buffer; data is transferred to and from the disk by the QXDB. The processor writes data to be recorded into the buffer and reads recovered data from the buffer. Data is read or written as 64 consecutive 16 bit words.

Each reference to QXDB increments to the next word. In general, the buffer is initialized to the first word whenever QXCS is referenced. During the location of a sector on a track, QXDB is also used to transfer track address and sector address to the LSI-11. The following are the definitions of QXCS and QXDB and rules governing their use.

**E2. 1 QX Control and Status Register (QXCS)**

The format of this register is shown in Figure E-1; this register is located at 177000 (octal). While an operation is in progress, the controller will not respond to any other operations except QXCS-Read until “Done”. This includes references to the resident bootstrap Read Only Memory. All attempts will result in a Bus Fault trap through location 4. If altering any bit, all bits must be reestablished even if no change is desired. QXCS is word oriented. Byte addressing will be treated as word addressing.

The bit functions of the QXCS are as follows;

**QXCS Control Operations**

Bits 9 & 8: Drive unit Select (Binary coded drive select lines)

Bit 6: Interrupt Enable (When set, will enable an interrupt to occur through location 250 (octal) upon completion of an operation or when an error occurs.)

Bit 5: Low Current (Must be reset when writing on tracks 0-43 (decimal), 0-53 (octal), and set for tracks 44-76 (decimal), (54-114 octal). Ignored during read operations.

---

**Figure E-1** Diskette Controller Control & Status Register (QXCS)
Bit 4: Head Down

A. When set indicates the head is in contact with the diskette. If not previously loaded, allow 50mS for the head to load and settle before attempting read or write operations. During stepping operations, it is recommended the head be loaded approximately 4 tracks from the final destination. This is computed from:

\[
\text{(50mS load settling - 30mS seek settling)} \frac{6mS}{6mS} = \text{approx. 4 tracks}
\]

B. The head will unload under processor control if the bit is reset. The head will unload automatically if: (1) the drive door is opened, or (2) within 500.0 to 666.8mS (3 to 4 disk revolutions) following the completion of an operation if a new operation is not started. Any reference to QXCS will reset the time out.

NOTE: The drive door/head interlock is performed by the disk drive and will not be reflected in the QXCS register.

C. Head control is a function of “Unit Select”. Selection of a new drive will unload the head on the deselected drive.

Bits 3, 2 and 1: Function Command

Binary coded command lines. Completion of a command or occurrence of an error sets “Done” (bit 7) and/or interrupts through location 250 base 8. The operation is performed once per “Command Enable” (bit 0). The codes are:

0) No Op: No disk drive operation. Command completes within 400mS.

1) Real Time Clock: No disk drive operation. Command completes within 1.8 to 2.2mS (2.0 nominal) regardless of drive ready status (Error Condition bit 15).

2/3) Step In/Step Out: Moves the head one track position toward/away from the center of the disk. If re-executing, wait 6mS for track to track access. Allow an additional 24mS for track settling when the desired track is reached or if changing directions (6mS + 24mS = 30mS total on the last step). Verify track number before attempting to read or write. The real time clock function command is provided to support these timing requirements.

NOTE: When stepping after a write command, the step will not be performed until after the track trim erase has been turned off (approximately 600 mS after “Done”). This time should be accounted for in head settling when stepping after write.

4) Read Track/Sector ID: Detect any address mark, then load the track and sector identity into QXDB at location 177002 (octal). If no address mark is found in 3 to 4 revolutions of the diskette, “No Sync” (Error Condition bit 14) will be set and the command terminated.

5) Read Data: Detect any data mark, then load the sector data into the data buffer. If the command is attempted at any time except within 300 mS of completion of “Read Track/Sector”, “Late Command” (Error Condition bit 13) will be set and the command terminated. Detection of a Delete Data Mark will set “Delete Data” (Error Condition bit 10) and the command will continue to completion. If no Data Mark or Delete Data Mark is found within 1mS, “No Sync” (Error Condition bit 14) will be set and the command terminated.

6) Write Data: Sector data previously loaded into the data buffer, is written on the disk. If the command is attempted at any time except within 300 mS of completion of “Read Track/Sector”, “Late Command” (Error Condition bit 13) will be set and the command terminated.

7) Write Delete Data: Same as “Write Data” except a Delete Data Mark will be written preceding the data instead of a Data Mark.

Bit 0: Command Enable

Setting this bit causes the command indicated by the Function Command code bits 3 through 1 to be executed on the selected drive. Once enabled, the Controller will not respond to any operation except QXCS-Read until “Done”. Attempts to write QXCS, reference QXDB, or the Bootstrap Read Only Memory will result in a Bus Fault trap through location 4.

QXCS Error Conditions

Any error condition (bits 15:10), once set, will remain set until QXCS is written. When QXCS is written these bits are cleared.

Occurrence of any error (except “Delete Data”) will set “Done” and interrupt through location 250 (octal) if “Interrupt Enable” (QXCS 6) is set.

Bit 15: Drive Not Ready/Lost Ready

A. Indicates selected drive is not loaded and ready to use or selected disk drive was disturbed during a command. If awaiting a status change, QXCS must be periodically written until this bit is no longer set.

B. Also set when any bit from 14 thru 10 is set.
Bit 14: File Unsafe/No Sync

A. File unsafe: During write operations, this bit indicates the occurrence of one of the following conditions which may jeopardize data integrity:
   (1) Write gate and no write data.
   (2) Write gate and no write current.
   (3) Write gate and no write enable (option).
   (4) Write gate and step.
   (5) Write gate and head not loaded.
   (6) Write gate and no erase gate.

B. No Sync: During read operations, valid IBM format was not detected within 3 to 4 revolutions of the disk.

Bit 13: Late Command

Read or write data command did not arrive within 300 μS after completion of the "Read Track/Sector ID" command.

Bit 12: CRC Error

Information read from the diskette did not generate the same check characters as were generated when data was written on the diskette.

Bit 11: Write Protect Error. Diskette file protect is enabled, (option).

Bit 10: Deleted Data. Delete data mark was detected during sector read command.

QXCS Status Operations

Bit 7: Done
Indicates Controller is ready to receive a new command. When clear, the Controller will not respond to any operation except QXCS read. Attempts to write QXCS, to read or write QXDB, or to read the bootstrap ROM, will result in a Bus Fault trap through location 4.

Bit 9: Track 00
Indicates the selected drive's read/write head is positioned over track 00.

E2.2 QX Data Buffer (QXDB)

The format of this register is shown in Figure E-2; this register is located at 177002 (octal).

QXDB Track/Sector Information

Track and Sector information is available in QXDB following a "Read Track/Sector" command; however, this information is only available during the 300 μS interval following completion of a "Read Track/Sector" command, (the period during which a "Read Data" or "Write Data"/"Write Delete Data" must be issued to avoid a "Late Command" error condition). During this interval, QXDB is not available for transfers to/from the 64 word buffer. Also during this interval, the buffer is not initialized to the first word with a QXCS reference and referencing QXDB will not disturb the 643 word data buffer.

Bit 15 through 8: Sector Address
Indicates the sector passing beneath the read/write head (0-26 decimal or 1-32 octal).

Bits 7 through 0: Track Address
Indicates the track over which the read/write head is positioned (0-76 decimal or 0-114 octal).

QXDB Read/Write Data

Data is loaded/unloaded, to/from the data buffer through QXDB as 64 consecutive 16 bit words at any time except during the 300 μS following a "Read Track/Sector" command or during any command.

Each reference to QXDB increments to the next word in the buffer. During buffer reading, however, the Diskette Controller reads one word ahead, in anticipation of the next sequential read request. Therefore, alternation of reads and writes will result in every third word being written.

QXDB is word oriented; byte addressing will be treated as word addressing.
The buffer is initialized to the first word whenever QXCS is referenced, except when "Track/Sector ID" is available.

The 128 bytes of the sector are mapped into the 64 words (16 bits each) of the buffer as follows:

- Counting the 128 consecutive bytes of a sector from 1, the odd bytes are mapped into the lower consecutive bytes (bits 7 through 0); the even bytes are mapped into the upper consecutive bytes (bits 15 through 8). The effect of this mapping is to place the even (low order) byte of words transferred to/from memory, from/to the disk, as the physically leading byte on the disk.
- Bits 15 through 8: Upper Read/Write Data Bytes. Sixty-four consecutive EVEN bytes to/from a sector, counting sector bytes from 2 to 128, decimal.
- Bits 7 through 0: Lower Read/Write Data Bytes. Sixty-four consecutive ODD bytes to/from a sector, counting sector bytes from 1 to 127, decimal.

E5. ERROR RECOVERY

To guard against degradation from imperfection in the media, no more than 4 attempts to write a record should be made when read after write errors are encountered. In the event a record cannot be successfully written with 4 attempts, it is recommended that the sector or track be labeled defective and an alternate sector or track be used. If more than 2 defective tracks are encountered, it is recommended the diskette be replaced.

In the event of a read error up to 10 attempts should be made to recover with re-reads. If, after 10 attempts, the data was not recovered, step the head one track away in the same direction and then re-position to recover the data.

Unloading the head when not transferring data will increase the data reliability and extend diskette life. The Controller will lift the head automatically if a new command is not received within 3 to 4 revolutions of the diskette.

E6. BOOTSTRAP SYSTEM

The Diskette Controller supports a read only memory for system bootstrapping and serialization. At absolute location 173000 and extending through location 173176 is the read only memory containing the 8510 bootstrap, (location 173000 thru 173174) and provisions for the system serial number (location 173176). A restriction on the use of this memory is that any reference to locations 173000 thru 173176 while a Controller command is in progress will result in a bus fault or loss of data. For those reasons, any reference to the Controller read only memory must be done carefully to preclude simultaneous disk I/O activity. In particular, location 173176 of the read only memory is reserved for the system serial number; it can contain a binary number unique to each 8510 processor, and can be used as required by the system software, provided the above precaution is observed. The 8510 bootstrap is initiated when:

- Power is initially applied to the 8510
- A power fail restart is triggered by a line voltage fluctuation
- The 8510 power switch is pressed to the upward position and released
- Software transfers control to location 173000

E4. POWER UP

Initial position of the read/write head with respect to data tracks is indeterminate immediately after application of power. In order to assure proper positioning of the read/write head prior to any read/write operation, a Step Out operation should be performed until Track 00 (QXCS Bit 9) is set, or a single step (to align the head) followed by a "Read Track/Sector" command.
Any of the above will start the processor at absolute location 173000. A listing of the code in the read only memory is presented in Figure E-3. Since the execution of instructions from the read only memory and controller I/O activity are incompatible, the bootstrap first moves itself into low memory, at locations 10000 through 10174, and then enters this code. This bootstrap routine will then attempt to load sector 1 of track 1, from the diskette in Drive Unit QX0, into memory locations 0 thru 176. If the drive is not ready when the bootstrap is started, the boot will simply wait for a diskette to be inserted, and the drive door closed before proceeding. If I/O errors are encountered during this read activity, retries will be attempted up to a finite limit. Each retry will jog the disk head. If excessive I/O errors are encountered, the bootstrap routine will hang the processor, and no error message will be printed on the console. Once sector 1 has been successfully loaded, the contents of location 0 (corresponding to the first word of sector 1) is verified against a fixed validation code (0100001). If the correct validation code is not found, the bootstrap routine will hang the processor and no error message will print on the console. If the correct validation code is found, control will be transferred from the bootstrap routine to location 0.

At this stage of the bootstrap, any user software previously loaded into sector 1, track 1 of the diskette will be executed. The first instruction (at location 0) must be a “MOV R0, R1”, which is the validation code.

The bootstrap routine in locations 10000 through 10174 has been designed such that it may also be used as a read only driver by more advanced stages of the bootstrap. Table E-1 defines the entry and exit conditions for the use of this routine. Note that all processor registers are used, including the stack pointer (SP). Control is initially transferred to location 0 with all interrupts locked out. It is essential that interrupts and any other activity requiring the stack be locked until the bootstrap routine is no longer required (and the SP is correctly loaded). Note also that the bootstrap routine re-checks the validation code in location 0 each time it is called. The correct code must be left in location 0 until the bootstrap routine is no longer required. Last, note that locations 10000 thru 10174 must not be modified (e.g., by loading the advanced bootstrap) until the bootstrap routine is no longer required.

Table E-1. Entry and Exit Conditions for Bootstrap Routine

| Entry: | location 10110 (absolute) |
| Exit: | location 0 (absolute) |
| Call: | JMP @#10110 |
| With: | R 5 = Sector to be loaded (1 thru 31 octal) |
| With: | R1 = Buffer address |
| Return: | CLR PC |
| With: | R0 = first word above end of buffer |
| With: | R1 preserved |
| With: | R5 preserved |

Errors: Re-tries of any read request are automatic. If excessive I/O errors are encountered, the bootstrap routine will hang the processor. Errors are cumulative from the start of the bootstrap.

Note: All registers are used (including SP) and must be modified by user code with the exception of R0, R1 and R5. Location 0 must retain a 010001 code which is a MOV R0, R1 instruction. Thus, R1 will be updated to ascending sequential buffers unless the user code modifies R1. Sectors may be loaded in any order, but will be read only from the track 1 of unit 0.

Since most operating system bootstraps require more code that can be loaded into one sector, additional code is typically loaded into memory to continue the bootstrap. An example of such code is displayed in Figure E-4. This bootstrap will load memory locations 200 thru 1776 with the contents of sectors 3, 5, 7, 21, 23, 25 and 27. These correspond to logical blocks 0 and 2, which are the standard locations for the system bootstrap on diskettes operated under the RT-11 operating system. The space in sector 1 (locations 0 through 176) which is unused by the primitive bootstrap may be used for vector loading, subroutines or data for the advanced bootstrap. It should be noted that when the advanced bootstrap is entered, any I/O through the Diskette Controller to other than track 1, or using logical block addressing (requiring a mapping algorithm), must be performed by a read only handler loaded along with the advanced bootstrap; the bootstrap routine cannot be used for such purposes. For additional information on the RT-11/85 bootstrap, see the RT-11/85 System Release Notes and related software support bulletins.

Another type of bootstrap which is required by most systems is a “dummy” bootstrap that will inform the operator, by printing a message on the console, that the diskette which was mounted into Drive unit QX0, for bootstrap, does not contain a valid system bootstrap. This bootstrap is typically carried on data diskettes, or diskettes carrying files other than those required to complete the advanced bootstrap. An example of such codes is displayed in Figure E-5. This bootstrap is written into sector 1 only; additional code is not required. After the message is printed on the console terminal, the code will hang the processor, preventing operator access to micro-ODT. This precludes any potential for damaging data on a diskette by abuse of peripheral controller registry, especially, the Diskette Controller.
Some of the detail in these bootstraps is provided as a suggestion of the manner in which a user of the 8510/a system may bootstrap foreign software successfully. Details, such as the vector skipping, downward-going sector list, and filler characters need not be used in all circumstances.

E7. SERIALIZATION OF HARDWARE

Absolute address 173176 in the BOOT ROM is reserved for serialization of 8510 processors. Two other locations are also available for user installation identification. These are the low order bytes of the words at absolute locations 173064 and 173104.

The current contents of these locations are 173064/2310 and 173104/23734 but can be modified to 173064/2400 and 173104/24000 to meet requirements for additional serialization, at a very slight cost in the primary bootstrap's speed. The low order bytes of each of these locations can then be programmed to 0 thru 377. Including the standard serialization word (173176), this provides a total of 32 bits available for serialization. The same rules apply to reading the contents of these locations as apply to reading the standard serialization word.

E8. APPLICABLE DOCUMENTS

IBM Diskette OEM Information GA 21-9190-1 File No. Genl. 19
IBM 3740 Manual
RT-11/85 System Release Notes
.TITLE CXPROM

;COPYRIGHT (C) TERAK CORPORATION MCMLIXVII
;ALL RIGHTS RESERVED BY TERAK CORPORATION

;THIS SOFTWARE IS PROVIDED UNDER A LICENSE FOR USE ON A
;SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE
;INCLUSION OF THIS NOTICE. THIS SOFTWARE OR ANY COPIES
;THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE
;IN ANY WAY TO ANY PERSON EXCEPT FOR USE ON SUCH SYSTEM
;AND TO ONE WHO AGREES TO THESE LICENSE TERMS. TITLE TO
;AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
;REMAIN IN TERAK CORPORATION.

;TERAK ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR
;CONSEQUENCE OF USE OF ITS SOFTWARE ON EQUIPMENT WHICH
;IS NOT SUPPLIED BY TERAK. THE INFORMATION IN THIS
;SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD
;NOT BE CONSTRUED AS A COMMITMENT BY TERAK CORPORATION.

Figure E-3 Diskette Controller ROM Listing
; CX CONTROLLER BOOTSTRAP ROM

; THIS CODE WILL RESIDE IN LOCATIONS 173000 THRU 173176, FOR LOCATIONS 173200 THRU 173376, DEPENDING
; UPON A STRAP OPTION ON THE DISK CONTROLLER.
; WHEN HIGHER ADDRESS IS SELECTED FOR BOOT ROM, THE
; CONTROLLER CONTROL & STATUS REGISTER ADDRESS
; AND DATA REGISTER ADDRESS CHANGE ACCORDINGLY:

; FOOT PROM        CNTRL & STAT VECTOR

; LO:  173000+    177000       250
; HI:  173200+    177200       264

; FOOT STARTS AT 173000 (AUTO) OR 173200 (VIA-OCT)
; AND IMMEDIATELY MOVES ITSELF TO LOW MEMORY
; (THIS IS NECESSARY DUE TO INTERLOCK OF CX CONTROLLER
; AND BOOT ROM). THE CONTROL AND STATUS REGISTER ADDRESS
; WILL BE CALCULATED BASED UPON THE LOCATION OF THE FOOT
; SUCH THAT A FOOT STARTED AT EITHER ADDRESS WILL
; PROCEED USING THE CORRESPONDING CONTROLLER. THIS IS
; PROVIDED PRIMARILY FOR MANUFACTURING TEST.

; THE MOVING FOOT ROUTINE WILL THEN WAIT FOR UNIT 0 TO
; BECOME READY (DISK MOUNTED) AND THEN SEEK AND LOAD
; SECTOR 1, ON TRACK 1, ON UNIT 0 INTO LOCATIONS 0 THRU 1
; THEN, IF LOCN 0 = 010001, THE SECOND STAGE
; OF FOOT IS STARTED AT LOCN 0.

; AFTER THE SECOND STAGE IS ENTERED, THE BOOTSTRAP ROUTIN
; IN LOCATIONS 100000 THRU 10176 MAY BE USED AS A READ-ONLY
; DRIVER TO LOAD FURTHER CODE FROM SECTORS ON TRACK 1.
.ASECT

; CONTROLLER DEPENDENT EQUATES

173000 QXPTLO = 173000
177000 QXCSLO = 177000
100000 BOOTLO = 100000 ; LOC'N FOR MOVED BOOT
000031 XRTS = 31 ; HEAD DWN/READ TRKSEC/UNIT 0
000023 XREAD = 33 ; HEAD DWN/READ/UNIT 0
000026 XSEEKN = 26 ; HEAD DOWN/STEP IN/UNIT 0
000027 XSEEKO = 27 ; HEAD UP/STEP OUT/UNIT 0
001000 TRK00 = 1000 ; TRK 0 SENSE SWITCH BIT

.GLOBAL BOOT7G ; ADDRESS TO "CALL" BOOT ROUTINE

016000 DISPL = BOOTLO - BOOT ; NEG DISPLACEMENT BETWEEN ROM &
010110 BOOT7G = BOOT7 + DISPL ; USED TO CALCULATE ENTRANCE

.MCALL .REGDEF

00000 .REGDEF

; CAUTION...ASSEMBLY REQ'S QXBTLO = 173000

Figure E-3 Diskette Controller ROM Listing
CROM RT-11 MACRO WM2-12 19-MAY-77 00:00:46 PAGE 4

17000
1 173000 = QEXTLO
2 173000 104417 BOOT: MTS (PC)
3 173002 012704 MOV #BOOTY + DISPL, R4 ;RA12704 TO PS...NO INTRPTS
4 010010
5 173006 012702 MOV PC, R2
6 173010 012224 BOOTY: MOV (R2)+, (R4)+ ;R4 = BOOTY
7 173012 105704 TSTB R4 ;MOVE A WORD
8 173014 100375 ;NEG BYTE
9 173016 008157 JMP @#BOOTM + DISPL ;NEG BIT->64 WRDS
10 012222 ;JMP TO BOOTM IN MOVED CODE

11 ;FOLLOWING CODE IS ACTUALLY EXECUTED AS IF
12 ;A . = BOOTLO WERE INSERTED HERE
13
14 73022 002702 BCOTM: ADD #CYSLO-BOOT-200, R2
15 003600 ;R2=173200 OR 173400 ON ENTRY

16 73026 111705 MOVE (PC), R5
17 73030 005001 CLR R1
18 73032 005812 BCOTR: CLR (R2)
19 73034 005712 TST (R2)
20 73036 002975 EIT BOOTR
21 73040 095204 INC R4
22 73042 002377 HALT: EGE HALT
23 73044 032971 BIT1: BIT #TRK00, (R2)
24 001000 ;IF NOT NEG, HANG UP
25 73050 001812 ENE BOOT4
26 73062 012712 MOV #XEEK0, (R2)
27 00007
28 73066 108712 BOOT2: TSTP (R2)
29 73068 100376 EPL BOOT2
30 7306A 012703 MOV #2310, R3
31 002310
32 7306E 077301 BOOT3: SOR R3, BOOT2
33 73072 003760 BR BOOTR
34 73074 012712 BCOUT: MOV #XEEKN, (R2)
35 002225
36 73076 108712 BOOT5: TSTB (R2)
37 73078 100576 EPL BOOT5
38 73102 012703 MOV #23734, R3
39 023734
40 73106 077301 BOOT6: SOR R3, BOOT6
41 ;FOOT?-IS-ENTRANCE FOR STAGE II
42 ;ON ENTRY.... R0 DESTROYED
43 ;R1 PTS OF FIRST BUFFER WORD
44 ;R2 CTRL6STATUS..DO NOT DESTROY
45 ;R3 DESTROYED
46 ;R4 RETRY COUNT..DO NOT DESTROY
47 ;R5 SECTER INMR TO FETCH
48 ;SP DESTROYED
49 ;RETURN IS TO LOCN 0

Figure E-3 Diskette Controller ROM Listing

E11
1    173110 010203 PCOT?: MOV R2, R3
2    173112 012712 MOV #XRTS, (R2)
3    000311
4    173116 105712 BOOTB: TSB (R2)
5    173120 102376 BPL BOOTB
6    173122 005723 TST (R3)+
7    173124 100742 BMI BOOTB
8    173126 122327 CMPE (R3)+, #1
9    000001
10   173132 001337 BNE BOOTB
11   173134 120513 PCOTB: CMPE R5, (R3)
12   173136 001364 BNE BOOTB
13   173140 012712 MOV #XREAD, (R2)
14   000333
15   173144 005303 DEC R3
16   173146 117909 MOVB (PC), SP
17   173150 001900 MOV R1, R0
18   173152 105712 BOOTB: TSB (R2)
19   173154 100376 BFL BOOT9
20   173156 005712 TST (R2)
21   173160 100724 BMI BOOTB
22   173162 011320 BOOTA: MOV (R3), (R6)+
23   173164 077692 SBS SP, BOOTA
24   173166 020327 CMP (SP), (PC)+
25   173170 000001 MOV R0, R1
26   173172 001377 ALT0: BNE ALTO
27   173174 005007 CLR FC
28   
29   
30   000001 .END

Figure E-3 Diskette Controller ROM Listing
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALT C</td>
<td>173172</td>
<td></td>
</tr>
<tr>
<td>BOOT E</td>
<td>173134</td>
<td></td>
</tr>
<tr>
<td>F00 T</td>
<td>173022</td>
<td></td>
</tr>
<tr>
<td>F00 T R</td>
<td>173025</td>
<td></td>
</tr>
<tr>
<td>F00 T2</td>
<td>173056</td>
<td></td>
</tr>
<tr>
<td>F00 T7</td>
<td>17307E</td>
<td></td>
</tr>
<tr>
<td>F00 T7 G</td>
<td>010110 G</td>
<td></td>
</tr>
<tr>
<td>DISFL</td>
<td>015000</td>
<td></td>
</tr>
<tr>
<td>QXETL O</td>
<td>173000</td>
<td></td>
</tr>
<tr>
<td>R1</td>
<td>%000001</td>
<td></td>
</tr>
<tr>
<td>R4</td>
<td>%000004</td>
<td></td>
</tr>
<tr>
<td>TRK00</td>
<td>001800</td>
<td></td>
</tr>
<tr>
<td>XSEEK</td>
<td>000025</td>
<td></td>
</tr>
</tbody>
</table>

Free Code: 17733. Words

Errors Detected: 0
.TITLE STANDARD SYSTEM BOOT

;COPYRIGHT (C) TERAK CORPORATION MCMXXVII
;ALL RIGHTS RESERVED BY TERAK CORPORATION

;THIS SOFTWARE IS PROVIDED UNDER A LICENSE FOR USE ON A
;SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE
;INCLUSION OF THIS NOTICE. THIS SOFTWARE OR ANY COPIES
;THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE
;IN ANY WAY TO ANY PERSON EXCEPT FOR USE ON SUCH SYSTEM
;AND TO ONE WHO AGREES TO THESE LICENSE TERMS. TITLE TO
;AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES
;REMAIN IN TERAK CORPORATION.
;
;TERAK ASSUMES NO RESPONSIBILITY FOR THE RELIABILITY OR
;CONSEQUENCE OF USE OF ITS SOFTWARE ON EQUIPMENT WHICH
;IS NOT SUPPLIED BY TERAK. THE INFORMATION IN THIS
;SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD
;NOT BE CONSTRUED AS A COMMITMENT BY TERAK CORPORATION

Figure E-4 Diskette Controller Sample System Bootstrap Listing
STANDARD SYSTEM ECOI RT-11 MACRO VM02-12 19-MAY-77 13:23:31 PAGE 2

8510 DATA PROCESSOR SAMPLE "SYSTEM" BOOTSTRAP

THE FOLLOWING CODE WILL RESIDE ON SECTOR 1, TRACK 1 OF
A SYSTEM DISK. THE REMAINING SPACE IN SECTOR 1 CAN BE
USED TO LOAD VECTORS, AND LOAD OTHER CODE, ETC.
THE LIST OF SECTORS IS IN DESCENDING ORDER TO SAVE SPACE.
THE SECTOR LIST SHOWN CORRESPONDS TO THE RT-11 LOCATION
FOR THE COMPLETE BOOTSTRAP, BUT MAY BE MODIFIED FOR
ANY OR ALL OF THE SECTORS ON TRACK 1 (0 TERU 31 OCTAL).
THE SECTORS WILL BE LOADED INTO ASCENDING MEMORY SPACE
FROM LOCATION 20H UP.

.MCALL .REGDEF
.REGDEF
.ASECT

00000

00000

010110 BOOTIN = 10110 ;FIXED ADDRESS OF BOOT ROUTINE
000200 BOOT = 200 ;ADDRESS OF NEXT STAGE OF BOOT
;DEFINED HERE ONLY FOR SAMPLE CODE SANS ERROR MESSAGE
;
00000 MOV R0,R1 ;VALIDATION CODE, AND
;UPDATE BUFFER POINTER
; // SKIP OVER VECTORS
; // FROM LOC'N 34
; // ALLOWS LOADING OF VECTORS
; // CONCURRENT WITH BOOTING

0040 113705 BOOT: MOVE G(PC)+,P5 ;NEXT SECTOR INTO R5
0042 00177 POINTR: .WORD SECLST ;LIST OF BYTES
0044 001455 REQ EOT ;NON-ZERO SECTOR -> CONT LOADING
0046 005267 ;O SECTOR -> LOAD COMPLETE, EOT TO NEXT STAGE OF THE BOOTSTRAP
177778 ;ADVANCE POINTR
;
02052 JMP 0#BOOTIN ;"CALL" BOOT ROUTINE,
020137 010110 ;IT RETURNS TO LOC'N 2
;
0170 .BYTE 2 ;ADJUST THIS LOC'N TO REFLECT LENGTH OF
0171 027 .BYTE 27 ;LIST TERMINATOR
0172 025 .BYTE 25 ; \ \ LOGICAL BLOCK 2
0173 023 .BYTE 23 ; \ \ UNDER RT-11
0174 021 .BYTE 21 ; \ \ REMAINING THREE SECTORS
0175 007 .BYTE 7 ; >> OF LOGICAL BLOCK 2
0176 005 .BYTE 5 ; \ / UNDER RT-11
0177 003 SECLST: .BYTE 3 ;LAST BYTE IS AT LOCATION 177 TO MAXIMIZE
0035-000

Figure E-4 Diskette Controller Sample System Bootstrap Listing

E15
STANDARD SYSTEM BOOT  RT-11 MACRO VM®2-12  19-MAY-77 00:03:31 PAGE 2+
SYMBOL TABLE

EGCT  = 000200  BOOTO= 010110  BOOT1  = 000040
PC  =%000007  POINTR  =%000042  R0  = %000000
R1  =%000001  R2  =%000002  R3  =%000003
R4  =%000004  R5  =%000005  SECLST =%00177
SF  =%000006
  AES.  000200  002
          000000  001
ERRORS DETECTED: 0
FREE CORE: 17227. WORDS

,LP:=C\$1:SEOOOT.MAC
**Figure E-5** Diskette Controller Listing of Dummy Boot Example
STANDARD DUMMY BCT

; E810 DATA PROCESSOR SAMPLE "DUMMY" Boot

1 ;
2 ;
3 ;
4 ;
5 ;
6 ;
7 ;
8 ;
9 000000
10 ;
11 ;
12 000000
13 ;
14 177564
15 177566
16 ;
17 ;
18 000000
19 ;
20 0000 010001
21 0022 004202
22 ;
23 ;
24 00004 000030
25 00006 00340
26 ;
27 00010 012700 DUMMY: MOV #MSG,R0
28 00032
29 0014 105737 1:
30 177564
31 32 0022 103235
32 0222 112327 2:
33 177566
34 34 0026 100372
35 0030 00777 HANG: ER HANG ;KEEP OPERATOR AWAY FROM MICRO-ODT
36 ;
37 ;
38 ;
39 40 0232 82 MSG:
40 41 0043 077
42 00001

Figure E-5 Diskette Controller Listing of Dummy Boot Example
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUMMY</td>
<td>000010</td>
</tr>
<tr>
<td>PC</td>
<td>300007</td>
</tr>
<tr>
<td>R2</td>
<td>300002</td>
</tr>
<tr>
<td>RE</td>
<td>300005</td>
</tr>
<tr>
<td>HANG</td>
<td>000030</td>
</tr>
<tr>
<td>R0</td>
<td>%000000</td>
</tr>
<tr>
<td>R3</td>
<td>%000003</td>
</tr>
<tr>
<td>SP</td>
<td>%000006</td>
</tr>
<tr>
<td>MSG</td>
<td>000032</td>
</tr>
<tr>
<td>R1</td>
<td>%000001</td>
</tr>
<tr>
<td>R4</td>
<td>%000004</td>
</tr>
<tr>
<td>TFS</td>
<td>177564</td>
</tr>
<tr>
<td>AES</td>
<td>000072</td>
</tr>
<tr>
<td></td>
<td>200</td>
</tr>
<tr>
<td></td>
<td>000000</td>
</tr>
<tr>
<td>ERRORS DETECTED: 0</td>
<td></td>
</tr>
<tr>
<td>FREE CORE: 17735</td>
<td></td>
</tr>
<tr>
<td>WORDS</td>
<td></td>
</tr>
</tbody>
</table>

**Figure E-5** Diskette Controller Listing of Dummy Boot Example
APPENDIX F. ASYNCHRONOUS SERIAL INTERFACE REFERENCE GUIDE

F1. GENERAL DESCRIPTION

The 8510 unit contains an Asynchronous Serial Interface module that performs serial to parallel data conversions. The module is designed to interface peripheral devices that transmit and receive asynchronous serial data over EIA RS 232C lines or a 20 ma current loop.

This interface is configured by means of 16 switches on an External Interface Board on the rear of the 8510 unit. These switches allow the user to select the character length (7 or 8 bits), odd or even parity (or none), data rate (50 baud through 19,200 baud), device identification and device I/O address assignment. A switch also controls connection of a noise filter for suppression of transients while driving KSR 33, KSR 35 teletypewriters using the current loop interface. The EIB switches and connectors are shown in Figure F1.

A maximum of eight serially interfaced peripherals can be attached to an 8510/a system (by means of the module expansion capability of the 8515 unit and additional asynchronous serial interface modules). Installation procedures are described in Section 4 of this document.

F2. SERIAL INTERFACE ADDRESSING

The serial interfaces are accessed via locations in bank 7 of the address space; the base addresses for the eight allowable serial interfaces are as follows:

( NOTE: All addresses are in octal )

\[
\begin{array}{cccc}
\text{Unit Number} & \text{I/O Register Base Address} & \text{Interrupt Vector Base Address} \\
0 & 177560 & 60 \\
1 & 177520 & 120 \\
2 & 177530 & 130 \\
3 & 177570 & 150 \\
4 & 176720 & 320 \\
5 & 176730 & 330 \\
6 & 176760 & 340 \\
7 & 176770 & 350 \\
\end{array}
\]

A serial interface is programmed by means of four internal I/O registers. Eight addresses have been assigned to each serial interface: four addresses are for data & control; four others are interrupt vectors. These two groups begin at the base addresses listed above. For example, Unit 1 utilizes the following addresses:

Receiver Status Register (RSR) 177520
Receiver Data Buffer (RDB) 177522
Transmitter Status Register (XSR) 177524
Transmitter Data Buffer (XDB) 177526
Receiver vector & status address 120/122
Transmitter vector & status address 124/126

---

**Figure F-1**: Serial Interface EIB Connector & Switch Functions

---

UNIT SELECTION

<table>
<thead>
<tr>
<th>Base Addr. (Octal)</th>
<th>Int. Vector Base Addr.</th>
<th>Switch Setting 1 2 3 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 177560 60</td>
<td>OFF OFF ON ON</td>
<td></td>
</tr>
<tr>
<td>1 177520 120</td>
<td>ON OFF ON OFF</td>
<td></td>
</tr>
<tr>
<td>2 177530 130</td>
<td>OFF OFF OFF OFF</td>
<td></td>
</tr>
<tr>
<td>3 177570 150</td>
<td>OFF OFF OFF OFF</td>
<td></td>
</tr>
<tr>
<td>4 176720 320</td>
<td>ON ON ON ON</td>
<td></td>
</tr>
<tr>
<td>5 176730 330</td>
<td>ON ON ON ON</td>
<td></td>
</tr>
<tr>
<td>6 176760 340</td>
<td>OFF OFF OFF OFF</td>
<td></td>
</tr>
<tr>
<td>7 176770 350</td>
<td>OFF OFF OFF OFF</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**

1. Setting two serial interfaces to the same unit no. will produce unpredictable results.
2. If unit 0 is selected for a serial interface, the KBD-EML switch on the Video EIB must be changed from STD to ALT.

BAUD RATE SELECTION

<table>
<thead>
<tr>
<th>Hex Code</th>
<th>Switch Setting 5 6 7 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>0 ON ON ON ON</td>
</tr>
<tr>
<td>75</td>
<td>0 ON ON OFF OFF</td>
</tr>
<tr>
<td>110</td>
<td>0 OFF OFF OFF OFF</td>
</tr>
<tr>
<td>134</td>
<td>0 OFF ON ON ON</td>
</tr>
<tr>
<td>150</td>
<td>0 OFF OFF ON ON</td>
</tr>
<tr>
<td>200</td>
<td>0 OFF ON OFF ON</td>
</tr>
<tr>
<td>300</td>
<td>0 OFF OFF OFF ON</td>
</tr>
<tr>
<td>600</td>
<td>0 OFF ON OFF ON</td>
</tr>
<tr>
<td>1200</td>
<td>0 OFF OFF OFF OFF</td>
</tr>
<tr>
<td>1800</td>
<td>0 ON OFF OFF OFF</td>
</tr>
<tr>
<td>2400</td>
<td>0 ON OFF OFF OFF</td>
</tr>
<tr>
<td>4800</td>
<td>0 ON OFF OFF OFF</td>
</tr>
<tr>
<td>9600</td>
<td>0 ON OFF OFF OFF</td>
</tr>
<tr>
<td>19200</td>
<td>0 ON ON ON ON</td>
</tr>
</tbody>
</table>
F3. RECEIVER STATUS REGISTER

The Receiver Status Register contains error information, the setting of the EIB characteristics switches, and "Done", "Interrupt Enable", and "Reader Run" bits. All bits are read-only, unless otherwise noted.

Receiver Status Register (RSR) Bit Map

Bit 0: READER RUN (write only)
Bit 1: Not used
Bit 2: Not used
Bit 3: Not used
Bit 4: Not used
Bit 5: Not used
Bit 6: INTERRUPT ENABLE (read and write)
Bit 7: DONE
Bit 8: Controlled by EIB Switches (See Part F5.2)
Bit 9: Controlled by EIB Switches (See Part F5.2)
Bit 10: Controlled by EIB Switches (See Part F5.2)
Bit 11: Controlled by EIB Switches (See Part F5.2)
Bit 12: OVERRUN ERROR
Bit 13: BREAK DETECTED
Bit 14: PARITY ERROR DETECTED
Bit 15: ERROR (Inclusive - OR of bits 14, 13, 12)

Bit 0: READER RUN - When a character is received, the Reader Run bit is cleared. When the Reader Run bit is set ON, a line in the current loop interface to KSR33,35 type teletypewriters will enable the built-in paper tape reader to read one character. To read paper tape continuously, the Reader Run bit must be set for each character.

Bit 7: DONE - When a character is received, the Done bit will be set, indicating that the data is available in the Receiver Data Buffer. If a seven bit character is selected (see Part F5.3), only the low order seven bits of the Data Buffer are valid. If an eight bit character is selected, all eight bits of the Data Buffer are valid. If the Interrupt Enable bit has been previously written ON, an interrupt through the receiver vector address will be requested. If an error condition is detected, the Error bit and the Done bit will be set and an interrupt requested, if enabled. Three error conditions are detected.

When a system reset, power cycle, or reset instruction occurs, the Done bit will be cleared. If the Interrupt Enable bit is set while the Done bit is set, an immediate interrupt will be requested. If the Interrupt Enable bit is set while the Done bit is cleared, no immediate interrupt will occur.

Bit 12: OVERRUN - New data has been received and placed into the Data Buffer before the processor accepted the previous data. Current data is valid.

Bit 13: BREAK - The serial input line was in a continuous "MARK" condition. This is sometimes used as a reverse channel to request data transmission; it can also indicate an open line.

Bit 14: PARITY - A Parity Error was detected on the received data.

F4. TRANSMITTER STATUS REGISTER

The Transmitter Status Register contains error information, the setting of the EIB characteristics switches, and "Done", "Interrupt Enable" and Break-Transmission control bits. All bits are read-only unless otherwise noted.

Bit 0: TRANSMIT CONTINUOUS BREAK (write only)
Bit 1: Not used
Bit 2: Not used
Bit 3: Not used
Bit 4: Not used
Bit 5: Not used
Bit 6: INTERRUPT ENABLE (read and write)
Bit 7: DONE
Bit 8: Controlled by EIB Switches (See Part F5.2)
Bit 9: Controlled by EIB Switches (See Part F5.2)
Bit 10: Controlled by EIB Switches (See Part F5.2)
Bit 11: Controlled by EIB Switches (See Part F5.2)
Bit 12: Not used
Bit 13: Not used
Bit 14: Not used
Bit 15: MODEM READY (ON)

Bit 0: TRANSMIT CONTINUOUS BREAK - The Transmit Continuous Break bit, when set ON, will do just that. This is used to indicate an inactive state to the receiver of the transmitted data. The break state will be continuous until the bit is cleared off.

Bit 7: DONE - A character is transmitted when the Transmitter Data Buffer is written. Transmission is considered complete when the serial bit stream has been completely generated; then, the Done bit will be set, indicating that the transmitter can accept another character. If a seven bit character is selected (see Part F5.3), only the low order seven bits of the Data Buffer are transmitted. If an eight bit character is selected, all eight bits of the Data Buffer are transmitted. If the Interrupt Enable bit had been previously written ON, an interrupt through the transmitter vector address will be requested. Note that the Modem Ready bit has the reverse logic of the Receiver Error bits: ON implies the modem is ready; since it is the static state of the RS-232c signal, its interpretation may depend upon the specific peripheral driving the interface. This bit does not generate an interrupt; it is generally a static indication that a device is present and connected to the Serial Interface.
When a system reset, power cycle or reset instruction occurs, the Done bit will be set. If the Interrupt Enable bit is set while the Done bit is cleared, no immediate interrupt will occur; if the interrupt Enable bit is set while the Done bit is set, an immediate interrupt will be requested.

F5. SERIAL EIB SWITCH FUNCTIONS

Sixteen switches on the Serial Interface EIBs (see Figure F1) are used for peripheral characterization. Depress the ON side of a switch to turn it ON; depress the OFF side to turn it OFF. A red marker will appear on the side opposite the selected function when the switch has completed its travel.

A maximum of eight serially interfaced peripherals (and their eight Serial Interface EIBs) can be attached to an 8510/a system. In an 8510/a system, the Video Controller module (see Appendix D), is normally assigned to be the system console (Unit 0). If a serial interface is assigned as Unit 0, the KBD/EMI switch on the Video EIB must be changed from STD to ALT.

User interactive control of the 8510/a operating system is accomplished via the unit 0 device addresses; the peripheral assigned as Unit 0 must be the user’s console. Assignment of the same unit number/device address to two different peripherals will produce unpredictable results.

Four switches on the Serial Interface EIB are for the selection of a unit number. Other switches control character data width and parity checking, a noise filter for KSR 33, 35 TTYs and data rate selection. The TTY filter switch should be OFF except when driving KSR 33, 35 TTYs at 110 baud, or lower. The data rate (baud) switches select any of 14 rates from 50 to 19,200 baud. Two rates, 2400 and 19,200, are redundant at hex switch codes 3 and D, respectively.

F5.1 Unit Selection Switches (S1 through S4)

These switches select one-of-eight I/O addresses for the Control, Status and Data Registers of the Serial Interface. Unit 0 occupies the addresses normally used as the console terminal for control of the operating system. This should be selected (normally) only if the Serial module is to be used to interface the console terminal. The following table covers the switch patterns.

<table>
<thead>
<tr>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>Unit No.</th>
<th>I/O Register Base Address</th>
<th>Interrupt Vector Base Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>0</td>
<td>177560</td>
<td>60 Video Controller</td>
</tr>
<tr>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>1</td>
<td>177520</td>
<td>120</td>
</tr>
<tr>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2</td>
<td>177530</td>
<td>130</td>
</tr>
<tr>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3</td>
<td>177570</td>
<td>150</td>
</tr>
<tr>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>4</td>
<td>176520</td>
<td>320</td>
</tr>
<tr>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>5</td>
<td>176530</td>
<td>330</td>
</tr>
<tr>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>6</td>
<td>176560</td>
<td>340</td>
</tr>
<tr>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>7</td>
<td>176570</td>
<td>350</td>
</tr>
</tbody>
</table>

F5.2 Characteristics Switches (S5 through S8)

These may be set to any pattern. The setting of these switches will be available in both the Receiver Status Register and the Transmitter Status Register of the Serial Interface, to be used as required by the I/O software. Typically, these switches could be used to identify the type of terminal or modem attached, of alternatively, could be used to encode a station number for clusters of 8510 systems.

Note: A switch set to the “OFF” position generates a “ONE” bit in both Status Registers (an “ON” generates “ZERO”).

Switch Number Bit No. (in either Status Register)

| 5 | 11 |
| 6 | 10 |
| 7 |  9 |
| 8 |  8 |

F5. 3 Data Width (S9)

This Switch selects the number of bits used in the serial code.

Switch Function | Data Bits
----------------|------------
ON              | 7 bits
OFF             | 8 bits

F5. 4 Parity Enable (S10)

This switch enables the transmission of parity, or the transmission of a “space” for the parity bit. On input, this switch also enables the verification of parity, setting an error condition if enabled.

Switch Function | Parity
----------------|-------
ON               | Active
OFF              | Disabled
F5. 5 TTY Filter (S11)

This switch connects a noise filter for suppression of transients while driving KSR 33, KSR 35 type teletypewriters using the current loop interface. This switch must be on except when driving a terminal at low data speeds (typically 110 baud).

**Switch Function** | **Filter**
--- | ---
ON | Connected
OFF | Disconnected

F5. 6 Parity Select (S12)

This switch is active only if parity is enabled by switch 10. Even or odd parity, for both transmission and reception of data is selected.

**Switch Function** | **Parity**
--- | ---
ON | Odd
OFF | Even

F5. 7 Data Rate (S13 through S16)

These switches select one of the following fourteen data rates for both transmission and reception of data. The two redundant cases are included.

| S13 | S14 | S15 | S16 | Data Rate, Baud |
--- | --- | --- | --- | --- |
ON | ON | ON | OFF | 50 |
ON | ON | OFF | OFF | 75 |
OFF | OFF | OFF | OFF | 110 |
OFF | ON | ON | ON | 134 |
OFF | OFF | OFF | OFF | 150 |
OFF | ON | OFF | ON | 200 |
OFF | OFF | OFF | ON | 300 |
OFF | ON | ON | OFF | 600 |
ON | OFF | OFF | OFF | 1200 |
ON | OFF | OFF | OFF | 1800 |
OFF | ON | OFF | OFF | 2400 |
OFF | OFF | ON | ON | 2400 (Redundant) |
ON | OFF | OFF | ON | 4800 |
ON | OFF | OFF | ON | 9600 |
ON | ON | ON | ON | 19200 |
ON | ON | OFF | ON | 19200 (Redundant) |

F6. 1 Connector J1

The following is the J1 pin list for the RS-232C connection as Data Communications Equipment (DCE). No connections are allowed to J2 or J3.

| Pin No. | Signal Name | Input/Output |
--- | --- | --- |
J1-1 | Frame Ground |Output |
J1-7 | Signal Ground |Input |
J1-8 | Carrier Detect |Output |
J1-4 | Request To Send |Input |
J1-3 | Receive Data |Output |
J1-20 | Data Terminal Ready |Input |
J1-5 | Clear To Send |Output |
J1-6 | Data Set Ready |Input |
J1-2 | Transmit Data |Input |

F6. 2 Connector J2

The following is the J2 pin list for the RS-232C connection as Data Terminal Equipment (DTE). No connections are allowed to J1 or J3.

| Pin No. | Signal Name | Input/Output |
--- | --- | --- |
J2-1 | Frame Ground |Output |
J2-7 | Signal Ground |Input |
J2-20 | Data Terminal Ready |Output |
J2-5 | Clear To Send |Input |
J2-2 | Transmit Data |Input |
J2-8 | Carrier Detect |Input |
J2-6 | Data Set Ready |Input |
J2-4 | Request To Send |Input |
J2-3 | Receive Data |Input |

F6. SERIAL EIB CONNECTOR FUNCTIONS

The locations of the Serial Interface EIB connectors are shown in Figure F1. Peripheral interconnections are made via J1, J2 or J3. Suggested mating connectors for J1, J2 and J3 are as follows:
F6. 3 Connector J3

J3 can be used for RS-232-C DCE connections or for current loop connections. The following is the J3 pin list for RS-232-C connection as Data Communications Equipment (DCE). No connections are allowed to J1 or J2.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Signal Name</th>
<th>Input/Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>J3-3</td>
<td>Frame Ground</td>
<td></td>
</tr>
<tr>
<td>J3-11</td>
<td>Signal Ground</td>
<td></td>
</tr>
<tr>
<td>J3-9</td>
<td>Clear To Send</td>
<td>Output</td>
</tr>
<tr>
<td>J3-12</td>
<td>Data Set Ready</td>
<td>Output</td>
</tr>
<tr>
<td>J3-15</td>
<td>Carrier Detect</td>
<td>Output</td>
</tr>
<tr>
<td>J3-7</td>
<td>Receive Data</td>
<td>Output</td>
</tr>
<tr>
<td>J3-6</td>
<td>Data Terminal Ready</td>
<td>Input</td>
</tr>
<tr>
<td>J3-14</td>
<td>Transmit Data</td>
<td>Input</td>
</tr>
</tbody>
</table>

The following is the J3 pin list for current loop connections. Input and output current levels (including Reader Run signal) are 20ma. No connections are allowed to J1 or J2. Either the input or output loop may be active or passive; the 20ma Enable Source pin must always be connected to the 20ma Enable pin by a jumper in the external connector. To connect either an input or output loop pair in a passive configuration: use the (+) and (-) signals, leaving the associated current source open. To connect either the input or output loop pair in an active configuration: connect the (-) signal to ground with a jumper in the external connector; use the (+) signal as the (-) signal in the external cable; and use the associated current source as the (+) signal in the external cable. A schematic of the current loop interface is shown in Figure F2.

Note: the input and output current loops are independent. Either or none of the two current loops may be active or passive. (The Reader Run signal is always active (20ma ⇒ Run)).

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Signal Name</th>
<th>(Passive Mode)</th>
<th>(Active Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>J3-1</td>
<td>Current loop Enable</td>
<td>Jump to pin 4</td>
<td>Jump to pin 4</td>
</tr>
<tr>
<td>J3-4</td>
<td>Enable source</td>
<td>Jump to pin 1</td>
<td>Jump to pin 1</td>
</tr>
<tr>
<td>J3-2</td>
<td>(-) Current loop out</td>
<td>Jump to pin 3</td>
<td></td>
</tr>
<tr>
<td>J3-5</td>
<td>(+) Current loop out</td>
<td>Jump to pin 11</td>
<td></td>
</tr>
<tr>
<td>J3-6</td>
<td>Output current source</td>
<td>No connection</td>
<td>(+) in cable</td>
</tr>
<tr>
<td>J3-10</td>
<td>(+) Current loop in</td>
<td></td>
<td>(-) in cable</td>
</tr>
<tr>
<td>J3-13</td>
<td>(-) Current loop in</td>
<td></td>
<td>(-) in cable</td>
</tr>
<tr>
<td>J3-14</td>
<td>Input current source</td>
<td>No connection</td>
<td>(+) in cable</td>
</tr>
<tr>
<td>J3-9</td>
<td>(+) Reader Run</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J3-8</td>
<td>(-) Reader Run</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J3-3</td>
<td>Signal ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J3-11</td>
<td>Signal ground</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure F-2 Single Serial Current Loop & J3 Wiring
APPENDIX G. PARALLEL INTERFACE REFERENCE GUIDE

G1. GENERAL DESCRIPTION

Sixteen-bit parallel interfaces, each consisting of a dual-height module and an External Interface Board (EIB), can be added to an 8510/a system. This TTL/DTL-compatible, word or byte oriented interface allows program-controlled data transfer rates of up to 40 K-words per second. The module contains LSI-11 bus interface and control logic for interrupt processing and vector generation. Data is handled by 16 diode-clamped input lines and 16 latched output lines. Device address is user-assigned; a 16-bit Control/Status register (DRCS) and 16-bit input/output buffers (DRIB/DROB) are compatible with PDP-11 software routines. Interconnect cables between a peripheral and an 8510 or 8515 unit can be up to 25 feet (7.6M) in length.

G2. PARALLEL INTERFACE ADDRESSING

The parallel interfaces are accessed via locations in bank 7 of the address space. The base addresses for two (optional) TERAK-installed parallel interfaces are as follows:

(NOTE: All addresses are in octal)

<table>
<thead>
<tr>
<th>Unit No.</th>
<th>I/O Register Base Address</th>
<th>Interrupt Vector Base Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>177540</td>
<td>300/304</td>
</tr>
<tr>
<td>1</td>
<td>177440</td>
<td>310/314</td>
</tr>
</tbody>
</table>

Address assignment of additional parallel interface modules (or reassignment of the TERAK-installed modules) is at the user's discretion. The serial and parallel unit vector address assignments are suggested; only the non-serial and non-parallel address assignments in low memory are mandatory. See the assigned low memory address listing in Appendix D.

G2.1 Parallel Interface Unit Assigned Addresses

The following assignments are normally used for the two (optional) TERAK-installed parallel interface modules:

<table>
<thead>
<tr>
<th>Unit No.</th>
<th>Control &amp; Status Register (DRCS)</th>
<th>Output Buffer (DROB)</th>
<th>Input Buffer (DRIB)</th>
<th>Interrupt Vector (A)</th>
<th>Interrupt Vector (B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>177540</td>
<td>177542</td>
<td>177544</td>
<td>300</td>
<td>304</td>
</tr>
<tr>
<td>1</td>
<td>177440</td>
<td></td>
<td></td>
<td>310</td>
<td>314</td>
</tr>
</tbody>
</table>

G2.2 Jumper-Selected Addressing & Vectors

The addresses for a parallel interface module are jumper-selectable, as shown in Figure G1. An installed jumper represents a logical "0". Jumpers A3 through A12 are for I/O address decoding; jumpers V3 through V7 are for interrupt vector decoding.

If the bits controlled by jumpers A3 through A12 match the bits of an address word that the processor places on the bus, the parallel interface controlled by these jumpers will be selected. As shown by the device address control format (in Figure G1) the three least significant bits of the address word provide I/O register and high-low byte selection.

In a similar manner, when the bits controlled by V3 through V7 are matched, an interrupt will be serviced. Bit 2 of the vector address is controlled by the peripheral device; a logic "0" signifies an output data (REQ A) service request, and a logic "1" signifies an input data (REQ B) service request. These requests are prioritized; REQ A has a higher priority than REQ B.

The two (optional) TERAK-installed parallel interface modules will have the following jumpers installed:

Unit 0: A7, A4, A3, V5, V4, V3.

G3. PERIPHERAL INTERFACING

Connections to a peripheral are made via J1 & J2 of the EIB. A pin number-name listing for J1 & J2 is shown in Figure G1. All interface output pins are capable of driving eight standard TTL loads, except for the following:

NEW DATA READY 10 unit loads
DATA TRANS 30 unit loads
A, B INIT 30 unit loads
All interface input pins are one standard TTL unit load; the IN00 through IN15 pins are protected by diode clamps.

The module contains two 16-bit buffers that transfer data between the peripheral and the data address lines (BDAL 0-15) of the system bus. User/peripheral generated request signals (REQ A, REQ B) and system generated acknowledgement pulses (NEW DATA READY, DATA TRANS) provide the handshaking for data transfers. A system generated signal (BIN L) is provided at J1 & J2 (as A INIT H, B INIT H) for user-implemented peripheral initialization. (This signal also initializes the parallel interface modules.) Two additional program-controlled signals (CSR0, CSR1) are available for the user's application.

As indicated in Figure G1, the widths of the NEW DATA READY and DATA TRANS pulses are capacitor-variable to accommodate different-speed peripherals. No capacitor is included on the TERAK-installed modules.

G4. OUTPUT DATA BUFFER (DROB)

This buffer can be loaded or read under program control. When DROB is loaded by the processor, a NEW DATA READY pulse is generated at J1. This signal can be used to inform the peripheral that data is available in the output buffer. To allow the data to settle on the peripheral interface cable, the trailing edge of this positive-going pulse should be used to strobe the data into the peripheral.

The 16 output lines of the output buffer are connected to the OUT00 through OUT15 pins of J1; the 16 input lines of DROB are connected to BDAL0 through BDAL15. OUT00 corresponds to BDAL0; OUT15 corresponds to BDAL15.
G5. INPUT DATA BUFFER (DRIB)

DRIB is a read-only buffer, consisting of gated bus drivers that transfer data from the peripheral to the system bus under program control. DRIB cannot store the data, therefore, the data must remain at the inputs to this buffer until it is read by the system processor. Once read, a positive-going DATA TRANS pulse is generated; the trailing edge of this pulse signifies data transfer completion.

The 16 input lines of DRIB are connected to the IN00 through IN15 pins of j2; the 16 output lines of DRIB are connected to BDAL0 through BDAL15. IN00 corresponds to BDAL0; IN15 corresponds to BDAL15.

G6. CONTROL AND STATUS REGISTER (DRCS)

The format of DRCS is shown in Figure G2. A description of its bit functions follows:

Bit 15: REQUEST B — This bit is under control of the user's device and may be used to initiate an interrupt sequence or to generate a flag that may be tested by the program.

When used as an interrupt request, it is asserted by the external device and initiates an interrupt provided the INT ENB B (bit 05) is also set. When used as a flag, this bit can be read by the program to monitor external device status.

When the maintenance test cable is used, the state of this bit is dependent on the state of CSR1 (bit 01). This permits checking interface operation by loading a 0 or 1 into CSR1 and then verifying that REQUEST B is the same value.

Read-only bit. Cleared by INIT when in maintenance mode.

Bits 14-08: Not used, read as 0.

Bit 07: REQUEST A — Performs the same function as REQUEST B (bit 15) except that an interrupt is generated only if INT ENB A (bit 06) is also set.

When the maintenance test cable is used, the state of REQUEST A is identical to that of CSR0 (bit 00).

Read-only bit. Cleared by BINIT when in maintenance mode.

Bit 06: INT ENB A — Interrupt enable bit. When set, allows an interrupt request to be generated, provided REQUEST A (bit 07) becomes set.

Can be loaded or read by the program (read/write bit). Cleared by BINIT.

Bit 05: INT ENB B — Interrupt enable bit. When set, allows an interrupt sequence to be initiated, provided REQUEST B (bit 15) becomes set.

Bit 04-02: Not used, read as 0.

Bit 01: CSR1 — This bit can be loaded or read (under program control) and can be used for a user defined command to the device (appears only on Connector J1).

When the maintenance test cable is used, setting or clearing this bit causes an identical state in bit 15 which cannot be loaded by the program.

Can be loaded or read by the program (read/write bit). Cleared by INIT.
Bit 00: CSR0 — Performs the same functions as CSR1 (bit 01) but appears only on Connector J2.

When the maintenance test cable is used, the state of this bit controls the state of bit 07. (REQUEST A).

Read/write bit. Cleared by INIT.

G7. REQUEST FLAGS

The two signal lines, REQ A and REQ B, can be used by the peripheral as service request flags. REQ A is read as bit 7 in the DRCS; REQ B is read as bit 15. These signals are used in conjunction with the program-controlled INT ENB A and INT ENB B bits (6 and 5, respectively) in the DRCS to initiate interrupt request. When REQ A and INT ENB A are asserted (high), a jump to vector A (output data service) is requested. When REQB and INT ENB B are asserted (high), a jump to vector B (input data service) is requested. The REQ A, REQ B lines must remain asserted until the interrupt processing is complete. At that time, the NEW DATA READY, DATA TRANS pulses can be used to cancel the request. The NEW DATA READY pulse is used to cancel an “A” request; DATA TRANS is used to cancel a “B” request.

G8. INITIALIZATION

The processor-generated initialize signal (BINIT L) is applied to the parallel interface modules for initialization purposes. This signal will clear bits 6, 5, 1 and 0 of the DRCS and the module’s Interrupt Request and Interrupt Acknowledge flip flops. (When the parallel interface maintenance test cable is connected, BINIT L will also clear DRCS bits 15 and 7.)

The BINIT L signal is also available at the peripheral interface connectors as: A INIT H (J1, pin P) and B INIT H (J2, pins RR & NN). These signals can be used for peripheral initialization.

G9. I/O TIMING

Data transfers through the parallel interface are illustrated in Figure G3.

G10. PERIPHERAL INTERCONNECTIONS

Connections to a peripheral are made via J1 and J2 of the Parallel Interface EIB. Suggested mating connectors for J1 & J2 are as follows:

J1: A female 40-pin connector (3M 3417-7000)
J2: Same as above.
DROB
_OUT00; OUT 15_ are set/reset by the PLU under the control of the 8510/a

NEW DATA READY
Pulsed by PLU when the 8510/a writes data to the PLU

REQUEST A
Set by user when ready for new data from 8510/a; reset by user upon trailing edge of NEW
DATA READY

DRCS
<Bit 6> Interrupt Enable A
Set by user to allow interrupt-driven data transfer.

DRCS
<bit 7> REQUEST A flag indicates state of REQUEST A line.

DRII
_IN00; IN15_ are set/reset by the user; the data must remain stable until trailing edge of DATA TRANSMITTED

DATA TRANSMITTED
Pulsed by PLU when the 8510/a reads data from the PLU

REQUEST B
Set by user when ready to transmit new data to the 8510/a; reset by user upon trailing edge of DATA TRANSMITTED

DRCS
<bit 5> Interrupt Enable B
Set by user to allow interrupt-driven data transfer.

DRCS
<bit 15> REQUEST B flag indicates state of REQUEST A line.

Figure G-3 I/O Data Transfers
APPENDIX H. USE OF CONTROL CONSOLE MODE (MICRO-ODT)

H1. GENERAL

The microcode ROMs (microms) on the processor module contain routines for on-line debugging techniques (ODT). The processor enters Control Console Mode when it is halted (executes a HALT instruction or encounters certain bus errors). The Micro-ODT firmware supports a Control Console Mode, through which all processor and device registers, and memory, may be inspected and changed, and execution resumed. This Control Console Mode is used for hardware failure diagnosis and is also useful during program development and troubleshooting. Since this mode can only be accessed when the processor is in the HALT state, the 8532 display cannot be used as the console terminal. When the processor is in the HALT state, interrupt processing stops, therefore, the terminal emulator cannot pass characters to the display screen.

A serial terminal device is required to access Micro-ODT. This terminal may be a very simple type; only standard ASCII codes are used by Micro-ODT. The serial interface must be configured for console addresses 177560 through 177566. These values are fixed in the microm firmware and address the serial interface used as the console terminal.

To use a serial interface as the console device, (Unit 0), the KBD/EMI switch on the 8510 Video EIB must be changed from STD to ALT (see Appendix D) and a Serial Interface module must be selected as Unit 0 (see Appendix F) by means of its EIB switches. These changes cause the serial interface to appear at addresses 177560 through 177566, and the keyboard and emululators registers to appear at addresses 177760 through 177766.

The alternate console device must be capable of transmitting and receiving asynchronous serial data (ASCII characters) over EIA RS 232C lines or 20ma current loops. Appendix F describes the functions of the Serial EIB switches and connectors, and the attachment of a terminal to the serial interface.

H. 2 MICRO-ODT ACCESS

Micro-ODT is entered in one of the following ways:

Executing a HALT instruction

The HALT L bus signal is asserted (HALT SW see Sect. H3.13)

A double Bus Error (Bus Error trap with SP [R6] pointing to nonexistent memory)

A Bus Error (timeout) during memory refresh

A Bus Error (timeout) when the processor is attempting to input a vector from an interrupting device.

Upon entering Micro-ODT, the processor outputs the following ASCII nonprinting and printing characters to the terminal:

\(<\text{CR}\>\text{<LF}>\)
\(\text{nmmmnn<CR}\>\text{<LF}>\)
\(@\)

Note: In these diagrams, all underlined symbols are typed by the processor; nonunderlined symbols are typed by the operator.

The nmmmnn is the location of the next instruction to be executed, and is always the contents of the PC (R7). The \(<\text{CR}\>\>\text{<LF}>\) are carriage return and line feed codes. The @ symbol is displayed as the prompt character for the operator; Micro-ODT will accept any of the commands described in this section at this point.

H3. MICRO-ODT COMMANDS

The following is a list of ODT commands and how they are used with the console terminal. Note that in the examples provided, characters output by the processor are shown underlined. Characters input by the operator are not underlined.

Note also that all commands and characters are echoed by the processor and that illegal commands will be echoed and followed by a ? (ASCII 077) followed by CR (ASCII 015) followed by LF (ASCII 012) followed by @ (ASCII 100). If a valid command character is received when no location is open, the valid command character will be echoed and followed by a ?, CR, LF, @. Opening nonexistent locations will have the same response. The console always prints six numeric characters as addresses or data; however, the user is not required to type leading zeros for either address or data. If a bus error (timeout) occurs during memory refresh while in the console ODT mode, a ?, CR, LF, @ will be typed.

H3. 1 "/" Slash (ASCII 057)

This command is used to open a memory location, general-purpose register or the processor status word. The / command is normally preceded by a location identifier. Before the contents of a location are typed, the console prints a space (ASCII 40) character.

example:

@ 001000/012525

where:

@ = ODT prompt character (ASCII 100)
001000 = octal location in address space to be opened
/ = command to open and exhibit contents of location
012525 = contents of octal location 1000

Note:

If / is used without a preceding location identifier, the address of the last opened location is used. This feature can be used to verify data just entered in a location.
H3. 2 “CR” Carriage Return (ASCII 015)

This command is used to close an open location. If the contents of the open location are to be changed, CR should be preceded by the new value. If no change to the location is necessary, CR will not alter its contents.

**example:**
@ 0000/012525 <CR><LF>
@ 012525

**or**

**example:**
@ 001000/012525 15126421 <CR><LF>
@ 126421

**where:**
CR = (ASCII 015) is used to close location 1000 in both examples. Note that in the second example, the contents of location 1000 were changed and that only the last 6 digits entered were placed in location 1000.

H3. 3 “LF” Line Feed (ASCII 021)

This command is used to close an open location or GPR (general-purpose register). If entered after a location has been opened, it will close the open location or GPR and open location +2 or GPR +1. If the contents of the open location or GPR are to be modified, the new contents should precede the LF operator.

**example:**
@ 1000/012525 <LF><CR>
001002/005525 <CR><LF>
@

**where:**
LF = (ASCII 012) used to close location 1000 and open location 1002, if used on the PS, the LF will modify the PS if new data has been typed and close it; then, a CR, LF; @ is issued. If LF is used to advance beyond R7, the register name printed is meaningless, but the contents printed are those of R0.

H3. 4 “↑” Up Arrow (ASCII 135)

The “↑” command is also used to close an open location or GPR. If entered after a location or GPR has been opened, it will close the open location or GPR and open location — 2, or GPR — 1. If the contents of the open location or GPR are to be modified, the new contents should precede the “↑” operator.

**example:**
@ 1000/012525 ↑<CR><LF>
000776/010101 <CR><LF>
@

**where:**
“↑” = (ASCII 135) used to close location 1000 and open location 776.

If used on the PS, the ↑ will modify the PS if new data has been typed and close it; then CR, LF, @ is issued. If ↑ is used to decrement below R0, the register name printed is meaningless but the contents are that of R7.

H3. 5 “@” At Sign (ASCII 100)

Once a location has been opened, the @ command is used to close that location and open a second location, using the contents of the first location as an indirect address to the second location. That is, the contents of the first location points to the second location to be opened. The contents of the first location can be modified before the @ command is used. This command is useful for stack operations.

**example:**
@ 1000/000200 @<CR><LF>
000200/000137 <CR><LF>
@

**where:**
@ = (ASCII 100) used to close location 1000 and open location 200.

Note that the @ command may be used with either GPRs or memory contents.

If used on the PS, the command will modify the PS if new data is typed and close it; however, the last GPR or memory location contents will be used as a pointer.

H3. 6 “_” Underscore (ASCII 137)

This command is used once a location has been opened. ODT interprets the contents of the currently open word as an address indexed by the PC and opens the addressed location. This is useful for relative instructions where it is desired to determine the effective address.

**example:**
@ 1000/002000_<CR><LF>
001202/002525 <CR><LF>
@

**where:**
“_” = (ASCII 137) used to close location 1000 and open location 1202 (sum of contents of location 1000 which is 200, 1000 and 2). Note that this command cannot be used if a GPR or PS is the open location and, if attempted, the command will modify the GPR or PS if data has been typed, and close the GPR or PS; then a CR, LF, @ will be issued.
H3. 7 “$” Dollar Sign (ASCII 044) OR R (ASCII 122) Internal Register Designator

Either command if followed by a register value 0-7 (ASCII 060-067) will allow that specific general-purpose register to be opened if followed by the / (ASCII 057) command.

**example:**
@\$n/012345 <CR> <LF>

**where:**
$ = register designator. This could also be R.
n = octal register 0-7.
012345 = contents of GPR n.

Note that the GPRs once opened can be closed with either the CR, LF, “;”, or @ commands. The “;” command will also close a GPR but will not perform the relative mode operation.

H3. 8 “$S”(ASCII 123) Processor Status Word

By replacing “n” in the above example with the letter S (ASCII 123) the processor status word will be opened. Again, either $ or R (ASCII 122) is a legal command.

**example:**
@\$S/000200 <CR> <LF>

**where:**
$ = GPR or processor status word designator
S = specifies processor status register and differentiates it from GPR’s.
000200 = eight bit contents of PS; bit 7 = 1, all other bits = 0.

Note that the contents of the PS can be changed using the CR command, but bit 4 (the T bit) cannot be modified using any of the commands.

H3. 9 “G” (ASCII 107)

The “G” (GO) command is used to start execution of a program at the memory location typed immediately before the “G”.

**example:**
@100 G or 100;G

The PC (R7) will be loaded with 100, the PS is cleared, and execution will begin at that location. Immediately after echoing the “G”, two null (000) characters are sent to the console terminal serial line unit (SLU) to act as fill characters in case the bus BINIT L signal clears the SLU. Before starting execution, a BUS INIT is issued for 100μs idle time. Note that a semicolon character (ASCII 037) can be used to separate the address from the G and this is done for PDP-11 ODT compatibility. Since the console is a character-by-character processor, as soon as the “G” is typed, the command is processed and a RUBOUT cannot be issued to cancel the command. If the B HALT L line is asserted, execution does not take place and only the BUS INIT sequence is done. The machine returns to console mode and prints the PC followed by CR, LF, @.

**Note:**
When program execution begins, the serial line unit is still busy processing the two null characters. Thus, the program should not assume the done bit (bit 7) is set in the output status register at 177564.

H3. 10 “P” (ASCII 120)

The “P” (Proceed) command is used to continue or resume execution at the location pointed to by the current contents of the PC (R7).

**example:**
@P or ;P

If the B HALT L line is asserted, a single instruction will be executed, and the machine will return to console mode. It will print the contents of the PC followed by a CR, LF @. In this fashion, it is possible to single instruction step through a user program. However, since the B HALT L line has higher priority than device interrupts, device interrupts will not be recognized in the single step mode.

The semicolon is accepted for compatibility with other ODT programs. If the semicolon character is received during any character sequence, the console ignores it.

H3. 11 “M” (ASCII 115)

The “M” (Maintenance) command is used for maintenance purposes and prints the contents of an internal CPU register. This data reflects how the machine got to the console mode.

**example:**
@ M 00213 <CR> <LF>

The console prints six characters and then returns to command mode by printing CR, LF, @.
The last octal digit is the only number of significance and is encoded as follows. The value specifies how the machine got to the console mode.

**Last Octal Digital Value Function**

0 or 4  Halt instruction or B Halt line
1 or 5  Bus error occurred while getting device interrupt vector. This error probably indicates that the priority chain (BIACK/O L signal) is broken in the system and that an open slot exists between modules, or a device asserting BIRQ L did not latch its request. Modules must be inserted in a contiguous fashion according to the priority daisy chain.
2 or 6  Bus Error occurred while doing memory refresh.
3      Double Bus Error occurred (stack contains nonexistent address).
4      Reserved instruction trap occurred (nonexistent Micro-PD address occurred on internal CPU bus).
7      A combination of 1, 2 and 4, which implies that all three conditions occurred.

In the above example, the last octal digit is a “3”, which indicates a Double Bus Error occurred.

The codes listed above are valid only when the console mode is entered, and the code is immediately displayed. This information is lost when a “G” command is issued; the code reflects what happened in the program since the last “G” command was issued.

**H3. 12 Rubout (ASCII 177)**

While RUBOUT is not truly a command, the console does support this character. When typing in either address or data, the user can type RUBOUT to erase the previously typed character and console will respond with a “\" (Backslash - ASCII 134) for every typed RUBOUT.

**Example:**

@000100/077777 123457 (RUBOUT)\6 <CR> <LF>
@000100/123456

In the above example, the user typed a “7” while entering new data and then typed RUBOUT. The console responded with a “\" and then the user typed a “6” and CR. Then the user opened the same location and the new data reflects the RUBOUT. Note that if RUBOUT is issued repeatedly, only numerical characters are erased and it is not possible to terminate the present mode the console is in. If more than six RUBOUTS are consecutively typed, the open location will be modified with all zeros.

H3. 13 HALT Switch Module Details

A schematic description of the HALT switch module is shown in Figure H-1. This module connects the 8510/a maintenance connector on either the backplane (early models) or power supply boards of the 8510 unit. The module permits manual assertion of B HALT L, causing the processor to halt, and be single-instruction stepped by use of the Micro-ODT ‘P’ and ‘G’ commands. When the switch is reset to ‘RUN’, these commands will resume full-speed execution. The flat cable, shown in the Figure, may be dressed between the top rear surface of the chassis and the cover.
Figure H-1 8510/a HALT Switch Module