ICE-86A™ MICROSYSTEM
IN-CIRCUIT EMULATOR
OPERATING INSTRUCTIONS
FOR ISIS-II USERS

Order Number: 162554-001
Additional copies of this manual or other Intel literature may be obtained from:

Literature Department
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel’s software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

BXP  CREDIT
ICE  iCS
Insite  Intel

Intelec  IRMX
SBX  Library Manager
MCS  Micromap

Multibus  Multimodule
Plug-A-Bubble  PROMPT
Promware  RMX/80
System 2000
UPI
μscope

and the combination of ICE, iCS, iRMX, iSBX, iSBX, MCS, or RMX and a numerical suffix.
This document describes the purpose and the use of the ICE-86A In-Circuit Emulator for the Intel 8086 microprocessor.

The ICE-86A module is an optional addition to the Intellec Microcomputer Development System. The ICE-86A module aids in testing and modification of the hardware and software for new products designed around the 8086 microprocessor.

Chapter 1 describes the mission of the ICE-86A emulator as a development aid for system designs based on Intel's iAPX-86 microprocessor.

Chapter 2 gives step-by-step instructions for installing the ICE-86A hardware in the Intellec chassis and connecting the ICE-86A emulator to the user prototype system.

Chapter 3 presents a hands-on debugging session with the ICE-86A emulator.

Chapter 4 describes the elements of the ICE-86A command language, the notation, conventions, and the syntactic rules used in this manual.

Chapter 5 defines the operands, operators, and expressions used in the ICE-86A commands.

Chapter 6 contains discussions and specifications of the emulation and trace control commands.

Chapter 7 contains discussions and specifications of the interrogation and utility commands.

Chapter 8 contains discussions and specifications of the compound and macro commands used in the ICE-86A emulator.

Appendix A is a list of all ICE-86A keywords (literals), and their abbreviations, in alphabetical order.

Appendix B is a list of ICE-86A error and warning messages with interpretations.

Appendix C contains a syntactic summary of the ICE-86A commands.

Appendix D presents the electrical and physical characteristics of the ICE-86A emulator.

Appendix E presents the 8086 assembler instructions in hexadecimal order.

Appendix F contains the iSBC 86/12 and iSBC 86/12A fix.

Appendix G explains the use of the CLOCK, RDY, and RWTIMEOUT.

Appendix H provides installation procedures for the ICE-68 upgrade.

Appendix I explains the use of the Floating Point Macros with the ICE-86A emulator.

Appendix J contains schematic drawings for reference.
To use this manual effectively, you need to understand the 8086 architecture and techniques of programming and debugging. The following publications contain detailed information related to this manual:

- ISIS-II User’s Guide 9800306
- 8080/8085 Assembly Language Programming Manual 9800301
- ISIS-II 8080/8085 Macro Assembler Operator’s Manual 9800292
- A Guide To Intellec Microcomputer Development Systems 9800558
- The 8086 Family User’s Manual 9800722
- 8086 Family Utilities Users Guide 9800639
- The 8086 Family User’s Manual Numerics Supplement 121586
- 8086/8087/8088 Macro Assembly Language Reference Manual 121623
- 8086/8087/8088 Macro Assembler Operating Instructions 121624
- PL/M-86 User’s Guide 121636
- 8089 Real-Time Breakpoint Facility Operating Instructions for ICE-86A/88A In-Circuit Emulator Users 162490

A complete list of publications for use with the Intellec Series III Microcomputer Development System is provided in the following manual:

- Intellec Series III Microcomputer Development System Product Overview 121575
# CONTENTS

<table>
<thead>
<tr>
<th>CHAPTER 1</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION TO THE ICE-86A EMULATOR</td>
<td>PAGE</td>
</tr>
<tr>
<td>ICE-86A In-Circuit Emulator</td>
<td>1-1</td>
</tr>
<tr>
<td>The ICE-86 and ICE-86A Emulators</td>
<td>1-2</td>
</tr>
<tr>
<td>Integrated Hardware/Software Development</td>
<td>1-3</td>
</tr>
<tr>
<td>ICE-86A In-Circuit Emulation</td>
<td>1-4</td>
</tr>
<tr>
<td>User Program Execution Control</td>
<td>1-4</td>
</tr>
<tr>
<td>Memory Mapping</td>
<td>1-4</td>
</tr>
<tr>
<td>Symbolic Debugging</td>
<td>1-5</td>
</tr>
<tr>
<td>Display</td>
<td>1-6</td>
</tr>
<tr>
<td>Operating Modes</td>
<td>1-6</td>
</tr>
<tr>
<td>Emulation</td>
<td>1-6</td>
</tr>
<tr>
<td>Interrogation and Utility</td>
<td>1-8</td>
</tr>
<tr>
<td>Macro and Compound Commands</td>
<td>1-9</td>
</tr>
<tr>
<td>ICE-86A Architecture</td>
<td>1-10</td>
</tr>
<tr>
<td>ICE-86A Software</td>
<td>1-10</td>
</tr>
<tr>
<td>ICE-86A Firmware</td>
<td>1-11</td>
</tr>
<tr>
<td>ICE-86A Hardware</td>
<td>1-11</td>
</tr>
<tr>
<td>Buffer Box Signals</td>
<td>1-11</td>
</tr>
<tr>
<td>Generalized Development Cycle with the ICE-86A Emulator</td>
<td>1-13</td>
</tr>
<tr>
<td>A Generalized Emulation Session</td>
<td>1-14</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CHAPTER 2</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICE-86A INSTALLATION PROCEDURES</td>
<td>PAGE</td>
</tr>
<tr>
<td>ICE-86A Components</td>
<td>2-1</td>
</tr>
<tr>
<td>Required and Optional Hardware</td>
<td>2-1</td>
</tr>
<tr>
<td>Hardware Installation Procedures</td>
<td>2-2</td>
</tr>
<tr>
<td>Installation Procedures for Intellec Model</td>
<td>2-2</td>
</tr>
<tr>
<td>800 and 888</td>
<td>2-2</td>
</tr>
<tr>
<td>Installation Procedures for Intellec Series II</td>
<td>2-4</td>
</tr>
<tr>
<td>Model 220, 225, and 230, and Intellec Series III Model 286</td>
<td>2-4</td>
</tr>
<tr>
<td>Accessing External Buffer Box Signals and Ground Pin</td>
<td>2-5</td>
</tr>
<tr>
<td>Confidence Testing</td>
<td>2-6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CHAPTER 3</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAMPLE ICE-86A SESSIONS AT THE TERMINAL</td>
<td>PAGE</td>
</tr>
<tr>
<td>How To Use This Chapter</td>
<td>3-1</td>
</tr>
<tr>
<td>Analysis of the Sample Program</td>
<td>3-2</td>
</tr>
<tr>
<td>ICE-86A Hands-On Demonstration</td>
<td>3-5</td>
</tr>
<tr>
<td>Session 1</td>
<td>3-6</td>
</tr>
<tr>
<td>Session 2</td>
<td>3-12</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CHAPTER 4</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ELEMENTS OF THE ICE-86A COMMAND LANGUAGE</td>
<td>PAGE</td>
</tr>
<tr>
<td>Introduction</td>
<td>4-1</td>
</tr>
<tr>
<td>Notation and Conventions Used in This Manual</td>
<td>4-3</td>
</tr>
<tr>
<td>Syntactic Rules Used in the Manual</td>
<td>4-4</td>
</tr>
<tr>
<td>Character Set</td>
<td>4-6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CHAPTER 5</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXPRESSIONS</td>
<td>PAGE</td>
</tr>
<tr>
<td>Operands</td>
<td>5-2</td>
</tr>
<tr>
<td>Numeric Constants</td>
<td>5-2</td>
</tr>
<tr>
<td>Masked Constants</td>
<td>5-3</td>
</tr>
<tr>
<td>Keyword References</td>
<td>5-3</td>
</tr>
<tr>
<td>Symbolic References</td>
<td>5-4</td>
</tr>
<tr>
<td>Statement Number Reference</td>
<td>5-4</td>
</tr>
<tr>
<td>Memory References</td>
<td>5-5</td>
</tr>
<tr>
<td>Typed Memory Reference</td>
<td>5-6</td>
</tr>
<tr>
<td>Port References</td>
<td>5-7</td>
</tr>
<tr>
<td>String Constants</td>
<td>5-7</td>
</tr>
<tr>
<td>Parenthesized Expressions</td>
<td>5-7</td>
</tr>
<tr>
<td>Operators</td>
<td>5-7</td>
</tr>
<tr>
<td>Classes of Operators</td>
<td>5-8</td>
</tr>
<tr>
<td>Arithmetic Operators</td>
<td>5-8</td>
</tr>
<tr>
<td>Content Operators</td>
<td>5-11</td>
</tr>
<tr>
<td>Relational Operators</td>
<td>5-11</td>
</tr>
<tr>
<td>Logical Operators</td>
<td>5-11</td>
</tr>
<tr>
<td>Arithmetic and Logical Semantic Rules</td>
<td>5-13</td>
</tr>
<tr>
<td>How Expressions are Evaluated</td>
<td>5-14</td>
</tr>
<tr>
<td>&quot;Case Studies&quot; in Evaluating Expressions</td>
<td>5-14</td>
</tr>
<tr>
<td>Command Contexts</td>
<td>5-21</td>
</tr>
</tbody>
</table>
## CONTENTS (Cont’d.)

### CHAPTER 6
**EMULATION AND TRACE CONTROL COMMANDS**

<table>
<thead>
<tr>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Emulation Control Commands</td>
<td>6-1</td>
</tr>
<tr>
<td>Discussion</td>
<td>6-2</td>
</tr>
<tr>
<td>Execution Match Condition</td>
<td>6-4</td>
</tr>
<tr>
<td>Non-Execution Match Condition</td>
<td>6-5</td>
</tr>
<tr>
<td>Address Match Range</td>
<td>6-6</td>
</tr>
<tr>
<td>Match Status List</td>
<td>6-7</td>
</tr>
<tr>
<td>Data Match Range</td>
<td>6-7</td>
</tr>
<tr>
<td>Segment Register Usage</td>
<td>6-8</td>
</tr>
<tr>
<td>Match Condition Restrictions</td>
<td>6-8</td>
</tr>
<tr>
<td>Breakpoint Restrictions</td>
<td>6-9</td>
</tr>
<tr>
<td>Setting The Go-Register</td>
<td>6-12</td>
</tr>
<tr>
<td>Setting Tracepoint Registers</td>
<td>6-13</td>
</tr>
<tr>
<td>Command Signal Timeout</td>
<td>6-13</td>
</tr>
<tr>
<td>Emulation Timer</td>
<td>6-13</td>
</tr>
<tr>
<td>Set Breakpoint Register Command</td>
<td>6-15</td>
</tr>
<tr>
<td>Set Tracepoint Register Command</td>
<td>6-17</td>
</tr>
<tr>
<td>Go Command</td>
<td>6-18</td>
</tr>
<tr>
<td>Set GO-Register (GR) Command</td>
<td>6-20</td>
</tr>
<tr>
<td>STEP Command</td>
<td>6-21</td>
</tr>
<tr>
<td>Display Emulation Register Command</td>
<td>6-22</td>
</tr>
<tr>
<td>Set CLOCK Command</td>
<td>6-23</td>
</tr>
<tr>
<td>Display CLOCK Command</td>
<td>6-23</td>
</tr>
<tr>
<td>Set RWTIMEOUT Command</td>
<td>6-24</td>
</tr>
<tr>
<td>Display RWTIMEOUT Command</td>
<td>6-24</td>
</tr>
<tr>
<td>ENABLE/DISABLE RDY Command</td>
<td>6-25</td>
</tr>
<tr>
<td>Trace Control Command</td>
<td>6-26</td>
</tr>
<tr>
<td>Discussion</td>
<td>6-26</td>
</tr>
<tr>
<td>Trace Display Mode</td>
<td>6-27</td>
</tr>
<tr>
<td>Moving the Buffer Pointer</td>
<td>6-27</td>
</tr>
<tr>
<td>Displaying Trace Data</td>
<td>6-28</td>
</tr>
<tr>
<td>Trace Data Display Restrictions</td>
<td>6-28</td>
</tr>
<tr>
<td>Trace Display Formats</td>
<td>6-29</td>
</tr>
<tr>
<td>Display of Trace Data in Frames Mode</td>
<td>6-29</td>
</tr>
<tr>
<td>Display of Trace Data in Instructions Mode</td>
<td>6-30</td>
</tr>
<tr>
<td>Operand Fields</td>
<td>6-30</td>
</tr>
<tr>
<td>Display of Cycles in Instruction Mode</td>
<td>6-32</td>
</tr>
<tr>
<td>Gaps in Trace in Instruction Mode</td>
<td>6-32</td>
</tr>
<tr>
<td>Extended Example of Trace Displays</td>
<td>6-33</td>
</tr>
<tr>
<td>Set TRACE Display Mode Command</td>
<td>6-35</td>
</tr>
<tr>
<td>ENABLE/DISABLE TRACE Command</td>
<td>6-36</td>
</tr>
<tr>
<td>Display TRACE Command</td>
<td>6-37</td>
</tr>
<tr>
<td>MOVE, OLDEST, and NEWEST Commands</td>
<td>6-38</td>
</tr>
<tr>
<td>PRINT Command</td>
<td>6-39</td>
</tr>
</tbody>
</table>

### CHAPTER 7
**INTERROGATION AND UTILITY COMMANDS**

<table>
<thead>
<tr>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Utility Commands Involving ISIS-II</td>
<td>7-2</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-2</td>
</tr>
<tr>
<td>ICE86 Command</td>
<td>7-5</td>
</tr>
<tr>
<td>EXIT Command</td>
<td>7-6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD Command</td>
<td>7-7</td>
</tr>
<tr>
<td>SAVE Command</td>
<td>7-8</td>
</tr>
<tr>
<td>LIST Command</td>
<td>7-9</td>
</tr>
<tr>
<td>Number Bases and Radix Commands</td>
<td>7-10</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-10</td>
</tr>
<tr>
<td>Console Input Radixes: SUFFIX Command</td>
<td>7-10</td>
</tr>
<tr>
<td>Console Output Radixes: BASE Command</td>
<td>7-11</td>
</tr>
<tr>
<td>Set or Display Console Input Radix Commands</td>
<td>7-12</td>
</tr>
<tr>
<td>Set or Display Console Output Radix Commands</td>
<td>7-13</td>
</tr>
<tr>
<td>Hardware Register Commands</td>
<td>7-14</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-14</td>
</tr>
<tr>
<td>Set Register Command</td>
<td>7-20</td>
</tr>
<tr>
<td>RESET HARDWARE Command</td>
<td>7-21</td>
</tr>
<tr>
<td>Set or Display RQGT Command</td>
<td>7-22</td>
</tr>
<tr>
<td>Display BUS Command</td>
<td>7-23</td>
</tr>
<tr>
<td>Memory Mapping Commands</td>
<td>7-24</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-24</td>
</tr>
<tr>
<td>MAP DISK Command</td>
<td>7-28</td>
</tr>
<tr>
<td>MAP INTELLEC Command</td>
<td>7-29</td>
</tr>
<tr>
<td>Set MAP Status Command</td>
<td>7-30</td>
</tr>
<tr>
<td>Display MAP Status Command</td>
<td>7-32</td>
</tr>
<tr>
<td>RESET MAP Command</td>
<td>7-33</td>
</tr>
<tr>
<td>Set Memory and Port Contents Commands</td>
<td>7-34</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-34</td>
</tr>
<tr>
<td>Memory Content References</td>
<td>7-34</td>
</tr>
<tr>
<td>Setting Memory Contents</td>
<td>7-37</td>
</tr>
<tr>
<td>Port Content References</td>
<td>7-40</td>
</tr>
<tr>
<td>Set Memory Command</td>
<td>7-43</td>
</tr>
<tr>
<td>Set Input/Output Port Contents Command</td>
<td>7-44</td>
</tr>
<tr>
<td>Symbol Table and Statement Number Table Commands</td>
<td>7-45</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-45</td>
</tr>
<tr>
<td>DEFINE Symbol Command</td>
<td>7-51</td>
</tr>
<tr>
<td>Display Symbols Command</td>
<td>7-52</td>
</tr>
<tr>
<td>Display Statement Numbers Command</td>
<td>7-53</td>
</tr>
<tr>
<td>Display Modules Command</td>
<td>7-54</td>
</tr>
<tr>
<td>Change Symbol Command</td>
<td>7-55</td>
</tr>
<tr>
<td>REMOVE Symbols Command</td>
<td>7-56</td>
</tr>
<tr>
<td>TYPE Command</td>
<td>7-57</td>
</tr>
<tr>
<td>Set DOMAIN Command</td>
<td>7-58</td>
</tr>
<tr>
<td>RESET DOMAIN Command</td>
<td>7-59</td>
</tr>
<tr>
<td>ENABLE/DISABLE SYMBOLICALLY</td>
<td>7-60</td>
</tr>
<tr>
<td>Command</td>
<td></td>
</tr>
<tr>
<td>Display Commands</td>
<td>7-61</td>
</tr>
<tr>
<td>Discussion</td>
<td>7-61</td>
</tr>
<tr>
<td>Registers</td>
<td>7-61</td>
</tr>
<tr>
<td>Status Register</td>
<td>7-63</td>
</tr>
<tr>
<td>Pin References</td>
<td>7-65</td>
</tr>
<tr>
<td>General Formats for Numeric Values</td>
<td>7-65</td>
</tr>
<tr>
<td>The Display NESTING Command</td>
<td>7-78</td>
</tr>
<tr>
<td>The EVALUATE Command</td>
<td>7-78</td>
</tr>
<tr>
<td>The Disassembly Command</td>
<td>7-80</td>
</tr>
<tr>
<td>The DEFINE DASM Command</td>
<td>7-80</td>
</tr>
</tbody>
</table>
CONTENTS (Cont’d.)

Display Processor and Status Registers
  Command ................................ 7-81
Display Memory Command ...................... 7-82
Display I/O Command ............................ 7-83
Display STACK Command ......................... 7-84
Display Boolean Command ....................... 7-85
Display NESTING Command ...................... 7-86
EVALUATE Command .............................. 7-87
DASM Command .................................. 7-88
DEFINE DASM Command ........................... 7-89

CHAPTER 8
ICE-86A ENHANCEMENTS
Compound Commands .......................... 8-1
REPEAT Command ............................... 8-1
COUNT Command ................................ 8-3
IF Command .................................... 8-5
Nesting Compound Commands ................. 8-6
Macro Commands ............................... 8-8
Defining and Invoking Macros ................ 8-8
Local and Global Defaults ..................... 8-9
Formal and Actual Parameters ............... 8-10
Details on Macro Expansion ................. 8-12
The ENABLE/DISABLE EXPANSION Command .... 8-12
Macro Table Commands ......................... 8-12
Saving Macros ................................ 8-14
Further Examples .............................. 8-14
Off-line Facilities ......................... 8-16
INCLUDE Command .......................... 8-16
WRITE Command ............................. 8-17

APPENDIX A
ICE-86A KEYWORDS AND THEIR ABBREVIATIONS

APPENDIX B
ERROR MESSAGES

APPENDIX C
ICE-86A COMMAND SYNTAX SUMMARY

APPENDIX D
ELECTRICAL AND PHYSICAL CHARACTERISTICS OF THE ICE-86A EMULATOR

APPENDIX E
INSTRUCTIONS IN HEXADECIMAL ORDER

APPENDIX F
ISBC 86/12 AND ISBC 86/12A FIX

APPENDIX G
GUIDELINES FOR USE OF CLOCK, READY, AND RWTIMEOUT

APPENDIX H
INSTALLING UPGRADE KIT

APPENDIX I
8087 DEBUGGING SUPPORT

APPENDIX J
REFERENCE SCHEMATICS

TABLES

<table>
<thead>
<tr>
<th>TABLE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Summary of ICE-86A Emulation Commands</td>
<td>1-7</td>
</tr>
<tr>
<td>1-2</td>
<td>Summary of Basic ICE-86A Interrogation and Utility Commands</td>
<td>1-8</td>
</tr>
<tr>
<td>3-1</td>
<td>Key Addresses in CARS Logic</td>
<td>3-16</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-1</td>
<td>Definition of GO Command Functions</td>
<td>4-2</td>
</tr>
<tr>
<td>4-2</td>
<td>Notational Symbols</td>
<td>4-3</td>
</tr>
<tr>
<td>4-3</td>
<td>Classes of Hardware Elements</td>
<td>4-7</td>
</tr>
<tr>
<td>5-1</td>
<td>Elements of Numeric Constants</td>
<td>5-3</td>
</tr>
</tbody>
</table>

vii
### TABLES (Cont’d.)

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5-2</td>
<td>ASCII Printing Characters and CODES (20H-7EH)</td>
<td>5-8</td>
</tr>
<tr>
<td>5-3</td>
<td>ICE Operators</td>
<td>5-9</td>
</tr>
<tr>
<td>5-4</td>
<td>Classes of Operators</td>
<td>5-10</td>
</tr>
<tr>
<td>5-5</td>
<td>Content Operators</td>
<td>5-11</td>
</tr>
<tr>
<td>5-6</td>
<td>Arithmetic and Logical Semantic Rules</td>
<td>5-13</td>
</tr>
<tr>
<td>5-7</td>
<td>Representative Cases of Expressions</td>
<td>5-16</td>
</tr>
<tr>
<td>5-8</td>
<td>Conditions and Notation for Examples</td>
<td>5-17</td>
</tr>
<tr>
<td>5-9</td>
<td>Command Contexts</td>
<td>5-22</td>
</tr>
<tr>
<td>7-1</td>
<td>8086 General Registers</td>
<td>7-14</td>
</tr>
<tr>
<td>7-2</td>
<td>Pointer Registers</td>
<td>7-15</td>
</tr>
<tr>
<td>7-3</td>
<td>Index Registers</td>
<td>7-15</td>
</tr>
<tr>
<td>7-4</td>
<td>Segment Registers</td>
<td>7-15</td>
</tr>
<tr>
<td>7-5</td>
<td>Status Registers</td>
<td>7-15</td>
</tr>
<tr>
<td>7-6</td>
<td>Pin References</td>
<td>7-16</td>
</tr>
<tr>
<td>7-7</td>
<td>Flag References</td>
<td>7-16</td>
</tr>
<tr>
<td>7-8</td>
<td>Symbolic References and Statement References</td>
<td>7-47</td>
</tr>
<tr>
<td>7-9</td>
<td>Classes of Hardware Elements</td>
<td>7-62</td>
</tr>
<tr>
<td>7-10</td>
<td>Numeric Value Display Formats</td>
<td>7-66</td>
</tr>
<tr>
<td>7-11</td>
<td>Display Values Per Line</td>
<td>7-70</td>
</tr>
<tr>
<td>8-1</td>
<td>Tracking a COUNT Command</td>
<td>8-4</td>
</tr>
<tr>
<td>G-1</td>
<td>CLOCK and ENABLE/DISABLE RDY Commands</td>
<td>G-4</td>
</tr>
</tbody>
</table>

### ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>8086 CPU Functional Block Diagram</td>
<td>1-1</td>
</tr>
<tr>
<td>1-2</td>
<td>ICE-86A Functional Block Diagram</td>
<td>1-12</td>
</tr>
<tr>
<td>1-3</td>
<td>Typical Development Cycle with ICE Module</td>
<td>1-14</td>
</tr>
<tr>
<td>2-1</td>
<td>Orientation of Circuit Boards</td>
<td>2-3</td>
</tr>
<tr>
<td>3-1</td>
<td>CARS Module Listing</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2</td>
<td>DELAY Module Listing</td>
<td>3-4</td>
</tr>
<tr>
<td>4-1</td>
<td>Example of a GO Command</td>
<td>4-1</td>
</tr>
<tr>
<td>5-1</td>
<td>A Simple Model of Evaluation</td>
<td>5-15</td>
</tr>
<tr>
<td>6-1</td>
<td>Non-Execution Match Condition</td>
<td>6-10</td>
</tr>
<tr>
<td>7-1</td>
<td>REAL, DREAL, and TREAL Memory Types</td>
<td>7-36</td>
</tr>
<tr>
<td>F-1</td>
<td>Piggyback Circuits Locations A45, A46, A69 of ISBC 86/12 and ISBC 86/12A</td>
<td>F-2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>F-2</td>
<td>Typical Application of IC Test Clips</td>
<td>F-3</td>
</tr>
<tr>
<td>F-3</td>
<td>iSBC 86/12A Parts Location Diagram</td>
<td>F-4</td>
</tr>
<tr>
<td>F-4</td>
<td>iSBC 86/12A Schematic Diagram</td>
<td>F-5</td>
</tr>
<tr>
<td>F-5</td>
<td>iSBC 86/12A Schematic Diagram</td>
<td>F-6</td>
</tr>
<tr>
<td>G-1</td>
<td>Source of 8086 READY Input</td>
<td>G-2</td>
</tr>
<tr>
<td>I-1</td>
<td>Status Block</td>
<td>I-2</td>
</tr>
<tr>
<td>I-2</td>
<td>Register Bytes Format</td>
<td>I-2</td>
</tr>
<tr>
<td>I-3</td>
<td>Block Bytes Format</td>
<td>I-3</td>
</tr>
<tr>
<td>I-4</td>
<td>Control Word Format</td>
<td>I-4</td>
</tr>
<tr>
<td>I-5</td>
<td>Status Word Format</td>
<td>I-4</td>
</tr>
<tr>
<td>I-6</td>
<td>Tag Word Format</td>
<td>I-5</td>
</tr>
<tr>
<td>I-7</td>
<td>Exception Pointers Format</td>
<td>I-5</td>
</tr>
</tbody>
</table>
This manual presents the operation of the In-Circuit Emulator for the Intel 8086 microprocessor, or ICE-86A emulator. As an introduction to the use of this microprocessor design aid, this chapter contains an overview of the product and its relationship to other products and contains a brief discussion of integrated hardware/software development, in-circuit emulation, and ICE-86A architecture. Also a generalized development cycle with the ICE-86A emulator and a generalized ICE-86A emulation session are presented.

ICE-86A In-Circuit Emulator

The ICE-86A emulator provides in-circuit emulation for 8086 microprocessor-based systems. Figure 1-1 shows the functional block diagram of the 8086 CPU. The ICE-86A module consists of three circuit boards which reside in the Intellec Microcomputer Development System. A cable and buffer box connect the Intellec to the user system by replacing the user's 8086. In this manner the Intellec debug functions are extended into the user system. Using the ICE-86A module, the designer can execute prototype software in continuous or single-step mode and can substitute Intellec equivalents for user devices, such as memory.

Figure 1-1. 8086 CPU Functional Block Diagram
The 8086 CPU can be used with the 8087 NDP (Numeric Data Processor) and/or with the 8089 IOP (Input/Output Processor). The 8087 NDP is capable of expanding the 8086 CPU's arithmetic abilities to include floating point calculations. (See The 8086 Family User's Manual Numerics Supplement, Manual Order Number 121586, for information on the use of the 8087 NDP as a coprocessor.)

The ICE-86A emulator provides extended capabilities to allow debugging of systems using the 8086 CPU with the 8087 NDP. Coprocessor debugging is aided by the following ICE-86A features:

- Three real number types for memory content references
- Four external buffer box signals to aid in coordinating the user system with the ICE-86A emulator
- RQGT and BUS commands for the operation of the 8086 RQGT lines
- DASM and DEFINE DASM commands for disassembling 8087 instructions
- Emulation timer for optimizing coprocessor code

The 8089 IOP allows for more efficient handling of processor I/O. (See The 8086 Family User's Manual, Manual Order Number 9800722, for information on the use of the 8089 IOP.)

The 8089 Real-Time Breakpoint Facility (RBF-89) is a software superset of the ICE-86 emulator Version 1.2, a previous 8086 emulator. RBF-89 includes most of the ICE-86A features (see below for exceptions) plus the following features that aid in designing systems based on an 8086 CPU used with an 8089 IOP:

- Commands to initialize the 8089 IOP
- Commands to control program execution on the 8089 IOP
- Commands to disassemble 8089 instructions

RBF-89 software runs on ICE-86 or ICE-86A hardware but does not include the following ICE-86A features:

- External buffer bus signals are not available.
- ENABLE/DISABLE SYMBOLICALLY commands are not available.
- DASM and DEFINE DASM for disassembling 8087 instructions commands are not available.
- ENABLE/DISABLE EXPANSION commands are not available.
- The SELECTING modifier for the LOAD command is not available.
- The one-byte CAUSE register is returned rather than the string associated with various conditions.
- The three real number types (REAL, DREAL, and TREAL) are not available.

See 8089 Real-Time Breakpoint Facility Operating Instructions for ICE-86A/88A In-Circuit Emulator Users, Manual Order Number 162490, for instructions on the use of RBF-89.

The ICE-86 and ICE-86A Emulators

The following features are supported in the ICE-86A emulator (Version 2.0), but are not included in the ICE-86 emulator (Version 1.2), the previous 8086 emulator:

- RQGT lines
- External control of emulation
- A hardware reset signal to the user system
• A signal indicating emulation status
• A signal indicating when a breakpoint condition has been met
• ENABLE/DISABLE SYMBOLICALLY commands
• RQGT and BUS commands
• DASM and DEFINE DASM commands
• ENABLE/DISABLE EXPANSION commands
• The SELECTING modifier for the LOAD command
• A string is returned from the display of the CAUSE register
• Three real data types (REAL, DREAL, and TREAL)

ICE-86 emulator (Version 1.2) users consulting this manual for operating instructions should note the differences listed above. When reading this manual, ICE-86 emulator (Version 1.2) users should keep in mind that these enhanced features only work with the ICE-86A emulator (Version 2.0).

Additionally, some users may wish to run the ICE-86A (Version 2.0) software on ICE-86 (Version 1.2) hardware, for example, before they have upgraded their ICE-86 (Version 1.2) hardware.

The following features require the ICE-86A hardware and are not supported in a configuration using ICE-86 hardware with ICE-86A software:
• RQGT lines
• External control of emulation break
• A hardware reset signal for the user system
• A signal indicating emulation status
• A signal indicating when a breakpoint condition has been met
• RQGT and BUS commands
• DASM and DEFINE DASM commands

Integrated Hardware/Software Development

The ICE-86A emulator allows hardware and software development to proceed concurrently. This is more effective than the traditional method of independent hardware and software development followed by a system integration phase. With the ICE-86A emulator, prototype hardware can be added to the system as it is designed. The software and hardware can be used to test each other as the product is developed.

Conceptually, the ICE-86A emulator can be viewed as assisting three stages of development:

1. The ICE-86A emulator can be operated without being connected to the user’s system, so its debugging capabilities can be used to facilitate software development before any of the user’s hardware is available.

2. To begin integration of software and hardware development efforts, the user’s prototype need consist of no more than an 8086 CPU socket. Through ICE-86A mapping capabilities, Intellec system equivalents (such as Intellec memory) can be substituted for missing prototype hardware. As each section of the user’s hardware is completed, it can be added to the prototype, replacing the Intellec equivalent. Thus each section of the hardware and software can be "system" tested as it becomes available.
3. When the user's prototype is complete, it can be tested using the system software which will drive the final product. The ICE-86A emulator can be used for real time emulation of the 8086 to debug the system as a complete unit.

Thus the ICE-86A emulator provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

**ICE-86A In-Circuit Emulation**

The ICE-86A In-Circuit Emulator is a diagnostic tool that is used for testing and debugging the hardware and software of user-designed 8086 microcomputer-based systems. Such testing may begin during the early phases of user system development and may continue throughout the life cycle of the user's system.

The interface between the in-circuit emulator and the user system is implemented at the connector pins of the user system microprocessor chip. These pins carry the information that establishes the characteristics and status of the user system. The interface makes it possible for the in-circuit emulator to continually monitor user operations and to provide control of these operations. More specifically, the in-circuit emulator monitors execution of the user program and controls the conditions under which the user program execution is initiated and terminated.

**User Program Execution Control**

Starting and stopping execution of the user program at predefined points or conditions is an essential task of the in-circuit emulator as it is often not feasible or desirable to execute the entire user program. For example, a single routine may be executed because either other routines have not yet been coded or because a fault (bug) has been isolated to that routine.

The starting address for execution is readily established by loading a known value into the program counter of the user processor while the processor is inactive. Termination of execution is a more involved procedure which requires the in-circuit emulator to halt the processor when a predetermined multi-condition state exists at the 8086 pins. This process requires prior storage of state values within the in-circuit emulator hardware and dynamic comparison of these values with the states of specified data, address and/or status pins of the processor. The point at which the user program execution is terminated is known as the breakpoint.

A breakpoint may be specified to cause the user program to halt execution when a given memory location is addressed during a processor fetch (i.e., loaded into the 8086 execution queue). However, very often the operator is more interested in the data value of a memory location or an I/O port. In the latter cases both the type of instruction (read, write, input, or output) and the data value are prespecified and are dynamically compared with the processor pin states. It is also possible to specify "don't care" comparisons with the data pins and thereby halt execution whenever the designated type of instruction is extracted from the queue for execution.

A wide range of breakpoint conditions are possible through comparison of the processor chip states with predesignated values. The full range of breakpoint conditions that may be specified by the operator are presented in subsequent chapters.

**Memory Mapping**

Memory for the user system can be resident in the user system or "borrowed" from the Intellec system through ICE-86A's mapping capability.
The ICE-86A emulator allows 1 megabyte of user memory to be addressed by the 8086. This user memory space consists of 1024 1K byte segments that can be mapped in 1K blocks to:

1. Physical memory in the user’s system,
2. Either of two 1K blocks of ICE-86A high speed memory,
3. Intellec expansion memory,

The first 64K of Intellec RAM memory is dedicated to Intellec system software. Therefore the RAM boards within the Intellec system that are used by the ICE-86A emulator to store the user program employ effective addresses beyond the 64K byte memory accessible to Intellec system software.

Mapping consists of specifying where each "logical" memory block that the 8086 addresses will physically exist within various physical memories. During emulation the memory map is used to determine the existence and physical location of the logical memory space being referenced by the user program.

If a logical segment of addresses is not activated by associating the segment with a physical memory, the segment is "guarded." A guarded segment is logically non-existent and any reference to the segment by the user program results in an error. Thus the ICE-86A emulator can trap memory accesses outside the intended memory for program and data. All blocks are initially guarded following system reset and any segment may be guarded on command after its initial activation.

Mapping enables the user to allocate segments of user memory space to physical memories other than the RAM/ROM of the user system. This feature permits testing of the user program prior to installation of user memory and also provides a convenient means of executing modified code in "borrowed" memory while the bulk of user program is resident within the user system.

**Symbolic Debugging**

Symbols and PL/M statement numbers may be substituted for numeric values in any of the ICE-86A commands. This allows the user to make symbolic references to I/O ports, memory addresses, and data in a user program. Thus the user need not search listings for addresses of variables or program subroutines.

Symbols can be used to reference variables, procedures, program labels, and source statements. Thus a variable can be displayed or changed by referring to it by name rather than by its absolute location in memory. Using symbols for statement labels, program labels, and procedure names allows the user to set breakpoints or disassemble a section of code into its assembly mnemonics much more easily.

Furthermore, each symbol may have associated with it one of the types BYTE, WORD, INTEGER, SINTEGER (for short, 8-bit integer), POINTER, REAL, DREAL, or TREAL. Thus when the user examines or modifies a variable from the source program, he doesn’t need to remember its type. For example, the command "!VAR" displays the value in memory of variable VAR in a format appropriate to its type, while the command "!VAR = !VAR1" assigns the value of VAR1 to VAR.

The user symbol table generated along with the object file during a PL/M-86 compilation or by the 8086 Assembler is loaded into the ICE-86A emulator along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found to be useful during system debugging.
In addition, the ICE-86A emulator provides access to all the 8086 registers and flags through mnemonic reference. The READY, NMI, TEST, HOLD, RESET, INTR, and MN/MX pins can also be read.

Display

Three basic types of data are available for display: trace data, 8086 termination conditions, and test parameters. Trace data is collected from the 8086 pins during execution of the user program. Trace data collection can be continuous or selective. Tracepoints allow the user to selectively turn trace off and on as desired during emulation. The tracepoints are stored by the ICE-86A hardware on command prior to emulation. If trace data collected exceeds the capacity of the trace buffer, the older trace data is overwritten by current data. Trace buffer pointers entered by the operator permit selection of the trace information for display.

The 8086 termination conditions are the status values of the 8086 processor that are accessible following termination of user program execution. The 8086 termination conditions include the values of registers, flags, input pins, I/O ports, status information, and the contents of the logical user memory space locations currently activated by the memory map. Some of this information is the same as that collected in the trace buffer. All 8086 termination conditions are displayed by console entry of the memory or port address or the name of the register, flag, or input pin.

Hardware resident test parameters are entered by the operator and stored within the ICE-86A hardware. Such information includes breakpoints, tracepoints, the memory map, and the tracepointer used for control of trace data display. The operator displays this information to verify the correct entry or to determine the values of test parameters that were previously entered.

Software resident test parameters are entered by the operator and stored within ICE-86A software. These parameters are used to establish values that effect hardware only upon entry of other commands. For example the symbol manipulation commands establish the relationship between the object code of the user program and symbols, statement numbers, and module names that are used by the operator to reference the user program code and data symbolically.

Operating Modes

The ICE-86A software is a development system-based program which provides the user with easy-to-use commands for defining breakpoints, initiating emulation, and interrogating and altering user status recorded during emulation. The ICE-86A commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

There are two distinct phases of operation when the ICE-86A emulator is used for debugging. The interval when the user program is being executed is referred to as the emulation phase. The interval when the operator establishes and modifies test parameters and displays (or prints) test results is the interrogation phase.

Emulation

Emulation commands to the ICE-86A emulator control the process of setting up and running an emulation of the user’s program and examining the results of the emulation. Breakpoints and tracepoints enable the ICE-86A emulator to halt and provide a detailed trace in any part of the user’s program. A summary of the emulation commands is shown in table 1-1.
Table 1-1. Summary of ICE-86A™ Emulation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>Initializes emulation and allows the user to specify the starting point and breakpoints. Example: GO FROM .START TILL. DELAY EXECUTED where START and DELAY are statement labels.</td>
</tr>
<tr>
<td>STEP</td>
<td>Allows the user to single-step through the program.</td>
</tr>
<tr>
<td>GR</td>
<td>Sets the GO-register to a set of one or more breakpoint conditions or causes the display of the current GO-register settings.</td>
</tr>
<tr>
<td>ENABLE/DISABLE TRACE</td>
<td>Turn trace data collection on or off.</td>
</tr>
<tr>
<td>TRACE</td>
<td>Set trace display mode to display trace data in frame or instruction format or display current trace display mode.</td>
</tr>
<tr>
<td>OLDEST</td>
<td>Move trace buffer pointer to top of trace buffer.</td>
</tr>
<tr>
<td>NEWEST</td>
<td>Move trace buffer pointer to bottom of trace buffer.</td>
</tr>
<tr>
<td>MOVE</td>
<td>Move trace buffer pointer forward or backwards in buffer a specified number or buffer entries.</td>
</tr>
<tr>
<td>PRINT</td>
<td>Display one or more entries from the trace data buffer.</td>
</tr>
<tr>
<td>CLOCK</td>
<td>Specify system clock as internal (ICE emulator provided) or external (user-provided) or cause current clock setting to be displayed.</td>
</tr>
<tr>
<td>RWTIMEOUT</td>
<td>Allows the user to time out READ/WRITE command signals based on the time taken by the 8086 to access expansion Intellec memory or disk-based memory.</td>
</tr>
<tr>
<td>ENABLE/DISABLE RDY</td>
<td>Allows the user to enable or disable the user-ready signal for accessing Intellec resident memory or disk memory.</td>
</tr>
</tbody>
</table>

Breakpoints—the ICE-86A emulator has two breakpoint registers which allow the user to halt emulation when a specified condition is met. The breakpoint registers may be set up as execution or non-execution breakpoints. An execution breakpoint consists of a single address which causes a break whenever the 8086 executes an instruction byte which was obtained from that address. A non-execution breakpoint causes an emulation break when a specified condition other than an instruction execution occurs. This condition can contain up to four parts:

1. A set of address values,
2. A particular status of the 8086 bus (one or more of memory or I/O read or write, instruction fetch, halt, or interrupt acknowledge),
3. A set of data values,
4. A segment register (break occurs when the register is used in an effective address calculation).

Break on a set of address values has three capabilities:
1. To break on a single address.
2. To set any number of breakpoints within a limited range (1024 bytes beginning at an even address) of memory.
3. To break in an unlimited range. Execution is halted on any memory access to an address greater than or equal to (or less than or equal to) the breakpoint.

An external break input exists at the buffer box. It causes a break when a high to low transition occurs. An external breakpoint match output for user access is provided on the buffer, which allows synchronization of other test equipment when a break occurs.

Tracepoints—the ICE-86A emulator has two tracepoint registers which establish match conditions to conditionally start and stop trace collection. The trace information is gathered at least twice per bus cycle, first when the address signals are valid and second when the data signals are valid. Trace information is also collected each CPU cycle during which the execution queue is active.

Each trace frame contains the 20 address/data line values and detailed information on the status of the 8086. The trace memory can store up to 1023 frames, or an average of about 300 bus cycles, of trace data. The trace memory contains the last 1023 frames of trace data collected, even if this spans several separate emulations. The user has the option of displaying each frame of the trace data or displaying by instruction in actual 8086 Assembler mnemonics. The trace data is always available after an emulation.

Interrogation and Utility

Interrogation and utility commands give the user convenient access to detailed information about the program and the state of the 8086 which is useful in debugging hardware and software. Changes can be made in both user program memory and the state of the 8086. Commands are also provided for various utility operations such as loading and saving program files, defining symbols and macros, setting up the memory map, and returning control to ISIS-II. A summary of the basic interrogation and utility commands is shown in Table 1-2.

During the Interrogation and Utility mode, the ICE-86A emulation processor will not respond to an NMI or RESET signal generated by the user system. However, it will respond to RQGT and HOLD signals from the user system.

Table 1-2. Summary of Basic ICE-86A™ Interrogation and Utility Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory/Register Commands</td>
<td>Display or change the contents of:</td>
</tr>
<tr>
<td></td>
<td>• Memory</td>
</tr>
<tr>
<td></td>
<td>• 8086 Registers</td>
</tr>
<tr>
<td></td>
<td>• ICE-86A Pseudo-Registers</td>
</tr>
<tr>
<td></td>
<td>• 8086 Status flags</td>
</tr>
<tr>
<td></td>
<td>• 8086 Input pins</td>
</tr>
<tr>
<td></td>
<td>• 8086 I/O ports</td>
</tr>
<tr>
<td>Memory Mapping Commands</td>
<td>Display, declare, set, or reset the ICE-86A memory mapping.</td>
</tr>
<tr>
<td>DASM</td>
<td>Disassembles the memory into 8086 assembler mnemonics.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Fetches user symbol table and object code from the input file.</td>
</tr>
<tr>
<td>SAVE</td>
<td>Sends user symbol table and object code to the output file.</td>
</tr>
<tr>
<td>LIST</td>
<td>Sends a copy of all output (including prompts, input line echos, and error messages) to the chosen output device (e.g., disk, printer) as well as the console.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Displays the value of an expression in binary, octal, decimal, hexadecimal, and ASCII.</td>
</tr>
</tbody>
</table>
Table 1-2. (Cont’d.)

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROGT</td>
<td>Sets or displays the status of the Request/Grant facility which enables the</td>
</tr>
<tr>
<td></td>
<td>ICE-86A emulator to share the system bus with coprocessors.</td>
</tr>
<tr>
<td>BUS</td>
<td>Displays which device is currently master of the system bus.</td>
</tr>
<tr>
<td>CAUSE</td>
<td>Displays a mnemonic indicating the cause of the most recent emulation halt.</td>
</tr>
<tr>
<td>DEFINE DASM</td>
<td>Informs the ICE-86A emulator of the configuration of the user system; i.e.,</td>
</tr>
<tr>
<td></td>
<td>whether the 8087 chip or the 8087 emulator exists.</td>
</tr>
<tr>
<td>Symbol</td>
<td>These commands allow the user to:</td>
</tr>
<tr>
<td>Manipulation</td>
<td>Display any or all symbols, program modules, and program line numbers and</td>
</tr>
<tr>
<td>Commands</td>
<td>their associated values (locations in memory).</td>
</tr>
<tr>
<td></td>
<td>Set the domain (choose the particular program module) for the line numbers.</td>
</tr>
<tr>
<td></td>
<td>Define new symbols as they are needed in debugging.</td>
</tr>
<tr>
<td></td>
<td>Remove any or all symbols, modules, and program statements.</td>
</tr>
<tr>
<td></td>
<td>Change the value or type of any symbol.</td>
</tr>
<tr>
<td>TYPE</td>
<td>Assigns or changes the type of any symbol in the symbol table.</td>
</tr>
<tr>
<td>SUFFIX/BASE</td>
<td>Establishes the default base for numeric values in input text/output display</td>
</tr>
<tr>
<td></td>
<td>(binary, octal, decimal, or hexadecimal).</td>
</tr>
</tbody>
</table>

Macro and Compound Commands

The ICE-86A software allows the user to program the operation of the ICE-86A hardware by using macros and compound commands.

A macro consists of a set of ICE-86A commands with up to ten command parameters and is typically used to perform any task that is required frequently. Commands are provided to define, display, and delete macros, to invoke macros with an optional list of arguments, and to save macros in a diskette file or to load previously created macros from a diskette file.

As an example, the following macro may be used to emulate a user program from a start address until a breakpoint is encountered, then to continue until a condition is satisfied:

```plaintext
DEFINE MACRO GO
  IP = OFFSET %0 ;DISPLACEMENT OF START ADDRESS
  CS = SEGMENT %0 ;BASE OF START ADDRESS
  REPEAT
    GO TILL %1 ;EMULATE TO BREAKPOINT
    :DISPLAY    ;INVOKE MACRO TO DISPLAY
                ;VARIABLES OF INTEREST
    UNTIL %2 ;CONTINUE UNTIL SOME CONDITION
  ENDR
  EM
  :GO .START, #20 EXECUTED OR .A LEN 10T READ, !FLAG = 0
```
The symbols START, A, FLAG, and #20 are from the user program.

The last line invokes macro GO, causing emulation to begin at label START, to break whenever statement #20 is executed or any element of a 10-byte array A is read, and then to continue unless the variable FLAG has a value of zero.

Compound commands are control structures to either conditionally execute other commands (IF), or to execute other commands until some condition is met or the commands have been executed a certain number of times (COUNT, REPEAT).

For example, the following compound command is used to repeat a set of commands until a condition is met:

```
IP = OFFSET .START ;DISPLACEMENT OF START ADDRESS
CS = SEGMENT .START ;BASE OF START ADDRESS
REPEAT
    UNTIL IP = 1000H ;BREAK CONDITION
    STEP ;SINGLE STEP
ENDR
```

In this command the condition IP = 1000H is tested every STEP. If the sequence of STEPs reaches IP = 1000H, the loop will terminate.

**ICE-86A Architecture**

This section contains a brief description of the software, firmware and hardware that compose the ICE-86A emulator. The information serves as an introduction to more detailed information presented in the remaining chapters of this manual.

**ICE-86A Software**

The ICE-86A software together with ISIS-II and the user program symbol table is resident within the 64K byte memory of the Intellec system. None of this space is available to user program code. User program address space mapped to Intellec resides in RAM boards (i.e., extended Intellec memory) whose physical addresses are above the reserved 64K byte address range.

The functions performed by the ICE-86A software are dependent on the ICE-86A operating mode. In the interrogation mode, the ICE-86A software provides arithmetic and logical conversions as necessary to establish compatibility between the ICE-86A hardware and the operator. This task includes conversion of operator commands to a form usable by the firmware and the evaluation of symbolic entries as necessary to provide absolute address and data values to the hardware. The ICE-86A software also reconverts hardware supplied information (trace data, error codes, map data, etc.) to forms that are meaningful to the operator. In the emulation mode, the ICE-86A software supports the accessing of user code from the diskette. In this mode the software also terminates emulation when directed by the hardware (breakpoint) or the operator (ESCAPE key).

Firmware commands are hardware related commands that are sent to the ICE-86A firmware to initiate a specific action. In general, each ICE-86A (operator-entered) command is an element of higher level language that is converted to a specific series of lower level firmware commands (assuming that the ICE-86A command requires a hardware action). Thus, while the ICE-86A LOAD command merely specifies loading of a user program into user address space, the actual process requires reading of the memory map and writing of the user code into user, ICE, Intellec, or diskette memory as indicated by the map. Not only are multiple firmware commands required but the set of firmware commands issued is dependent on the parameters included within the ICE-86A command.
ICE-86A Firmware

ICE-86A firmware consists of a 12K-byte ROM-resident program that is executed by an 8080 "ICE processor" of the ICE-86A hardware. The firmware performs three major functions. During start-up or system reset, the firmware resets all hardware test parameters and performs a series of go/no-go tests to ensure proper operations of the ICE-86A hardware. In the interrogation mode, the firmware decodes the firmware commands and initiates the specified hardware operations including the sequencing of data transfers to and from the ICE-86A software. In the emulation mode, the firmware supports user program activities that require use of Intellec resources such as the transfer of user code from diskette or extended Intellec memory.

ICE-86A Hardware

ICE-86A hardware consists of five circuit boards and four cables. Three of the circuit boards plug into the Intellec chassis:
- FM Controller Board
- 86 Controller Board
- Trace Board

Two smaller circuit boards are housed within the ICE-86A buffer box assembly:
- Buffer Board 1
- Buffer Board 2

The buffer box cable assembly interconnects the user hardware and the ICE-86A circuit boards within the Intellec chassis. Connection to the user system is made by this cable via the 40-pin socket that normally contains the 8086 user processor. When the ICE-86A emulator is thus connected to the user system, the functions of the user processor are assumed by an 8086 located within the buffer box assembly. The 8086 in the buffer box assembly is called the user processor within this manual. The buffer box assembly is located near the user end of this cable assembly.

'X' and 'Y' cables interconnect the buffer box and two circuit boards in the Intellec chassis. The 'T' cable provides direct connection between the 86 Controller Board and Trace Board.

A block diagram of the ICE-86A hardware is shown in figure 1-2.

Buffer Box Signals

The buffer box has four external signal lines and a ground pin provided to help coordinate user's hardware with the ICE-86A emulator.

These lines are: INITOUT/, EMUL, BRKEXT, and (MATCH0 OR MATCH1)/. Below is a brief user description of each line; signal characteristics are given in Appendix D. See Chapter 2 for installation of cables.

The INITOUT/ line supports an output-only initialization signal that can reset user hardware working in conjunction with the 8086 CPU (such as the 8087 Numeric Data Processor or the 8089 Input/Output Processor). The signal is issued as part of the response to the RESET HARDWARE command (see Chapter 7); the pulse width is 550 microseconds and active low.
Introduction to the ICE-86A Emulator

The EMUL line carries an active high signal that indicates when the ICE-86A emulator is in emulation mode. The signal goes active 4 clock cycles before the first instruction fetch in emulation and terminates 7 clock cycles following the last 8086 cycle emulated.

The BRKEXT line allows an external signal to break emulation (such a signal may come from a coprocessor, a peripheral, etc.). The signal must change from high to low to break emulation; the break occurs on the instruction during which the break is initiated (i.e., the last instruction that is executed before leaving emulation mode). Emulation cannot be resumed through this line.

**NOTE**

In order for the BRKEXT facility to function, a jumper wire must be in place on the 86 Controller board, connecting J2 (the 'X' cable terminal), pin 40, to RP1 (a resistor pack), pin 5. New ICE-86A products are shipped with this wire already installed. The user may be required to have this wire attached on upgrades to previously existing ICE-86 emulators. Before attempting to use the BRKEXT facility, the operator should examine the 86 Controller board to determine if this jumper wire is in place.

The (MATCH0 or MATCH1)/ line can provide a trigger signal whenever a breakpoint register condition is fulfilled. (See Chapter 6 for the setting of breakpoint registers.) The signal is active low and one clock cycle in duration. The user should be aware that a pulse from the (MATCH0 or MATCH1)/ line is not synonymous with a break in emulation; the ICE-86A emulator is capable of going out of emulation mode only when a breakpoint register condition is met and that register has been enabled by either the GO or GR commands.
NOTE
When the system CLOCK is set to INTERNAL, the logic of the ICE-86A emulator causes the (MATCH0 or MATCH1)/ signal to be held high. In general, this means that when the emulator is not connected to user hardware, there is no external signal available to indicate when a breakpoint condition has been met. (See Chapter 6 for the CLOCK commands.)

NOTE
If the user connects an ICE-88A buffer box to an ICE-86A system, the following error will be generated:

WARN C2:HARDWARE MISSING

The ICE-86A system will not function in this configuration.

Generalized Development Cycle with the ICE-86A Emulator

Figure 1-3 diagrams a generalized product development cycle using the ICE-86A emulator as a design aid. The sequence of events in developing a new product using the Intellec system with the ICE-86A emulator is approximately as follows:

• Complete the specifications for the prototype hardware design, software control logic, and integrated system performance.

• Organize both the hardware and software designs into logical blocks that are readily understandable, have well-defined inputs and outputs, and are easy to test. Breaking down the design is an interactive process, but is extremely valuable in reducing the time required for prototyping, programming, testing, and modification.

• Program the software modules in PL/M-86 and/or in ASM-86 assembly language, naming and storing the programmed modules as files under ISIS-IK. Compile or assemble the modules, linking and loading the combinations you are ready to test, creating an object-code (machine language) version. Desk-check each module as it is completed.

• As software modules are ready for testing, load them into the ICE emulator, Intellec system, or diskette and emulate them via the ICE processor, using the ICE-86A emulator in the ‘software’ mode. The ICE-86A system allows you to use ICE-supplied memory as part of the ‘prototype’ system. The advantages of this feature to software development include:
  1. You do not have to be concerned about overflowing your prototype system memory in the initial stages of software development. You have the freedom to test the program and compact it later without having to make room for extra memory in your prototype.
  2. You may test your program in RAM memory, and make patches quickly and easily without having to erase and reprogram PROM memory. In later test phases, the ICE module can control program execution from PROM or ROM in your prototype. The ICE module can map RAM memory to ICE-supplied memory to replace prototype memory in set increments, to test out software changes before reprogramming.

• As software modules pass initial stages of check-out, they can be loaded in the 2K of ICE-86A memory for emulation and testing in ‘real-time’.

• Hardware prototyping can begin with just a 8086 CPU socket. Through ICE-86A mapping capabilities, ICE-supplied equivalents can be substituted for missing prototype hardware. As each module of the user’s hardware becomes
Introduction to the ICE-86A Emulator

Figure 1-3. Typical Development Cycle with the ICE™ Module

available, it can be added to the prototype, replacing the ICE-supplied equivalent. In this way, modules of software and hardware can be system tested as they become available.

- You can use memory in ICE-supplied system to check the interaction of prototype hardware and proven software. The ability to map memory is helpful in isolating system problems. You can exercise all prototype memory from a program residing initially in ICE-supplied memory, and reassign memory block-by-block to the user's system as code is verified. Hardware failures can then be isolated quickly, because interactions between prototype parts occur only at your command. You do not have to use the prototype to debug itself.

- The debugging/testing process can proceed through each hardware and software module, using ICE-86A commands to control execution and check that each module gets data or control information from the correct locations, and places correct data or other signals in the proper cells or output locations for subsequent modules to use.

- Eventually, you test all hardware and software together. The program can reside in RAM or PROM in your system, or in RAM in the Intellec system. All other hardware can be in the prototype. The ICE-86A emulator, connected to the system through the microprocessor socket, can emulate, test, and trace all the operations of the system.

- After the prototype has been completely tested, the ICE-86A emulator can be used to verify the product in production test. The test procedures you developed for the final prototype testing can serve as the basis for production test routines, running the program from metal-masked ROM in the production system.

A Generalized Emulation Session

This section describes the main steps in an emulation session. You may not always perform all the procedures given here in every emulation session, but the main outline is the same in all sessions. The discussion emphasizes some of the features of the ICE-86A emulator that have not been presented earlier. For the details of the command language, see Chapters 4 through 8.

1. Install the ICE-86A hardware in the Intellec chassis (see Chapter 2).

2. If you are using any prototype hardware, remove socket protector and attach the cable that connects the user hardware to the ICE-86A circuit boards to the prototype via the 40-pin socket. Otherwise leave socket protector attached to the cable.
3. Boot the system, and obtain the hyphen prompt from the ISIS-II system. Enter the ICE86 command, and obtain the asterisk prompt from the ICE-86A emulator.

4. From the software to be tested, determine how many memory addresses in the Intellec system are required to perform the current emulation. For example, if your program presently uses 3K of memory but your prototype has only 1K installed, you need to "borrow" 2K of memory from the ICE-86A emulator.

ICE-86A system memory is available from three sources: 2K of "real-time" ICE memory, extended Intellec RAM memory, and diskette memory. This memory is available for user program mapping and is organized in blocks of 1K (1024) bytes of contiguous memory. 1024 such blocks are logically available; the amount that is physically available depends upon what you have installed in the Intellec.

The ICE memory provides you with 2K of RAM memory that enables you to run object code at approximately real-time speed.

Intellec memory is capable of providing 960 1K blocks of logical address space. The Intellec system software occupies the lowest 64K of Intellec RAM memory. Therefore, any Intellec memory available to the user programs must be mapped to addresses above 64K (extended Intellec memory). The amount of Intellec memory physically available is dependent upon the number of card slots available in the Intellec system and the memory physically installed. (Do not use 016 memory boards). If diskette memory is used, the full range of 1024 blocks of logical memory is available to the user program up to the size of the diskette.

Typically, your program occupies logical locations in low memory. If you intend to use Intellec memory for this emulation, you must map the memory space used by your program into extended Intellec memory. The ICE-86A emulator stores the mapping in its memory map, and refers each memory reference in your program to the proper physical location in Intellec memory. For example, suppose your code requires absolute addresses 0000H to 0FFFFH (the "H" means hexadecimal radix), or 4096 contiguous locations beginning at location 0, the lowest address in memory. To map these addresses into the beginning of extended Intellec memory, the mapping command would be:

MAP INTELLEC = 64 LENGTH 62

This command declares that 62K of RAM memory is physically available in extended Intellec memory starting at the lower boundary of extended memory.

MAP 0 LENGTH 4 = INTELLEC

This command maps the logical memory required by your program to address the address space in lower Intellec extended memory.

5. Load your program from diskette into the memory locations you have mapped, using the LOAD command.

6. The ICE-86A emulator has three modes of operation: interrogation, continuous emulation, and single-step emulation. The asterisk prompt signals that the ICE-86A emulator is in the interrogation mode, ready to accept any command.

7. In the interrogation mode, prepare the system for emulation by defining symbols and setting emulation breakpoints and tracepoints.

ICE-86A software provides keywords for all 8086 registers and flags. In addition, you may use symbols to refer to memory locations and contents. The user symbol table is generated along with the object file during PL/M compilation or ASM assembly. This table can be loaded into Intellec memory when the user program is loaded.

You are encouraged to add to this symbol table any additional symbolic values for memory addresses, constants, or variables that you may find useful during system debugging. Symbols may be substituted for numeric values in any of the ICE-86A commands.
Symbolic reference is a great advantage to the designer. You do not need to recall or look up the addresses of key locations in your program, as they change with each assembly; you can use meaningful symbols from your source program instead. This facility is especially valuable for high-level language debugging. You can completely debug a program written in PL/M by referencing symbols defined in the source code. You do not need to become involved with the machine level code generated by the compiler. For example, the ICE-86A command:

```
GO FROM .START TILL .RSLT WRITTEN
```

begins real-time emulation of the program at the address referenced by the label START in the designer's PL/M-86 program. The command also specifies that the program is to break emulation when the 8086 microprocessor writes to the memory location referenced by RSLT. You do not have to be concerned with the physical locations of START and RSLT. The ICE-86A software supplies them automatically from information stored in the symbol table.

8. Enter a GO command to begin real-time emulation. The ICE-86A emulator uses a pseudo-register called the GO-register to contain the halting conditions that you have specified, either in the GO command or previously.

9. When emulation halts, you display the trace data collected during that emulation. The ICE-86A emulator loads trace data into a trace buffer. Using ICE-86A commands, you can position the trace buffer pointer to the information that you desire to review, and display one, several, or all the entries in the buffer. You can set the display mode to one frame per line or one instruction per line of display.

10. To control emulation more precisely and to obtain more detailed trace data than with continuous emulation, you can command the ICE-86A emulator to execute single-step emulation. After each step emulated, you can display the current entry in the trace buffer and the current settings of the 8086 registers and pins.

11. You can examine and change memory locations, 8086 registers and flags, and I/O ports, to provide you with valuable information on program operation. You may alter data or register values to observe their effect on the next emulation, or you can patch in changes to your program code itself. You can display and change symbolic values in the symbol table and breakpoint and tracepoint values.

12. Alternate between interrogation and emulation until you have checked everything you want to check.

13. At the end of the emulation session, you can save your debugged code on an ISIS-II diskette file, using the ICE-86A SAVE command. The operation can be specified to save program code, symbol tables, and (for PL/M programs) the source code line number table.

You can start another session immediately, resetting all parameters to their initial values with a few simple commands, or you can exit to ISIS-II to terminate the session.

This introduction is intended to show you some of the scope and power of the ICE-86A emulator in operation, and to suggest how this integrated software/hardware design aid can fit into your development cycle. Chapter 2 contains installation instructions. Chapter 3 contains a hands-on tutorial involving a sample program to be debugged. Chapter 4 describes the meta-notation used in this manual to specify command syntax and semantics. Chapter 5 presents a detailed description of expressions used in this manual. The remaining chapters present the details of the command language in a format and sequence designed for reference.
This chapter provides step-by-step instructions for installing ICE-86A hardware in an Intellec Microcomputer Development System.

**ICE-86A Components**

The following items are included in the ICE-86A package.

- **FM Controller board:** A circuit board that plugs into the Intellec chassis. The FM Controller contains the 8080 ICE processor, 12K-byte firmware ROM, and 3K-bytes of scratchpad RAM.
- **86 Controller board:** A circuit board that plugs into the Intellec chassis. The 86 Controller contains the 2K-bytes of ICE RAM, the 1K by 6-bit MAP memory, and 512 bytes of 2-Port memory.
- **ICE-86A Trace board:** A circuit board that plugs into the Intellec chassis. The ICE-86A Trace board contains RAM for trace data, tracepoints, and breakpoints.
- **ICE-86A Buffer Box Assembly:** A cable assembly that contains the ICE-86A Buffer Box Assembly. The Buffer Box contains two small circuit boards that contain the 8086 user processor and gating and control logic for communications with the user system, MAP RAM, ICE RAM, 2-Port RAM, and Trace RAM. The cable assembly also contains the user cable that plugs into the 40-pin socket that normally houses the user’s 8086, the “X” cable that attaches to the 86 Controller board, and the “Y” cable that attaches to the FM Controller board.
- **Intellec Model 800 Triple Auxiliary Connector and Intellec Series II Triple Auxiliary Connector:** Each connector consists of a set of three parallel circuit board connectors that provide electrical interconnection between the FM Controller, ICE-86A Trace board and the 86 Controller when they are installed in the Intellec chassis.
- **The ‘T’ cable that connects the Trace board to the 86 Controller board.**
- **Ground Cable:** A cable that provides signal ground to the ICE-86A Buffer Box Assembly from the user system.
- **Software files on the ICE-86A diskette:**
  - ICE86
  - ICE86.OV0
  - ICE86.OV1
  - ICE86.OV2
  - ICE86.OV3
  - ICE86.OV4
  - ICE86.OV5
  - ICE86.OV6
  - ICE86.OV7
  - ICE86.OV8
  - ICE86.OV9
  - ICE86.OVA
  - ICE86.OVE
  - 8087.MAC
  - 8087.HLP
  - ERROR.MAC
  - RBF89
  - RBF89.OV0
  - RBF89.OV1
  - RBF89.OV2
  - RBF89.OV3
  - RBF89.OV4
  - RBF89.OV5
  - RBF89.OV6
  - RBF89.OV7
  - RBF89.OV8
  - RBF89.OV9
  - RBF89.OVC
  - RBF89.OCV
  - RBF89.OCV
  - RBF89.OVD
  - RBF89.OVE

These files provide the software to support design of systems using the 8086, the 8087, and the 8089 chips.

**Required and Optional Hardware**

The ICE-86A emulator requires one of the following hardware configurations:

- Intellec model 800 with: CRT
Microcomputer Development System 2DS or DDS
64K of RAM
3 adjacent card slots available on the motherboard

• Intellec model 888 with 64K of RAM and 3 adjacent card slots available on the motherboard.
• Intellec Series II, model 220, 225, or 230, or Intellec Series III model 286 with:
  3 adjacent card slots available in the expansion chassis and 64K of RAM

The following are optional enhancements to an ICE-86A system:
• Teletypewriter or line printer for hard-copy output
• One or more boards of Intellec expansion memory. If Intellec expansion memory is to be used for emulating 8086 program memory, additional card slots are needed for iSBC 032 or iSBC 064 memory boards. If Intellec expansion memory is used, it is recommended that all Intellec memory consist of iSBC 032 and/or iSBC 064 memory boards. iSBC 016 memory boards decode only 16 bits of address. Therefore, if any iSBC 016 boards are present when expansion memory is being used, each 16K RAM board will be duplicated on each 64K page of addressable memory making these duplicated areas unusable for program storage.

NOTE
The Monitor in the Intellec model 800 and 888 occupies the upper 2K of the first 64K of Intellec memory. This address space will be duplicated on each 64K page of Intellec expansion memory used and therefore unusable for user program storage.

Hardware Installation Procedures

Installation procedures are presented in the next two sections as follows: the procedure for Intellec model 800 and 888; the procedure for Intellec Series II model 220, 225, 230, and the Intellec Series III model 286.

Installation Procedures for Intellec Model 800 and 888

1. Inspect the ICE-86A assemblies for damage.
2. Disconnect power cords from the Intellec chassis and the user system.
3. Remove the top cover from the Intellec chassis.
4. Ensure that shorting plug P1 on the FM Controller board connects jumper posts E1-2, setting the ICE-86A device code to 0. Ensure that shorting plug P2 on the FM Controller board connects jumper posts E7-E8, selecting the Multibus interface -10V power source as the board’s -5V supply.
5. Insert the P2 edge connector of the ICE-86A Trace board into the middle slot of the Intellec model 800 Triple Auxiliary connector.
6. Install the Trace board (with Triple Auxiliary Connector attached) into an even numbered slot in the Intellec cardcage so that there is an empty card slot on each side of the Trace board.
7. Install the FM Controller board next to the Trace board in the odd slot with the number lower than the Trace board. For example, when the Trace board is in slot 10, the FM Controller board is placed in slot 9.
8. Install the 86 Controller board next to the Trace board in the slot with the number higher than the Trace board. Figure 2-1 shows the proper order of the boards in the cardcage.
9. Attach the ‘T’ cable to the ‘T’ connectors on the Trace board and the FM Controller board, ensuring that the missing pin on the connectors mates properly to the blocked hole in the cable receptacles.

10. Attach the ribbon cable marked ‘X’ from the Buffer Box Assembly to the ‘X’ connector on the 86 Controller board, ensuring that the missing pin on the connector mates properly to the blocked hole in the cable receptacle.

11. Attach the ribbon cable marked ‘Y’ from the Buffer Box Assembly to the ‘Y’ connector on the FM Controller board, ensuring that the missing pin on the connector mates properly to the blocked hole in the cable receptacle.

12. Install expansion RAM in the Intellec chassis as required for user software.

13. If a user prototype is to be connected, remove the Socket Protector Assembly from the user end of the ICE-86A Buffer Box Assembly and insert the 40-pin cable terminal into the 8086 socket on the user system. The Socket Protector Assembly guards the terminal pins from damage and inadvertent grounding.

**CAUTION**

Ensure that pin 1 of the terminal connector is aligned to pin 1 of the 40-pin user system CPU socket. Damage to ICE components may result when the connector is improperly installed.

NOTE

The Triple Auxiliary Connector can be bolted to the motherboard if permanent installation of the ICE-86A Module is desired. The bottom cover of the Intellec chassis must be removed to gain access to the mounting holes (mounting hardware is supplied with the connector).
14. Mount the male plug of the Ground Connector into the female receptacle of the Terminal Pin at the user end of the cable assembly.

15. Mount the clip end of the Ground Connector to an appropriate point in the user system to provide signal ground.

**CAUTION**

Failure to observe proper grounding techniques between the terminal connector ground lead and the user system may result in ICE-86A failures.

16. Route the ‘X’ and ‘Y’ cables out the back of the chassis, over the top lip on the rear panel.

17. Replace the top cover on the Intellec chassis. The cover fits snugly over the two ICE cables at the back of the chassis.

18. Connect the power cords to the Intellec chassis and the user system.

---

**Installation Procedures for Intellec Series II Model 220, 225, and 230, and Intellec Series III Model 286**

1. Inspect the ICE-86A assemblies for damage.

2. Disconnect power cords from the Intellec chassis, the expansion chassis, and the user system.

3. Remove the front panel from the expansion chassis.

4. Ensure that shorting plug P1 on the FM Controller board connects jumper posts E1-2, setting the ICE-86A device code to 0. Ensure that shorting plug P2 on the FM Controller board connects jumper posts E8-E9, selecting the Multibus interface –12V power source as the boards –5V supply.

5. Insert the P2 edge connector of the ICE-86A Trace board into the middle slot of the Intellec Series II Triple Auxiliary Connector.

6. Install the Trace board (with Triple Auxiliary Connector attached) into the expansion chassis so that there is an empty card slot on each side of the Trace board.

7. Install the FM Controller board in the expansion chassis slot immediately above the Trace board.

8. Install the 86 Controller board in the expansion chassis slot immediately below the Trace board. Figure 2-1 shows the proper order of the boards in the expansion chassis.

**NOTE**

The Triple Auxiliary Connector can be bolted to the expansion backplane if permanent installation of the ICE-86A Module is desired. The top cover of the expansion chassis must be removed to gain access to the mounting holes (mounting hardware is supplied with the connector).

9. Attach the ‘T’ cable to the ‘T’ connectors on the Trace board and the FM Controller board, ensuring that the missing pin in the connectors mates properly to the blocked hole in the cable receptacles.

10. Attach the ribbon cable marked ‘X’ from the Buffer Box Assembly to the ‘X’ connector on the 86 Controller board, ensuring that the missing pin on the connector mates properly to the blocked hole in the cable receptacle.
11. Attach the ribbon cable marked ‘Y’ from the Buffer Box Assembly to the ‘Y’ Connector on the FM Controller board, ensuring that the missing pin on the connector mates properly to the blocked hole in the cable receptacle.

12. Install expansion RAM in the Intellec mainframe or expansion chassis as required for user software.

13. If a user prototype is to be connected, remove the Socket Protector Assembly from the user end of the ICE-86A Buffer Box Assembly and insert the 40-pin cable terminal into the 8086 socket on the user system. The Socket Protector Assembly guards the terminal pins from damage and inadvertent grounding.

**CAUTION**

Ensure that pin 1 of the terminal connector is aligned to pin 1 of the 40-pin user system CPU socket. Damage to ICE components may result when the connector is improperly installed.

14. Mount the male plug of the Ground Connector into the female receptacle of the Terminal Pin at the user end of the cable assembly.

15. Mount the clip end of the Ground Connector to an appropriate point in the user system to provide signal ground.

**CAUTION**

Failure to observe proper grounding techniques between the terminal connector ground lead and the user system may result in ICE-86A failures.

16. Replace the front cover of the expansion chassis, routing the ribbon cable out the opening at the left side of the front panel.

17. Connect the power cords to the Intellec mainframe and expansion chassis and user system.

**NOTE**

Keep the Socket Protector Assembly mounted on the end of the ICE Buffer Box Assembly terminal cable whenever the terminal is not attached to a user system to prevent pin damage.

When removing the Socket Protector Assembly from the end of the ICE Buffer Box Assembly, use care to prevent pin damage.

---

**Accessing External Buffer Box Signals and Ground Pin**

As detailed in Chapter 1, the ICE-86A buffer box has four external signal lines—INITOUT/, (MATCH0 OR MATCH1), EXTRBRK, and EMUL—as well as a ground pin, to aid in coordinating user’s hardware with the ICE-86A emulator. One horizontal side of the buffer box has been left exposed to provide easy access to these signal lines and the ground pin; the user may make connections to external hardware with any appropriate-sized electrical clips. For operator’s convenience, the lines and ground have been labeled 1 through 5 on the buffer box—1 for INITOUT/, 2 for (MATCH0 OR MATCH1)/, 3 for GND, 4 for EXTRBRK, and 5 for EMUL.
Confidence Testing

The DIAG86 Confidence Test program verifies operation of the ICE-86A Module after installation or whenever problems with the ICE Module itself are suspected. The DIAG86 program resets and invokes the ICE-86A emulator, executes a set of hardware confidence tests, and terminates by returning a "PASS" or "FAIL" display message. Execute the following sequence to run the confidence tests:

- Boot the system to run under ISIS-II and wait for the hyphen prompt (-) from the ISIS-II system.
- Enter the command CONF and wait for the asterisk prompt (*).
- Enter the command INIT DIAG86.CON and wait for the asterisk prompt (*).
- Enter the command TEST to cause DIAG86 to execute the confidence tests. Wait for the test message displays. DIAG86 will display a "PASS/FAIL" message for each diagnostic test contained in DIAG86. If any displayed test message denotes a "FAIL", the installed hardware is not operating properly. Inspect the hardware for improper installation and rerun DIAG86. If all the displayed test messages denote "PASS", the hardware has been installed correctly and is operating properly.
- Enter the command EXIT to return control to the ISIS-II system.
This chapter introduces a few useful ICE-86A commands and provides hands-on experience with the ICE-86A emulator. To reduce the need for cross-reference, this chapter includes brief discussions of the commands used in the examples. The user program to be simulated is a simple traffic light controller. The user program logic is described before the hands-on session to help you understand what is going on.

How To Use This Chapter

- To use this program as a hands-on tutorial, you must enter the source code for the two modules using the ISIS text editor on your system. Omit the line number and nesting information that is on the listing; these values are assigned by the compiler and assembler.
- Compile the CARS module with the PL/M-86 compiler program. Assuming that the source file is named "CARS.SRC", the compile step could look like:
  
  ```
  -PLM86 :F1:CARS.SRC PRINT(:F1:CARS.PRT) DEBUG
  ```

  The object file created by PLM86 is named CARS.OBJ. (The DEBUG control generates the symbol table for use by ICE-86A.)
- Assemble the DELAY module with the ASM86 assembler. Assuming that the source file is named "DELAY.SRC", the assemble step could look like:
  
  ```
  -ASM86 :F1:DELAY.SRC PRINT(:F1:DELAY.PRT) OBJECT(:F1:DELAY.OBJ) DEBUG
  ```

  As indicated, the object module is named DELAY.OBJ.
- Link and Locate CARS and DELAY using the iAPX-86 utilities LINK86 and LOC86. The command we used looks like:

  ```
  -LINK86 :F1:CARS.OBJ, :F1:DELAY.OBJ TO :F1:CARS.LNK
  ```

  The LINK86 command displays two warning messages when modules in DELAY.OBJ are combined. The output CARS.LNK must be located absolutely in memory using the LOC86 Command.

  ```
  -LOC86 :F1:CARS.LNK
  ```

  The file created by LOC86 is named CARS. This file will be the input used during the ICE-86A session.
- For further information on the procedures for editing, compiling, assembling, linking, and locating programs under iAPX-86, refer to the following manuals:

  | Text Editor: | ISIS-II System User's Guide |
  | PL/M-86 Compiler: | PL/M-86 User's Guide |
  | | 8086/8087/8088 Macro Assembler Operating Instructions |
  | LINK86 and LOC86 | 8086 Family Utilities User's Guide |

- Study the logic of CARS, the program to be emulated. The material includes text discussion and program listings.
- Install the ICE-86A hardware following the procedure given in Chapter 2. Leave the socket protector on to protect the pins at the end of the cable.
- Insert an ISIS-II system diskette in drive 0, boot ISIS.
- Copy CARS to the diskette containing the ICE-86A program. Insert this diskette in drive 1.
Enter the command
:F1:ICE86

to load the ICE software and start it executing. The ICE-86A emulator signals
readiness to accept commands by displaying an asterisk prompt (*).

Enter the ICE-86A commands as shown, and obtain the results shown in the
listing.

Analysis of the Sample Program

The application presented is a simple traffic light controller. Imagine an intersection
of a main street and a side street. The desired operation is that the light should stay
green on the main street until a decision involving the number of cars waiting on the
side street and the amount of time they have been waiting has been satisfied. We
suppose that there is a sensor in the pavement on the side street that sends an inter-
rupt to the computer when a car arrives. We do not include the control of a yellow
light on either street.

Refer to the following figures:

Figure 3-1. CARS Module Listing
Figure 3-2. Delay Module Listing

Associated with each street is a time called the cycle length. In the program, the
variable named SIDE$CYCLE$LENGTH controls the fixed length of time the light
is green on the side street when that cycle is called into action. Even though the light
stays green on the main street until the decision rule is satisfied, we need a variable
MAIN$CYCLE$LENGTH that is involved in the decision rule.

The decision rule is as follows. The side street gets a green light if either of the
following two conditions is satisfied.

1. Two or more cars are waiting on the side street, and the main street has had
the green light for a period of time greater than or equal to the variable
MAIN$CYCLE$LENGTH.

2. One car is waiting on the side street, and the main street has had the green
light for a period of time equal to or greater than two times the variable
MAIN$CYCLE$LENGTH.

The system has one input and one output. The input is a signal that a car has arrived
on the side street since the last time we sampled the input. The variable
CARS$WAITING contains the number of cars waiting on the side street. The output
goes to the traffic light controller. We assume that sending the controller a 1
makes the light on the main street green and the light on the side street red; sending it
a 0 makes the light on the main street red and the light on the side street green. The
variable LIGHT$STATUS represents this output.

The program is initialized with constants and variables set as follows.

MAIN$CYCLE$LENGTH = 8 seconds
SIDE$CYCLE$LENGTH = 5 seconds
MAIN$TIME = 0 (Time since last change to MAIN GREEN, SIDE RED)
SIDE$TIME = not set yet. (Time since last change to SIDE GREEN)
LIGHT$STATUS = 1 (MAIN GREEN, SIDE RED)
CARS$WAITING = 0

The CARS program contains a procedure CYCLE to change the lights back and
forth. CYCLE holds the side street light green (main red) until its counter,
SIDETIME, exceeds the SIDE$CYCLE$LENGTH (nominally 5 seconds).
/* TRAFFIC LIGHT CONTROLLER PROGRAM */

CARS:
DO;
DECLARE (MAIN$TIME, SIDE$TIME) BYTE;
DECLARE MAIN$CYCLE$LENGTH BYTE DATA(8), SIDE$CYCLE$LENGTH BYTE DATA(5);
DECLARE CAR$WAITING BYTE;
DECLARE LIGHT$STATUS BYTE;
DECLARE FOREVER LITERALLY 'WHILE 1';

SIDE$STREET$CAR:
PROCEDURE;
CARS$WAITING = CARS$WAITING + 1;
END SIDE$STREET$CAR;

/* FOLLOWING PROCEDURE CODED IN ASSEMBLY LANGUAGE AND LINKED IN */
DELAY:
PROCEDURE(TIME$HUNDREDTHS) EXTERNAL;
DECLARE TIME$HUNDREDTHS BYTE;
END DELAY;
DISPLAY:
PROCEDURE (CYCLE$TIME);
DECLARE CYCLE$TIME BYTE;
LIGHT$STATUS = LIGHT$STATUS;
END DISPLAY;

CYCLE:
PROCEDURE;
LIGHT$STATUS = 0; /* MAIN RED, SIDE GREEN */
SIDE$TIME = 0;
DO WHILE SIDE$TIME <= SIDE$CYCLE$LENGTH;
CALL DISPLAY(SIDE$TIME);
CALL DELAY(100);
SIDE$TIME = SIDE$TIME + 1;
END;
LIGHT$STATUS = 1; /* MAIN GREEN, SIDE RED */
END CYCLE;

/* MAIN PROGRAM — EXECUTION BEGINS HERE */

MAIN$STATUS = 1; /* START WITH MAIN GREEN */
CARS$WAITING = 0;
MAIN$TIME = 0;
DO FOREVER;
CALL DISPLAY(MAIN$TIME);
CALL DELAY(100);
MAIN$TIME = MAIN$TIME + 1;
IF (CARS$WAITING >= 2) AND (MAIN$TIME >= MAIN$CYCLE$LENGTH)
OR (CARS$WAITING = 1) AND (MAIN$TIME = 2 * MAIN$CYCLE$LENGTH) THEN
DO;
CALL CYCLE;
CARS$WAITING = 0;
MAIN$TIME = 0;
END;
END CARS;

Figure 3-1. CARS Module Listing
Sample ICE-86A Sessions at the Terminal

ICE-86A

Figure 3-2. DELAY Module Listing

LOC OBJ LINE SOURCE

1 CGROUP GROUP ABS_0, CODE, CONST, DATA, STACK, MEMORY
2 DGROUP GROUP ABS_0, CODE, CONST, DATA, STACK, MEMORY
3 ASSUME DS: DGROUP, CS: CGROUP, SS: DGROUP
4 CONST SEGMENT WORD PUBLIC 'CONST'
5 CONST ENDS
6 DATA SEGMENT WORD PUBLIC 'DATA'
7 DATA ENDS
8 STACK SEGMENT WORD STACK 'STACK'
9 STACK_BASE LABEL BYTE
10 STACK ENDS
11 MEMORY SEGMENT WORD MEMORY 'MEMORY'
12 MEMORY_LABEL LABEL BYTE
13 MEMORY ENDS
14 ABS_0 SEGMENT BYTE AT 0
15 M LABEL BYTE
16 TIME DELAY SUBROUTINE
17 ABS_0 ENDS
18 CODE SEGMENT WORD PUBLIC 'CODE'
19 PUBLIC DELAY
0000 5B 21 DELAY: POP BX ; POP RETURN ADDR. OFF STACK
0000 59 22 POP CX ; POP ARGUMENT OFF STACK INTO CX REG.
0002 53 23 PUSH BX ; REPLACE RETURN ADDR. ON STACK
0003 8AC1 24 MOV AL, CL ; PL/I LINKAGE CONVENTION
0005 B5FF 25 MOV CH, 255
0007 8ACD 26 LAB1: MOV CL, CH
0009 FEC9 27 LAB2: DEC CL
000B 891E200 R 28 MOV TEMP.BX ; WASTE
000F 891E200 R 29 MOV TEMP.BX ; DITTO
0013 891E200 R 30 MOV TEMP.BX ;
0017 891E200 R 31 MOV TEMP.BX ;
001B 90 32 NOP ;
001C 75EB 33 JNZ LAB2
001E FEC8 34 DEC AL
0020 75E5 35 JNZ LAB1
0022 C3 36 RET
37 TEMP LABEL WORD
0023 38 DB 2
0023 02 39 CODE ENDS
41 END

3-4
The ICE-86A test suite includes commands that simulate the arrival of cars on the side street, and that display the values of the program variables involved in the light change logic. The procedure SIDESTREETCAR represents the nucleus of the interrupt routine that would handle the sensor interrupts in a real traffic light controller program. The interrupt-enabling logic is omitted for simplicity. Procedure DISPLAY is a 'vestige' of a previous version of CARS. CARS also calls DELAY when a 'one-second' timer is required.

ICE-86A Emulator Hands-On Demonstration

This demonstration involves the one program CARS. The version we ran did not have any serious logic errors, so that the effects of the ICE-86A commands could be clearly seen. The length of the delay produced by the DELAY routine is longer than desired; you may adjust the calling parameter if you desire a "true" one-second delay.

The material represents two separate sessions at the terminal. The beginning and end of each session is clearly indicated. By using two sessions we can demonstrate the use of the PUT and INCLUDE commands.

The pair of sessions is organized as follows—session 1 shows how to define and save macros on file; the macros defined in this session are of two kinds: general purpose MCS-86 utilities (PUSH86, POP86, SETIP) and macros that are particular to CARS, the demonstration program.

The demonstration emphasizes the ICE-86A macro facility, showing how four basic ICE operations (initialize, emulate, display, change) can be organized into named blocks—the building blocks of test sequences.

The define macro command has the syntax:

```
DEFINE MACRO macro-name cr

[command cr]...

EM
```

The commands inside a macro definition (including calls to other macros) are not examined or executed by the ICE-86A emulator until the macro is invoked. A macro call has the format: \texttt{:macro-name}. More details on commands are given in the following discussion.
Session 1

0 We begin the session by entering :F1:ICE86 to ISIS-II (hyphen prompt), and receive the ICE-86A sign-on message and asterisk prompt. To record the ICE-86A session on diskette file, we enter a LIST command with the drive and filename that is to contain the output of the ICE-86A operations (including error messages if any).

Many of the commands include comments. A comment is preceded by a semicolon (;) to separate it from the command.

The discussion is keyed to the listing by margin numbers.

1 Macro PUSH86 simulates the iAPX-86 PUSH instruction. SP is the stack pointer; SS is the base address of the stack segment.

POP86 is the reverse procedure, simulating the iAPX-86 POP instruction.

The parameter %0 in both PUSH86 and POP86 lets us “push” or “pop” any register (or expression, etc.) as long as it can be expressed as a WORD-type quantity.

2 Macro SETIP resets the instruction pointer CS:IP to the address (symbol, expression, etc.) passed as a parameter when the macro is invoked. CS is the base of the code segment and IP is the instruction pointer relative to CS. Like PUSH86 and POP86, SETIP is a useful macro for restarting emulation at a desired point (without 'softwiring' start addresses into your emulation macros).

3 Macro TYPES demonstrates how to set up to use typed memory references. A symbol that stands for the address of a variable (not a procedure name) can be defined or assigned a memory-type. Examples of memory-types are BYTE, WORD, and POINTER. In our CARS program, all the key variables are of type BYTE. Since the symbols are loaded with the program rather than being DEFINED, we assign types to the variable with the commands of the form:

```
TYPE .symbol-name = memory-type
```

Then, as shown later on (e.g., in macro VARIABLES, step 6 of session 1) we can refer to the contents of any typed variable with a typed memory reference of the form

```
!symbol-name
```

The contents produced by a typed memory reference are automatically of the type assigned or declared.

See Chapter 7 for more details on memory types.
ICE-86A

Sample ICE-86A Sessions at the Terminal

0  :-F1:ICE86
  ISIS-II ICE-86/86A, V2.0
  *LIST :F1:DEC10.LOG ;SESSION ONE
  *
  1 *DEFINE MACRO PUSH86
     *SP = SP — 2T ;MOVE POINTER TO NEW TOP OF STACK
     *WORD SS:SP = %0 ;PUSH PARAMETER ON STACK
     *EM ;END OF MACRO PUSH86
     *
     *DEFINE MACRO POP86
     *%0 = WORD SS:SP ;POP PARAMETER OFF STACK
     *SP = SP + 2T ;MOVE POINTER TO NEW TOP OF STACK
     *EM ;END OF MACRO POP86
     *
  2 *DEFINE MACRO SETIP
     *CS = SEG (%0)
     *IP = OFF (%0)
     *EM ;END OF MACRO SETIP
     *
  3 *DEFINE MACRO TYPES
     *TYPE ,MAINTIME = BYTE ;FROM PLM LISTING
     *TYPE ,SIDETIME = BYTE ;FROM PLM LISTING
     *TYPE ,MAINCYCLELENGTH = BYTE ;FROM PLM LISTING
     *TYPE ,SIDE CYCLELENGTH = BYTE ;FROM PLM LISTING
     *TYPE ,CARS_WAITING = BYTE ;FROM PLM LISTING
     *TYPE ,LIGHTSTATUS = BYTE ;FROM PLM LISTING
     *EM ;END OF MACRO TYPES
4 We define a macro INIT to handle the map and load steps for our program, CARS.

In the macro INIT, the command MAP 0 LENGTH 2 = ICE 0 assigns two memory blocks (1K segments) to ICE memory. The CARS program was LOCATed at ORIGIN 0 (LOC86 step discussed above) to facilitate mapping to ICE memory.

INIT defines a useful symbol, .START = CS:IP. After LOAD, CS:IP points to the first executable instruction in the user program. CS is the base of the code segment and IP is the instruction pointer (relative to CS).

Then, INIT calls the TYPES macro defined in step 3. This macro will become part of INIT whenever INIT is called. Until INIT is called, however, the call to TYPES is not executed.

Finally, INIT displays the symbol and statement number tables, to verify that the LOAD step has been completed, and that the TYPES macro has executed.

5 Macro EXAM is designed to test the logic that controls the light change. Basically, the macro block is an indefinite REPEAT loop (the block beginning with REPEAT and ending with ENDREPEAT). On each iteration a single step is emulated (one instruction). Following that, we use an IF command to look for certain addresses and take appropriate actions. The action taken in all cases is to display the PL/M statement or an equivalent message using the WRITE command (see step 6 for more on the WRITE command). In addition, we skip both DELAY and DISPLAY by popping the return address and call parameter off the stack.
4 *DEFINE MACRO INIT
  *MAP 0 LENGTH 2 = ICE 0 ; MEMORY SPACE FOR CARS PROGRAM
  *MAP 0 LENGTH 2 ; DISPLAY WHAT WE MAPPED
  *LOAD :F1:CARS
  *DEFINE .START = CS:IP ; HANDY SYMBOL FOR RESTARTING
  *TYPES ; MACRO FOR TYPE DEFINITIONS
  *SYMBOLS
  *LINES ; DISPLAY SYMBOL AND LINE NUMBER TABLES
  *EM ; END OF MACRO INIT

5 *DEFINE MACRO EXAM
  *REPEAT
  *STEP
  *IF CS = SEG (.DISPLAY) AND IP = OFF (.DISPLAY) THEN
  *WRITE 'CALL DISPLAY'
  *:POP86IP ; RESTORE RETURN ADDRESS
  *:SP = SP + 2T ; DISCARD PARAMETER
  *:ORIF CS = SEG (.DELAY) AND IP = OFF (.DELAY) THEN
  *:WRITE 'CALL DELAY'
  *:POP86IP
  *:SP = SP + 2T
  *:ORIF CS = SEG (.CARS #30) AND IP = OFF (.CARS #30) THEN
  *:WRITE 'STARTING MAIN LOOP'
  *:ORIF CS = SEG (.CARS #34) AND IP = OFF (.CARS #34) THEN
  *:WRITE 'START OF IF TEST'
  *:VARIABLES
  *:ORIF CS = SEG (.CYCLE) AND IP = OFF (.CYCLE) THEN
  *:WRITE 'CALL CYCLE'
  *:ENDIF
  *:ENDREPEAT
  *:EM ; END OF MACRO EXAM
6 Macro VARIABLES employs the WRITE command to display the key program variables with identifiers. The general syntax of WRITE is:

```
WRITE element [, element]...
```

The elements to be "written" (displayed at the console) can be strings (e.g., 'SIDETIME') enclosed in single quotes, expressions, or constants of the form BOOL expression. Two or more elements can be combined by listing them in the order you desire, separated by commas. The strings in our commands serve to label the displays.

VARIABLES also uses typed memory references; they have the format:

```
!symbol-name
```

Note that each of the symbol names in VARIABLES must be assigned a type (by macro TYPES) before LOOK can be called. Then, the typed reference produces the contents of the given address. For example, if symbol .A is the address of a variable of type BYTE, !A means the same thing as BYTE.A; if .A is a WORD-type variable, however, !A means WORD.A.

The display produced by VARIABLES is shown in session 2 below.

7 Macro TEST combines several macros and simple commands in a test suite. First we initialize the system by executing GO FROM START TILL ..CARS#30 EXECUTED. Statement #30 in the beginning of the main loop.

Next, TEST uses a parameter to assign a value to CARSWAITING. When we call TEST, we supply any value we wish as a parameter.

Last, TEST calls EXAM to single step through the program displaying any calls that occur.

8 The DIR MAC command produces a display of the titles of all the macros we defined, in the order they were defined.

9 To display the definition of any macro, use a command with the form:

```
MACRO macro-name
```

Using this command, we display the definition of macro SETIP.

10 We save our macro definition on a permanent file for use in later sessions.

11 The EXIT command closes all files and returns us to ISIS-II (hyphen prompt).
6 *DEFINE MACRO VARIABLES
   • WRITE 'LIGHTSTATUS = ',!LIGHTSTATUS, ', CARSWAITING = ',!CARSWAITING
   • WRITE 'MAINCYCLELENGTH = ',!MAINCYCLELENGTH, ', MAINTIME = ',!MAINTIME
   • WRITE 'SIDECYCLELENGTH = ',!SIDECYCLELENGTH, ', SIDETIME = ',!SIDETIME
   • EM ;END OF MACRO VARIABLES

7 *DEFINE MACRO TEST
   • GO FROM .START TILL ..CARS#30 EXECUTED
   • !CARSWAITING = %0
   • :VARIABLES
   • :EXAM
   • EM ;END OF MACRO TEST

8 *DIR MAC
   PUSH86
   POP86
   SETUP
   TYPES
   INIT
   EXAM
   VARIABLES
   TEST

9 *MACRO SETIP
   DEFINE MACRO SETIP
   CS = SEG (%0)
   IP = OFF (%0)
   EM ;END OF MACRO SETIP

10 *PUT :F1:TEST.INC MACRO

11 *EXIT
Session 2

0. We call up the ICE-86A program and specify a LIST file as before.

1. The ENA EXP command enables the display of the macros so we can see the block of commands making up each macro. The expansion is disabled when the ICE-86A emulator is first invoked.

The INCLUDE command causes the ICE-86A emulator to read commands from a file rather than from the console. The form of this command is just:

```
INCLUDE :drive: filename
```

In our case, the file :F1:TEST.INC contains the macro definitions from session 1. Thus, when we enter the command:

```
INCLUDE :F1:TEST.INC
```

The ICE-86A emulator reads in all the macro definitions from PUSH86 through TEST, then returns control to the console.
ICE-86A Sample

ICE-86A Sessions at the Terminal

LIST :F1:DEC11.LOG ;SESSION TWO

ENA EXP

INCLUDE :F1:TEST.INC

DEFINE MACRO PUSH86
*SP = SP - 2T ;MOVE POINTER TO NEW TOP OF STACK
*WORD SS:SP = %0 ;PUSH PARAMETER ON STACK
*EM ;END OF MACRO PUSH86

DEFINE MACRO POP86
*%0 = WORD SS:SP ;POP PARAMETER OFF STACK
*SP = SP + 2T ;MOVE POINTER TO NEW TOP OF STACK
*EM ;END OF MACRO POP86

DEFINE MACRO SETIP
*CS = SEG (%0)
*IP = OFF (%0)
*EM ;END OF MACRO SETIP

DEFINE MACRO TYPES

TYPE .MAINTIME = BYTE ;FROM PLM LISTING
TYPE .SIDETIME BYTE ;FROM PLM LISTING
TYPE .MAINCYCLELENGTH = BYTE ;FROM PLM LISTING
TYPE .SIDECYCLELENGTH = BYTE ;FROM PLM LISTING
TYPE .CARSWAITING = BYTE ;FROM PLM LISTING
TYPE .LIGHTSTATUS = BYTE ;FROM PLM LISTING
*EM ;END OF MACRO TYPES

DEFINE MACRO INIT

MAP 0 LENGTH 2 = ICE 0 ;MEMORY SPACE FOR CARS PROGRAM
MAP 0 LENGTH 2 ;DISPLAY WHAT WE MAPPED
LOAD :F1:CARS
DEFINE .START = CS:IP ;HANDY SYMBOL FOR RESTARTING
*TYPES ;MACRO FOR TYPE DEFINITIONS
*SYMBOLS
*LINES ;DISPLAY SYMBOL AND LINE NUMBER TABLES
*EM ;END OF MACRO INIT

DEFINE MACRO EXAM

REPEAT
STEP
IF CS = SEG(.DISPLAY) AND IP = OFF(.DISPLAY) THEN
WRITE 'CALL DISPLAY'
*POP86IP ;RESTORE RETURN ADDRESS
*SP = SP + 2T ;DISCARD PARAMETER
ORIF CS = SEG(.DELAY) AND IP = OFF(.DELAY) THEN
WRITE 'CALL DELAY'
*POP86IP
*SP = SP + 2T
ORIF CS = SEG(.CARS#30) AND IP = OFF(.CARS#30) THEN
WRITE 'STARTING MAIN LOOP'
ORIF CS = SEG(.CARS#34) AND IP = OFF(.CARS#34) THEN
WRITE 'START OF IF TEST'
*VARIABLES
ORIF CS = SEG(.CYCLE) AND IP = OFF(.CYCLE) THEN
WRITE 'CALL CYCLE'
ENDIF
ENDREPEAT
*EM ;END OF MACRO EXAM

DEFINE MACRO VARIABLES

END MACRO TEST
GO FROM .START TILL ..CARS#30 EXECUTED
*VARIABLES
*EM ;END OF MACRO TEST
2 We invoke macro INIT with a macro call of the form:

:\macro-name

In our example, the call is:

:\INIT

First, the macro is "expanded" to form a block of executable commands. The expansion is displayed since we previously enabled the display. The expansion of INIT involves expanding the macro TYPES at the point that TYPES is called within INIT (see the definition of INIT on the previous page). As INIT is expanded, each command is checked for syntax; any error here would abort the macro call. However, no errors occur and we reach the EM token marking the end of the macro expansion.

3 The commands in INIT now execute. The MAP commands allocate space in ICE memory for our code and display the resulting map (T indicates decimal radix):

\ 0000T=ICE 0000T \ 0001T=ICE 0001T

The SYMBOLS command displays the symbol table; the listing shows the symbol names and corresponding addresses. We see that .START is present in an unnamed module at the head of the table, and other symbols are listed in the order they appear within the two program modules, ..CARS and ..DELAY. Note the type specifications on the program variables named in the macro TYPES.

The LINES command displays the statement numbers and corresponding addresses from CARS. DELAY has no line numbers because the assembler does not produce a line number table.
ICE-86A Sample ICE-86A Sessions at the Terminal

```
2 "::INIT
 *::MAP 0 LENGTH 2 = ICE 0 ;MEMORY SPACE FOR CARS PROGRAM
 *::MAP 0 LENGTH 2 ;DISPLAY WHAT WE MAPPED
 *::LOAD :F1:CARS
 *::DEFINE :=START = CS:IP ;HANDY SYMBOL FOR RESTARTING
 *::TYPES ;MACRO FOR TYPE DEFINITIONS
 *::*TYPE ::MAINTIME = BYTE ;FROM PLM LISTING
 *::*TYPE ::SIDETIME = BYTE ;FROM PLM LISTING
 *::*TYPE ::MAINCYCLELENGTH = BYTE ;FROM PLM LISTING
 *::*TYPE ::SIDE CYCLELENGTH = BYTE ;FROM PLM LISTING
 *::*TYPE ::CARSWAITING = BYTE ;FROM PLM LISTING
 *::*EM ;END OF MACRO TYPES
 *::*SYMBOLS
 *::*LINES ;DISPLAY SYMBOL AND LINE NUMBER TABLES
 *::*EM ;END OF MACRO INIT

3 0000T=ICE 0000T  0001T=ICE 0001T
 *::CODE=0020:0000H
 *::CONST=002F:0000H
 *::DATA=002F:0000H
 *::STACK=0030:0000H
 *::MEMORY=0031:0000H
 *::*SEG=0031:0000H
 *::*ABS _=0:0000H
 *::*CGROUP=0:0000H
 *::*DGROUP=0:0000H
 *::*START=0202H
 MODULE .. CARS
 *::*MEMORY=0310H
 *::*MAINTIME=02FEH OF BYT
 *::*SIDETIME=02FFH OF BYT
 *::*MAINCYCLELENGTH=02FCH OF BYT
 *::*SIDE CYCLELENGTH=02FDH OF BYT
 *::*CARSWAITING=0300H OF BYT
 *::*LIGHTSTATUS=0301H OF BYT
 *::*SIDE STREETCAR=028DH
 *::*DISPLAY=0296H
 *::*CYCLE=02A5H
 MODULE .. DELAY
 *::*DELAY=02DBH
 *::*LAB1=02DFH
 *::*LAB2=02E1H
 *::*M=0000H
 *::*MEMORY .. LABEL=0031:0000H
 *::*STACK .. BASE=0030:000CH
 *::*TEM P=0020:00FBH
 MODULE .. CARS
 #1=028DH
 #2=028DH
 #3=028DH
 #4=028DH
 #5=028DH
 #6=028DH
 #7=028DH
 #8=0290H
 #9=0294H
 #10=0296H
 #11=0296H
 #12=0296H
 #13=0296H
 #14=0299H
 #15=0299H
 #16=02A1H
 #17=02A5H
 #18=02A6H
 #19=02A8H
 #20=0292H
 #21=02B3H
 #22=02C3H
 #23=02CH
 #24=02CDH
 #25=0200H
```
4. We now invoke macro TEST to exercise the program logic. We wish to demonstrate that the code will branch to CYCLE when either of the following two conditions is true:

1) $\text{CARSWAITING} = 1 \text{ AND MAINTIME} \geq 16 \text{ seconds}$

2) $\text{CARSWAITING} \geq 2 \text{ AND MAINTIME} \geq 8 \text{ seconds}$

In the definition of TEST (look back at step 1) the second command is:

$\text{!CARSWAITING} = %0$

The parameter $%0$ lets us set the contents of CARSWAITING to any BYTE quantity we require. Thus we test condition 1 by our command:

TEST 1

This results in the expansion:

$\text{!CARSWAITING} = 1$

The expansion of TEST involves the expansion of the macros VARIABLES and EXAM at the point each is called in the body of TEST.

Macro TEST now begins to execute. To help us follow the displays, we can identify some key addresses in the portions of code we are checking, as shown in table 3-1.

Table 3-1. Key Addresses in CARS Logic

<table>
<thead>
<tr>
<th>ADDRESS (IP)</th>
<th>LINE # NUMBER</th>
<th>PLACE IN CARS CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0002H</td>
<td>#27</td>
<td>START OF MAIN PROGRAM (.START)</td>
</tr>
<tr>
<td>021FH</td>
<td>#30, 31</td>
<td>START OF MAIN 'DO' BLOCK</td>
</tr>
<tr>
<td>0236H</td>
<td>#34</td>
<td>START OF IF,TEST</td>
</tr>
<tr>
<td>0276H</td>
<td>#35, 36</td>
<td>START OF CONDITIONAL 'DO' BLOCK</td>
</tr>
<tr>
<td>027EH</td>
<td>#37</td>
<td>POINT OF RETURN FROM 'CALL CYCLE'</td>
</tr>
<tr>
<td>0288H</td>
<td>#39, 40</td>
<td>END OF BOTH CONDITIONAL AND MAIN 'DO' BLOCKS</td>
</tr>
<tr>
<td>0296H</td>
<td>#13</td>
<td>BEGINNING OF DISPLAY (SKIPPED)</td>
</tr>
<tr>
<td>02A5H</td>
<td>#17</td>
<td>BEGINNING OF CYCLE</td>
</tr>
<tr>
<td>02D5H</td>
<td>#26</td>
<td>END OF CYCLE</td>
</tr>
<tr>
<td>02D8H</td>
<td>(#17)</td>
<td>BEGINNING OF DELAY (SKIPPED)</td>
</tr>
</tbody>
</table>
#26=02D5H
#27=0202H
#28=0215H
#29=021AH
#30=021FH
#31=021FH
#32=0226H
#33=022CH
#34=0236H
#35=027BH
#36=027BH
#37=027EH
#38=0283H
#39=0288H
#40=0288H
#41=028BH
MODULE .. DELAY

4
•••TEST
••GO FROM .START TILL ..CARS#30 EXECUTED
••ICARSWAITING = 1
•••:VARIABLES
••••WRITE 'LIGHTSTATUS =','LIGHTSTATUS',';CARSWAITING =','CARSWAITING
••••WRITE 'MAINCYCLELENGTH = ','MAINCYCLELENGTH',';MAINTIME = ','MAINTIME
••••WRITE 'SIDECYCLELENGTH = ','SIDECYCLELENGTH',';SIDETIME = ','SIDETIME
••••EM ;END OF MACRO VARIABLES
••:EXAM
••:REPEAT
••••STEP
•••••IF CS = SEG(.DISPLAY) AND IF = OFF(.DISPLAY) THEN
••••••WRITE 'CALL DISPLAY'
•••••••:POP86 IP ....;RESTORE RETURN ADDRESS
••••••••IP = WORD SS:SP ....;POP PARAMETER OFF STACK
••••••••SP = SP + 2T ....;MOV POINTER TO NEW TOP OF STACK
••••••••EM ....;END OF MACRO POP86
••••••ORIF CS = SEG(.DELAY) AND IP = OFF(.DELAY) THEN
•••••••WRITE 'CALL DELAY'
••••••••:POP86 IP
•••••••••IP = WORD SS:SP ....;POP PARAMETER OFF STACK
•••••••••SP = SP + 2T ....;MOV POINTER TO NEW TOP OF STACK
•••••••••EM ....;END OF MACRO POP86
•••••••ORIF CS = SEG(.CARS#30) AND IP = OFF(.CARS#30) THEN
••••••••WRITE 'STARTING MAIN LOOP'
••••••••ORIF CS = SEG(.CARS#34) AND IP = OFF(.CARS#34) THEN
••••••••WRITE 'START OF IF TEST'
••••••••:VARIABLES
•••••••••WRITE 'LIGHTSTATUS =',[LIGHTSTATUS],[;CARSWAITING = ','CARSWAITING
•••••••••WRITE 'MAINCYCLELENGTH = ','MAINCYCLELENGTH',';MAINTIME = ','MAINTIME
•••••••••WRITE 'SIDECYCLELENGTH = ','SIDECYCLELENGTH',';SIDETIME = ','SIDETIME
•••••••••EM ....;END OF MACRO VARIABLES
•••••••ORIF CS = (.CYCLE) AND IP = OFF(.CYCLE) THEN
••••••••WRITE 'CALL CYCLE'
•••••••••ENDIF
•••••••ENDREPEAT
••••••EM ....;END OF MACRO EXAM
••••••EM ....;END OF MACRO TEST
The messages 'EMULATION BEGUN' and 'EMULATION TERMINATED, CS:IP = 0000:0223' are produced by the command 'GO FROM .START TILL ..CARS#30 EXECUTED.'

The next three display lines are produced by macro VARIABLES. We see that LIGHTSTATUS is 1 (main street green), and that CARSWAITING has been set to 1 by the command '!CARSWAITING = 1' in TEST. MAINCYCLELENGTH and SIDE CYCLELENGTH are constants at 8 and 5, respectively. MAINTIME is zero.

This is the beginning of the REPEAT loop in macro EXAM. The first STEP ends with address 0296H in the instruction pointer; this is the beginning of DISPLAY and macro EXAM displays the 'CALL DISPLAY' message.

When the beginning of DELAY appears in CS:IP, EXAM displays 'CALL DELAY'.

Address 0236H is the address of the first instruction generated by the IF statement on line #34 of CARS. EXAM displays the message 'START OF IF TEST', and also displays (via a call to macro VARIABLES) the values of the variables involved in the IF condition. The only change since the last such display is that MAINTIME has been incremented to 1.
5 EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0223H

6 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0000H
SIDE CYCLE LENGTH = 0005H, SIDETIME = 0070H

7 EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0228H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0229H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D8H

8 CALL DELAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0230H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0232H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H

9 START OF IF TEST
LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0000H
SIDE CYCLE LENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0240H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0244H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0245H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0249H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0251H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0252H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0257H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0259H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0261H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0263H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0265H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0267H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0269H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026EH
10 The previous thirty STEPs comprise the IF-test. Address 0278H is the end of the IF test, and 0288H is the end of the main loop. Since address 027BH did not appear, we know that the conditional loop did not execute.

11 Here we are at the beginning of the main loop in CARS.

12 This time through the IF test, MAINTIME is 2. We omit most of the STEPs through the test (address 023BH to 0278H) from the text; these are identical to the series shown at step 9.

13 The start of the main loop again; still no light change.
Sample ICE-86A Sessions at the Terminal

10 EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0278H

11 EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:021FH
   STARTING MAIN LOOP
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0223H
   CALL DISPLAY
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0228H
   CALL DELAY
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0230H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0232H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0236H

12 START OF IF TEST
   LIGHTSTATUS = 0001H, CARSWAITING = 0001H
   MAINCYCLELENGTH = 0008H, MAINTIME = 0002H
   SIDECYCLELENGTH = 0005H, SIDETIME = 0070H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0238H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0230H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0232H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0236H

   *          
   *          
   *          

   EMULATION TERMINATED, CS:IP=0000:0276H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0278H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0288H
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:021FH

13 STARTING MAIN LOOP
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0223H
   CALL DISPLAY
   EMULATION BEGUN
   EMULATION TERMINATED, CS:IP=0000:0228H
   CALL DELAY
14 MAINTIME equals 3; still a long way to go until MAINTIME equals 16. We now omit all steps from the text except the beginning and end of the IF test, so that we can concentrate on the value of MAINTIME.

15 MAINTIME equals 4.

16 MAINTIME equals 5.
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0230H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0232H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
14 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0003H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0276H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
15 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0004H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
16 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0005H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

* * *

Sample ICE-86A Sessions at the Terminal

3-23
17 MAINTIME equals 6.
18 MAINTIME equals 7.
19 MAINTIME equals 8.
EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

•

EMULATION TERMINATED, CS:IP=0000:0238H
START OF IF TEST
17 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0006H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

•

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

•

EMULATION TERMINATED, CS:IP=0000:0238H
START OF IF TEST
18 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0007H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

•

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

•

EMULATION TERMINATED, CS:IP=0000:0238H
START OF IF TEST
19 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0008H
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
20 MAINTIME equals 9.

21 MAINTIME equals 10 (0AH).
ICE·86A

Sample ICE-86A Sessions at the Terminal

EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYLECLENTH = 0008H, MAINTIME = 0009H
SIDEYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYLECLENTH = 0008H, MAINTIME = 000AH
SIDEYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

3-27
22 MAINTIME equals 11 (0BH).
23 MAINTIME equals 12 (0CH).
24 MAINTIME equals 13 (0DH).
ICE-86A

Sample ICE-86A Sessions at the Terminal

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST

22 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 000BH
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST

23 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 000CH
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST

24 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 000DH
SIDE CYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN
25 MAINTIME equals 14 (0EH).

26 MAINTIME equals 15 (0FH).

27 Finally, MAINTIME equals 16 or two times MAINCYCLELENGTH. This time the condition ‘CARSWAITING = 1 AND MAINTIME >= 2 * MAINCYCLELENGTH’ is TRUE and we should see a call to CYCLE at the end of the IF test.
EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
25 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 000EH
SIDECYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
26 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0010H
SIDECYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
STARTING MAIN LOOP
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
27 LIGHTSTATUS = 0001H, CARSWAITING = 0001H
MAINCYCLELENGTH = 0008H, MAINTIME = 0010H
SIDECYCLELENGTH = 0005H, SIDETIME = 0070H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0240H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0244H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0245H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0249H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024BH
28 Address 027BH in the beginning of the conditional ‘DO’ loop.

29 Here is the beginning of CYCLE (0A7H). CYCLE is a loop controlled by the statement ‘DO WHILE SIDETIME <= SIDECYCLELENGTH’; SIDECYCLELENGTH is 5, so the loop should exit when SIDETIME equals 6. We could have included ICE-86A commands in macro EXAM to examine CYCLE more closely (LIGHTSTATUS should be set to zero, and SIDETIME should increment on each iteration). In our example, however, we simply wait for CYCLE to return to the main program. The rest of the display on this page shows two iterations of CYCLE. We have omitted the printout of the remaining iterations.
ICE-86A

EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0251H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0252H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0257H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0259H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025CH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0261H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0263H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0265H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0267H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0269H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0271H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0272H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0274H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0276H
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:02A5H
CALL CYCLE
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02A6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02A8H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02ADH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B2H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BAH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BFH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C0H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C5H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D8H
CALL DELAY

Sample ICE-86A Sessions at the Terminal
30 Address 02D5H is the end of CYCLE. Two steps later, 027EH is the return address from the call to cycle.
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02CDH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B2H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BAH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BFH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02COH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C5H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C6H
CALL DELAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D8H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02CDH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B2H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02B6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BAH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BFH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02COH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02C5H

...
Here we are back at the start of the main loop.

The display of variables shows LIGHTSTATUS at 1 and CARSWAITING at zero. SIDETIME is 6 as we expected. MAINTIME is 1 and will continue to increment as long as we allow the program to emulate.

We consider this test ‘successful’, and abort the emulation by pressing the ESC key.

Now to test the second condition. The macro call ‘TEST 2’ produces an expansion of macro TEST; this time CARSWAITING is set to 2. Otherwise, the expansion produces an executable macro identical to ‘TEST 1’ shown in step 4.
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:028BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0223H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:022BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0229H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D8H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0230H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0232H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023DH
START OF IF TEST
UGHTSTATUS = 0001H, CARSWAITING = 0000H
MAINCYCLELENGTH = 0008H, MAINTIME = 0001H
SIDECYCLELENGTH = 0005H, SIDETIME = 0006H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023DH
PROCESSING ABORTED
35 We emulate to the start of the main loop, as before. This time CARSWAITING is 2, and we should CALL CYCLE as soon as MAINTIME equals 8. We omit the intermediate steps.

36 MAINTIME is 8, equal to MAINCYCLELENGTH.
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0223H
LIGHTSTATUS = 0001H, CARSWAITING = 0002H
MAINCYCLELENGTH = 0008H, MAINTIME = 0000H
SIDECYCLELENGTH = 0005H, SIDETIME = 0006H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0296H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0228H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0229H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02DBH
CALL DELAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0230H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0232H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0236H
START OF IF TEST
LIGHTSTATUS = 0001H, CARSWAITING = 0002H
MAINCYCLELENGTH = 0008H, MAINTIME = 0001H
SIDECYCLELENGTH = 0005H, SIDETIME = 0006H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:023DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0240H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0244H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0245H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0249H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:024FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0251H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0252H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0257H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0259H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025CH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:025DH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0261H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0263H
37 And here's the beginning of CYCLE. Once more we omit the steps in CYCLE from the text.

38 This is the end of CYCLE, and the return to the main program.

39 Back to the start of the main loop.
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0265H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0267H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0269H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026BH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:026FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0271H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0272H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0274H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0276H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0278H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02A5H
EMULATION BEGUN

•
•

EMULATION TERMINATED, CS:IP=0000:02B6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BAH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02BCH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D0H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D5H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D6H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:027EH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0283H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0288H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:021FH
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0223H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0298H
CALL DISPLAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0228H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0229H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:02D8H
CALL DELAY
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0230H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0232H
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:0238H
START OF IF TEST
We consider this test 'successful', abort emulation, and exit from the ICE-86A emulator back to ISIS-II (hyphen prompt).
40  LIGHTSTATUS = 0001H, CARSWAITING = 0000H
    MAINCYCLELENGTH = 0008H, MAINTIME = 0001H
    SIDE CYCLE LENGTH = 0005H, SIDETIME = 0006H
    EMULATION BEGUN
    EMULATION TERMINATED, CS:IP=0000:023BH
    EMULATION BEGUN
    EMULATION TERMINATED, CS:IP=0000:023DH
    *PROCESSING ABORTED
    *EXIT
Introduction

The ICE-86A software provides you with an easy-to-use English language command set for controlling ICE-86A execution in a variety of functional modes.

The ICE-86A commands enable you to:

- Initialize the ICE-86A system, map your program to memory in your system, ICE-86A memory, disk memory, or in the Intellec Microcomputer Development System, and load your program from a diskette file.
- Specify starting and stopping conditions for emulation.
- Execute real-time emulation of your software (and hardware).
- Execute single-step emulation.
- Specify conditions for trace data collection.
- Collect and display trace data on conditions occurring during emulation.
- Display and alter 8086 registers, memory locations, and I/O ports.
- Copy the (modified) program from mapped memory to a diskette file, and exit the ICE-86A system.

An example of one complete ICE-86A command, in this case one of the forms of the GO command, is shown in figure 4-1. This command causes emulation to start and specifies the conditions that will halt emulation. The command is made up of ten separate “words” (character strings that are referred to as tokens): GO, FROM, 0123H, TILL, 1000H, TO, 1100H, READ, USING, and CS. Each of these tokens provides a particular element of information necessary to inform the ICE-86A emulator of the specific command functions (see table 4-1). The tokens also form the following command components: the FROM clause, match-range, match-status, segment-register-usage, match-condition, and TILL clause. This string of tokens requests the ICE-86A emulator to start emulation at location 0123H and to continue emulation until data is read from any memory location within the match-range (partition) of addresses 1000H through 1100H using the CS segment register in the effective address calculation. Every ICE-86A command is composed of one or more such tokens.

![Figure 4-1. Example of a GO Command](162554-5)
Table 4-1. Definition of GO Command Functions

<table>
<thead>
<tr>
<th>Token Number</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GO</td>
<td>GO command specifier; requests and initiates emulation.</td>
</tr>
<tr>
<td>2</td>
<td>FROM</td>
<td>Indicates that the next token or expression is the starting address for emulation.</td>
</tr>
<tr>
<td>3</td>
<td>0123H</td>
<td>Starting address in hexadecimal radix.</td>
</tr>
<tr>
<td>2,3</td>
<td>FROM clause</td>
<td>FROM 0123H causes the instruction pointer (IP) to be loaded with 0123H, the starting address for emulation. Also, the code segment register (CS) is loaded with 0.</td>
</tr>
<tr>
<td>4</td>
<td>TILL</td>
<td>Indicates that the breakpoint (halting) parameters are to follow.</td>
</tr>
<tr>
<td>5</td>
<td>1000H</td>
<td>Specifies the lowest address of a range of memory locations. This parameter is the lower bound of a memory partition.</td>
</tr>
<tr>
<td>6</td>
<td>TO</td>
<td>Indicates that the upper bound (address) of the range (partition) of memory locations is to follow.</td>
</tr>
<tr>
<td>7</td>
<td>1100H</td>
<td>Specifies the highest address of the range of memory locations.</td>
</tr>
<tr>
<td>5,6,7</td>
<td>match-range</td>
<td>Emulation is to halt if an access to any memory location whose address falls within the range of 1000H to 1100H.</td>
</tr>
<tr>
<td>8</td>
<td>READ</td>
<td>Emulation is to halt if any of the above memory locations are read.</td>
</tr>
<tr>
<td>9</td>
<td>USING</td>
<td>Indicates a segment register is to follow.</td>
</tr>
<tr>
<td>10</td>
<td>CS</td>
<td>The code segment register (CS) must be used in the effective address calculation in order to match.</td>
</tr>
<tr>
<td>9,10</td>
<td>segment-register-usage</td>
<td>Emulation is to halt if the CS is used.</td>
</tr>
<tr>
<td>5 thru 10</td>
<td>match-condition</td>
<td>Emulation is to halt if data is read from any memory location in the match-range.</td>
</tr>
<tr>
<td>4 thru 10</td>
<td>TILL clause</td>
<td>TILL 1000H TO 1100H READ USING CS specifies that the emulation is to halt whenever the match-condition is met. This clause is also called the 'GO-register' in the ICE-86A language.</td>
</tr>
</tbody>
</table>

Note: The match-condition consists of the three sub-conditions: match-range (tokens 5,6,7), match-status (token 8), and segment-register-usage (tokens 9,10). All three of these conditions must be matched for emulation to halt.

As briefly indicated in figure 4-1, the ICE-86A commands are written in an ICE-86A command language composed of a unique character set and vocabulary of tokens augmented by a particular set of syntactic rules. The tokens are constructed from the
character set and in turn are used to construct commands. The tokens consist of a set
of predefined literals augmented by user-defined literals that provide symbolic
references. Table 4-1 contains the definition of each token shown in figure 4-1.

The purpose of this chapter is to present a detailed specification of the ICE-86A
command language. The language consists of two parts, a vocabulary that is used to
convey elements of information to the ICE-86A emulator and a “grammar” (syn­
tactic rules) used to group command words into command constructs such as the
FROM clause shown in figure 4-1. The remainder of this chapter is devoted to the
presentation of the command language. The initial discussion deals with class-names
and the notation used to describe the language and will include a listing of the syn­
tactic rules that govern command construction. This will be followed by a presenta­
tion of the command literals (keywords) and a discussion of symbolic references.

Notation and Conventions Used in This Manual

This manual employs a set of notational symbols and conventions to describe the
structure of commands and other language constructs. The features of this notation
are described in the following paragraphs. Table 4-2 contains the notational symbols
used to define and describe the command structures.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>≡</td>
<td>“is defined as”</td>
</tr>
<tr>
<td>::</td>
<td>Mutual exclusion</td>
</tr>
<tr>
<td>...</td>
<td>May be repeated indefinitely</td>
</tr>
<tr>
<td>{ }...</td>
<td>At least one entry must be selected. If more than one entry is selected, they may be selected in any order.</td>
</tr>
<tr>
<td>{ }</td>
<td>One of the enclosed entries must be selected.</td>
</tr>
<tr>
<td>[ ]...</td>
<td>Selection of the enclosed entries is optional. If more than one entry is selected, they may be selected in any order.</td>
</tr>
<tr>
<td>[ ]</td>
<td>Selection of the enclosed entries is optional but only one entry may be selected. If this symbol encloses only one entry, that entry is optional.</td>
</tr>
</tbody>
</table>

In addition to the above notational symbols, a set of class-names are used to assist in
the definition and description of entities in the ICE-86A command language. Each
class-name is an identifier for a specific set of characters, mnemonics, or constructs
and is always shown in lower-case italics. Any character string not in lower-case
italics is a specific character, mnemonic or construct. For example, the class-name
segment-register refers to the entire class of segment registers. The character string
CS refers to the Code Segment Register, which is one of the four segment registers.

As shown in figure 4-1, the smallest meaningful unit of information contained
within a command is a mnemonic character string that is the equivalent of a word.
Examples are: GO, 0123H, and FROM. These mnemonics are assigned the class­
name: token. In addition to these basic elements, the tokens are combined
into multi-token forms such as the FROM clause and match-condition shown in
figure 4-1.
The ICE-86A vocabulary is made up of two classes of mnemonics: tokens and special-tokens:

\[
\text{token} = \text{constant} :: \text{keyword} :: \text{symbol} :: \text{string} :: \text{operand} \\
\text{special-token} = \text{operator} :: \text{punctuation-mark} :: \text{delimiter} :: \text{terminator}
\]

The notational symbol (::) specifies mutual exclusion. That is, a token is a constant, or keyword or symbol or string or operand.

Each of the above classes of tokens and special-tokens is defined later in this chapter or in the next chapter in the discussion of expressions.

**Syntactic Rules Used in the Manual**

This manual employs a set of conventions to describe the structure of commands and other ICE-86A language forms. Items 1 and 2 below specify the use of class-names and tokens, respectively. The features of this notation system are as follows:

1. A lower-case italicized entry in the description of a command is the class-name for a set or class of tokens. To create an actual operable command, you must enter a particular member of this class. A class-name never appears in an actual operable command. For example, the lower-case entry:

   `breakpoint-register`

   means that the command will accept any of the three tokens: BR0, BR1 or BR (BR means BR0 and BR1). Classes of tokens that have generalized usage, such as the classes of reference keywords and command keywords, are explained and assigned class-names in this chapter. Additional classes of tokens that appear in the syntax descriptions of particular commands are explained in the discussion of semantics that accompanies those commands.

2. An upper-case entry is a token that must be used literally as given. A valid abbreviation of that token may substitute for the full token as given. The token may be a command word, or it may be a particular member of a class of references. For example, the upper-case entry

   `DEFINE`

   is a command word that must be used as given unless abbreviated. The abbreviation DEF may be used in place of DEFINE. As another example, the upper-case entry

   `BR1`

   means that breakpoint register 1 must be named as and where given.

3. A single required entry is shown without any enclosures, whereas a single optional entry is denoted by enclosing in brackets. For example, in the command syntax

   `STEP \text{[FROM} \text{address}]`

   the token STEP is required. The significance of the brackets around the entry: FROM address means that its selection is optional in this command.

4. Where only one entry must be selected from a menu of two or more entries, the choices for the required entry are denoted by enclosing them in braces. For example,

   `TRACE = \{ \text{FRAME} \ |
   \text{INSTRUCTION} \}
   `

   indicates that FRAME or INSTRUCTION must be selected; the tokens TRACE and = are required as given.
5. An optional entry is enclosed in brackets [ ]. For example,

\[ \text{STEP [FROM address]} \]

means that the command word \text{STEP} is required but the clause \text{FROM address} is optional in this command.

Where a choice exists for an optional entry, the choices are given in a vertical arrangement enclosed in brackets. For example, the command

\[ \text{DEFINE [module-name] symbol = expr} \]

means that \text{DEFINE}, \text{symbol}, =, and \text{expr} are required in this command and \text{module-name} is optional. The brackets around the vertical arrangement of memory type designators denotes that selection of a memory type designator is optional but only one designator may be selected per \text{DEFINE} command.

6. A group of required inclusive choices is given in a vertical arrangement and enclosed in braces ( ) followed by a repeat symbol (...). "Inclusive" means that more than one of the items can be entered in the same command, and items can appear in any order; no item can be entered more than once. The menu of inclusive items represents a required entry or entries. For example:

\[ \text{match-status-list} = \{ \text{READ}, \text{WRITTEN}, \text{INPUT}, \text{OUTPUT}, \text{FETCHED}, \text{HALT}, \text{ACKNOWLEDGE} \} \]

This notation indicates that one or more items from the vertical list is required to specify a match-status-list. If more than one item is used, they can be in any order and must be separated by commas.

To complete the example:

\text{WRITTEN, HALT, READ, FETCHED}

is a valid match-status-list.

7. A group of optional inclusive choices is given in a vertical arrangement and enclosed in brackets and followed by a repeat symbol (...). "Inclusive" means that more than one of the items can be entered in the same command, and the items can appear in any order; no item can be used more than once. The menu of inclusive items represents an optional entry or entries. For example:

\[ \text{LOAD path-name [NOCODE NOSYMBOL NOLINE]} \]

This notation indicates that none, one, or more than one choice of \text{NOCODE}, \text{NOSYMBOL}, and/or \text{NOLINE} may be included in one \text{LOAD} command; if more than one is used, the entries can be in any order.

To complete the example:

\text{LOAD :F0:TEST NOSYMBOL NOCODE NOLINE}

is a valid command.
8. Where mutually exclusive entries can be shown on one line, the following shorthand notation can be used:

\[
\text{SUFFIX} = \{ Y::O::Q::T::H \}
\]

This example is equivalent to

\[
\text{SUFFIX} = \{ YOQTH \}
\]

9. Where an entry can be repeated indefinitely at the user’s option, the syntax is notated by enclosing the repeatable entry in brackets [ ] followed by an ellipsis ... . For example,

\[
\text{operand \ [\text{operator operand} \ ...}
\]

indicates that \text{operator operand} \ can be repeated as many times as desired.

**Character Set**

The valid characters in the ICE-86A command language include upper and lower case alphabetic ASCII characters A through Z and the set of digits 0 through 9. The space serves as a delimiter for tokens, and carriage-return/line-feed characters are also valid, delimiting command lines. A question mark, ?, @ sign, and $ sign are also valid in user-defined names entered in the command language.

The *algebraic operators* + and − (binary and unary), the asterisk (*), and slash (/), *relational operators* (=, <, >, the ampersand, semicolon, colon, period, parentheses, exclamation mark (!), pound sign (#), percent sign (%) and comma constitute the only other valid ASCII characters for the ICE-86A emulator. Non-printing characters are ignored; tabs, form feed, etc. are treated as spaces. Other characters are errors.

*alphabetic characters:*

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z a b c d e f g h i j k l m n o p q r s t u v w x y z @ ?

*numeric characters:*

0 1 2 3 4 5 6 7 8 9 (A B C D E F: hexadecimal characters)

*special characters:*

+ − <= => $ & . ; * / # ! : , %

This character set is used to construct the vocabulary that constitutes the command language.

**Introduction to Tokens**

A *token* in ICE-86A command language is roughly equivalent to a ‘word’ in the English language. It consists of a string of alphanumeric characters that may be augmented by a one or two special character prefix that serves as a *token identifier*. Tokens are divided into the following types: *keywords, user-names, and special-tokens*. Examples are:

REGISTERS, .START, ..MODULE, ..SAM, 0400, 123AH.
Keywords

The ICE-86A emulator recognizes a general class of predefined tokens that are fixed in the command language. They provide two functions. Reference keywords are used to specify locations having unique predefined functions. Command keywords specify command type and subfunctions within a command. The following sections define and describe these keyword classes. Each class and associated keyword set is presented in the following paragraphs. Appendix A contains a listing of ICE-86A keywords and their abbreviations.

The reason for discussing the various classes and subsets here is to smooth the later discussions of commands, where the class-names are used to show what elements may appear in specific commands.

Reference Keywords

The command language contains a set of system defined mnemonic tokens that are used to address system objects. Each device, such as the accumulator or a register, is assigned a specific mnemonic that is to be used to address and access the contents of that device. These identifiers are called reference keywords. Reference keywords are used in ICE-86A commands to refer to 8086 processor registers and flags, emulation registers, memory locations, and I/O ports.

The total set of reference keywords is subdivided by types, each of which is referenced by a class name. Class names are always shown in lower case italics. For example, the class name general-register denotes the set of four 16-bit general work registers in the 8086 processor. A reference token is assigned to each element within the given class and is always shown in upper case. For example, 'RAX' denotes the contents of the accumulator (RAX register) of the general register set.

Registers

The register structure contains three files of four 16-bit registers, a set of miscellaneous registers, and a set of four pseudo-registers. The three files of registers are the general register file, the pointer and index file, and the segment register file (see table 4-3). The miscellaneous set consists of the instruction pointer, flag register, CAUSE register, OPCODE register, PIP register, TIMER register, HTIMER register, and BUFFERSIZE register. The pseudo-register set consists of the breakpoint and trace point registers. The miscellaneous register set and the pseudo-registers provide a variety of functions to the ICE-86A emulator that are described in the appropriate command sections of this manual. The register structures are described in the following paragraphs.

<table>
<thead>
<tr>
<th>Class Name</th>
<th>Hardware Elements</th>
</tr>
</thead>
<tbody>
<tr>
<td>general-register</td>
<td>8-bit and 16-bit work register</td>
</tr>
<tr>
<td>pointer-register</td>
<td>16-bit address register</td>
</tr>
<tr>
<td>index-register</td>
<td>16-bit address register</td>
</tr>
<tr>
<td>segment-register</td>
<td>16-bit segment reference register</td>
</tr>
<tr>
<td>status-register</td>
<td>8-bit and 16-bit status registers</td>
</tr>
<tr>
<td>emulation-register</td>
<td>breakpoint and tracepoint registers</td>
</tr>
</tbody>
</table>
General Register File. The RAX, RBX, RCX, and RDX registers compose the General Register File. These registers participate interchangeably in 8086 arithmetic and logical operations. These registers are assigned the following mnemonics:

- RAX: Accumulator
- RBX: Base Register
- RCX: Count Register
- RDX: Data Register

Note: These are the 8086 AX, BX, CX, DX registers (i.e., the ICE-86A emulator appends 'R' to the 8086 names).

The general registers are unique within the 8086 as their upper and lower bytes are individually addressable. Thus, each of the general registers contains two 8-bit register files called the H file and L file as illustrated below.

<table>
<thead>
<tr>
<th>H File</th>
<th>L File</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAX: RAH RAL</td>
<td></td>
</tr>
<tr>
<td>RBX: RBH RBL</td>
<td></td>
</tr>
<tr>
<td>RCX: RCH RCL</td>
<td></td>
</tr>
<tr>
<td>RDX: RDH RDL</td>
<td></td>
</tr>
</tbody>
</table>

Pointer and Index Register File

Pointer and Index Register File. The BP, SP, SI, and DI registers are called the Pointer and Index Register File. The registers in this group are similar in that they generally contain offset addresses used for addressing within a segment. They can participate interchangeably in 16-bit arithmetic and logical operations and can also be used in address computation. The mnemonics associated with these registers are:

- SP: Stack Pointer
- BP: Base Pointer
- SI: Source Index
- DI: Destination Index

The pointer and index registers are illustrated below.

| SP: |
| BP: |
| SI: |
| DI: |

General Register File

Segment Register File. The CS, DS, SS, and ES registers constitute the Segment Register File. These registers provide a significant function in the memory addressing mechanisms of the 8086. They are similar in that they are used in all memory address computations. The mnemonics associated with these registers are:

- CS: Code Segment Register
- DS: Data Segment Register
- SS: Stack Segment Register
- ES: Extra Segment Register
The contents of the CS register define the current code segment. All instruction fetches are taken to be relative to CS using the instruction pointer (IP) as an offset.

The contents of the DS register define the current data segment. All data references except those involving BP, SP, or DI in a string instruction are taken by default to be relative to DS.

The contents of the SS register define the current stack segment. All data references which implicitly or explicitly involve SP or BP are taken by default to be relative to SS.

The contents of the ES register define the current extra segment. The extra segment has no specific use, although it is usually treated as an additional data segment.

The segment registers are illustrated below.

![Segment Register File](image)

**Segment Register File**

### Status Registers

The instruction pointer, flag register, CAUSE register, OPCODE register, PIP register, TIMER register, HTIMER register, BUFFERSIZE register, UPPER register, and LOWER register constitute the status register set. These registers provide a variety of functions to the emulator. These registers are assigned the following mnemonics:

- **IP:** Instruction Pointer (8086)
- **RF:** Flag Register (ICE-86A emulator)
- **CAUSE:** CAUSE Register (ICE-86A emulator)
- **OPCODE:** OPCODE Register (ICE-86A emulator)
- **PIP:** Previous Instruction Register (ICE-86A emulator)
- **TIMER:** TIMER Register (ICE-86A emulator)
- **HTIMER:** HTIMER Register (ICE-86A emulator)
- **BUFFERSIZE:** BUFFERSIZE Register (ICE-86A emulator)
- **UPPER:** UPPER Register (ICE-86A emulator)
- **LOWER:** LOWER Register (ICE-86A emulator)

The contents of the IP register define the offset to the CS register in instruction address computations. The Flag Register contains the status flag values in the same format as that pushed by the 8086 PUSHF instruction. The CAUSE register retains the cause of the last break in emulation and the OPCODE register stores the opcode fetched in the last instruction-fetch cycle in trace data. The Previous Instruction Register stores the displacement part of the address of the last instruction-fetch in trace data. TIMER contains the low-order 16 bits of the 2-MHz timer indicating how long emulation has run (read only). HTIMER contains the high-order 16 bits of the timer (read only). BUFFERSIZE contains the count (displayed in decimal only) of frames of valid trace data collected in the trace buffer (16 bit, read only). The UPPER register contains the highest address in ICE-86A workspace below the symbol table. The LOWER register contains the lowest address in ICE-86 workspace above the ICE-86A software.
The status registers are illustrated below.

![Status Registers Diagram]

The Flag Register contains nine status bits. The following mnemonics are assigned to each of the status values in the register:

- **AFL**: Auxiliary carry out of low byte to high byte
- **CFL**: Carry or borrow out of high bit
- **DFL**: Direction of string manipulation instruction
- **IFL**: Interrupt-enable (external)
- **OFL**: Overflow flag is signed arithmetic
- **PFL**: Parity
- **SFL**: Sign of the result of an operation
- **TFL**: Trap used to place processor in single step mode for debug
- **ZFL**: Zero indicates a zero value result of an instruction

AFL is set if an instruction caused a carry out of bit 3 and into bit 4 of a resulting value. CFL is set if an instruction caused a carry or a borrow out of the high order bit. DFL controls the direction of the string manipulation instructions. IFL enables or disables external interrupts. OFL denotes an overflow condition in a signed arithmetic operation. SFL indicates the sign of the result of an operation. TFL places the processor in a single-step mode for program debugging. ZFL indicates a zero valued result of an instruction. The positions of the status bits in the RF Register are shown below.

![Flag Register Diagram]

The one byte CAUSE Register stores the cause for the last break in emulation.

The byte returned by the "Read Break Cause" hardware command contains the following bit values (if bit = 1, then the specified condition is true, otherwise false). Each bit has associated with it a message that is displayed if the bit is true when the software command CAUSE is entered.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Condition</th>
<th>Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Breakpoint 0 matched</td>
<td>‘BR0’</td>
</tr>
<tr>
<td>1</td>
<td>Breakpoint 1 matched</td>
<td>‘BR1’</td>
</tr>
<tr>
<td>2</td>
<td>Both breakpoints matched sequentially</td>
<td>‘SEQ’</td>
</tr>
<tr>
<td>3</td>
<td>Guarded memory access occurred</td>
<td>‘GUARD’</td>
</tr>
<tr>
<td>4</td>
<td>User aborted processing</td>
<td>‘ABORT’</td>
</tr>
<tr>
<td>5</td>
<td>Timeout on user READY</td>
<td>‘RDYTO’</td>
</tr>
<tr>
<td>6</td>
<td>Timeout on user HOLD</td>
<td>‘HLDTO’</td>
</tr>
<tr>
<td>7</td>
<td>External break signal</td>
<td>‘EXTRN’</td>
</tr>
</tbody>
</table>
BR0 and BR1 occur when emulation is halted due to matching the condition set in the corresponding break register. Use of the breakpoint registers is discussed in Chapter 6. SEQ occurs when emulation is halted due to matching both breakpoint registers during the same instruction. For example, BR0 can be set for the address of an instruction while BR1 is set for the value at that address, i.e., the instruction opcode. Then, when the specified instruction is fetched from the specified address, SEQ is the break condition displayed. GUARD occurs when memory that was NOT mapped is accessed. Memory mapping is discussed in Chapter 7. ABORT occurs when the user presses the escape key to halt emulation. RDYTO occurs when emulation is halted because of a ready timeout error. See Chapter 6 and Appendix B. HLDTO occurs when emulation is halted because of a hold timeout error. See Appendix B. EXTRN occurs when the user halts emulation through the external break line in the buffer box. See Chapter 1 for a description of this line.

8086 Pin References

The ICE-86A emulator provides access to eight 8086 pins. The pin names reference 1-bit values. Pin names are read-only references only. The following mnemonics are assigned to reference the 8086 processor pins shown below.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>8086 Pin</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rdy</td>
<td>READY</td>
<td>Acknowledgment from addressed memory or I/O device that it has completed data transfer.</td>
</tr>
<tr>
<td>Nmi</td>
<td>NMI</td>
<td>Non-maskable interrupt.</td>
</tr>
<tr>
<td>Test</td>
<td>TEST</td>
<td>Used by the wait-for-signal instruction for processor synchronization purposes.</td>
</tr>
<tr>
<td>Hold</td>
<td>HOLD</td>
<td>Request for local bus “hold”.</td>
</tr>
<tr>
<td>Rst</td>
<td>RESET</td>
<td>Causes processor to immediately terminate present activity.</td>
</tr>
<tr>
<td>Mn</td>
<td>MN/MX</td>
<td>Specifies minimum/maximum configuration.</td>
</tr>
<tr>
<td>Ir</td>
<td>INTR</td>
<td>Maskable interrupt request.</td>
</tr>
<tr>
<td>Rqgt, bus</td>
<td>RQ/GT0,</td>
<td>Request/Grant pin</td>
</tr>
<tr>
<td></td>
<td>RQ/GT1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(HOLD, HLDA)</td>
<td></td>
</tr>
</tbody>
</table>

Emulation Registers

The emulation registers consist of the breakpoint registers and the trace registers.

<table>
<thead>
<tr>
<th>Type</th>
<th>Class Name</th>
<th>Keywords</th>
</tr>
</thead>
<tbody>
<tr>
<td>Breakpoint register</td>
<td>break-reg</td>
<td>BR0, BR1, BR</td>
</tr>
<tr>
<td>Trace point register</td>
<td>trace-reg</td>
<td>ONTRACE, OFFTRACE</td>
</tr>
<tr>
<td>Go register</td>
<td>go-reg</td>
<td>GR</td>
</tr>
</tbody>
</table>

The term break-reg is the class name for the two breakpoint registers used to halt emulation. The term trace-reg is the class name for the two registers that control tracing. The term go-reg refers to the GO-register, an ICE-86A pseudo-register that controls the breaking of real-time emulation.

Command Keywords

The command keywords specify command types and command functions to be executed. ICE-86A commands are of three major types: simple commands, compound commands, and macro commands. The following sections define the associated command formats and illustrate the use of keywords in each of the command types. Each of the formats is specified and illustrated by example using appropriate command keywords. The full vocabulary of command keywords is presented following the command descriptions.
Simple Commands

Simple commands are one of three types:

- Set/change commands
- Display commands
- Execution commands

The following sections describe the formats and provide examples of each of these simple commands.

Set/Change Commands. The set/change commands have the following format:

\[
\text{item-type} \ [\text{item-qualifier}] \ldots = \text{new-setting}
\]

where

- \text{item-type} A keyword or user name of an alterable element.
- \text{item-qualifier} A keyword, user name or value used to provide further specification of the particular element that is to be set or altered.
- \text{new-setting} The value that the specified item is to be set to.

Examples:

\begin{verbatim}
BR0 = 1000H EXECUTED
BYTE 10FFH = 3AH
.MOD1 .SYMA .SYMBB = 10FFH
\end{verbatim}

Display Commands. The display commands have the following format:

\[
\text{item-type} \ [\text{item-qualifier}] \ldots
\]

where

- \text{item-type} A keyword or user name of a displayable element or set of displayable elements.
- \text{item-qualifier} A keyword, user name or value used to provide further specification of the particular element(s) to be displayed.

Examples:

\begin{verbatim}
BR0
BYTE 10FFH
.MOD1.SYMA.SYMBB
REGISTER
RAX
FLAG
STACK 10
\end{verbatim}
Execution Commands. The execution commands have the following format:

\[ \text{command-verb} \ [\text{command-parameter}]... \]

where

- **command-verb**: A command keyword that describes an action that is to be performed.
- **command-parameter**: Keywords that specify the objects of the action denoted by the command-verb.

Examples:

- GO
- GO FROM .START
- GO FROM .START TILL 1000H EXECUTED
- TRACE
- PRINT ALL
- PRINT 10
- MOVE -10

Compound Commands

Complete description of the formats of the compound commands and the use of keywords with these commands is contained in Chapter 8.

Macro Commands

Complete description of the formats of the macro commands and the use of keywords with these commands is contained in Chapter 8.

Utility Command Keywords

The Intel Systems Implementation Supervisor (ISIS-II) is the diskette operating system for the Intellec Microcomputer Development System. The ICE-86A emulator runs under ISIS-II control, and can call upon ISIS-II for file management functions through the utility commands. These commands employ the following command keywords:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICE86</td>
<td>Commands the ICE-86A program to load from diskette.</td>
</tr>
<tr>
<td>EXIT</td>
<td>Commands control to be returned to ISIS-II.</td>
</tr>
<tr>
<td>LIST</td>
<td>Commands ICE-86A emulation output to be copied to printer or file.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Commands user program to load into memory accessed by ICE-86A.</td>
</tr>
<tr>
<td>NOCODE</td>
<td>A Modifier specifying that program code is not to be saved.</td>
</tr>
<tr>
<td>NOLINE</td>
<td>A Modifier specifying that the line number table is not to be saved.</td>
</tr>
<tr>
<td>NOSYMBOL</td>
<td>A Modifier specifying that the symbol table is not to be saved to diskette.</td>
</tr>
<tr>
<td>SAVE</td>
<td>Commands user program to be saved on an external device.</td>
</tr>
<tr>
<td>SELECTING</td>
<td>A Modifier specifying that a range of modules whose symbols are to be LOADed is to follow.</td>
</tr>
</tbody>
</table>
Number Base and Radix Commands

ICE-86A commands and displays involve several different number bases (radixes). This section describes the command keywords and radixes used to control the number base.

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BASE</td>
<td>Set or display console output radix.</td>
</tr>
<tr>
<td>SUFFIX</td>
<td>Set or display console input radix.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Commands a numeric constant or expression to be displayed in all five possible output radixes.</td>
</tr>
<tr>
<td>H</td>
<td>Hexadecimal (base 16).</td>
</tr>
<tr>
<td>O</td>
<td>Octal (base 8).</td>
</tr>
<tr>
<td>Q</td>
<td>Octal (base 8).</td>
</tr>
<tr>
<td>T</td>
<td>Decimal (base 10).</td>
</tr>
<tr>
<td>Y</td>
<td>Binary (base 2).</td>
</tr>
<tr>
<td>ASCII</td>
<td>ASCII character code.</td>
</tr>
</tbody>
</table>

Memory Mapping Command Keywords

These commands display, declare, set or reset the ICE-86A memory mapping. The ICE-86A emulator uses these maps to determine what memory is installed on a prototype system and what memory resources are being “borrowed” from the Intellec system and the ICE emulator for testing purposes. These commands employ the following keywords:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISK</td>
<td>Maps logical memory segments into a diskette file.</td>
</tr>
<tr>
<td>GUARDED</td>
<td>Declares memory segments to be guarded. Accesses to addresses in these segments are error conditions.</td>
</tr>
<tr>
<td>ICE</td>
<td>Maps memory segments into ICE “real-time” memory.</td>
</tr>
<tr>
<td>INTELLEC</td>
<td>Maps memory segments to expanded Intellec memory.</td>
</tr>
<tr>
<td>MAP</td>
<td>Commands the ICE-86A emulator to display, declare, set, or reset ICE-86A memory mapping.</td>
</tr>
<tr>
<td>NOVERIFY</td>
<td>Specifies that the normal read-after-write verification of data loaded into memory be suppressed.</td>
</tr>
<tr>
<td>RESET</td>
<td>Resets the ICE-86A memory mapping.</td>
</tr>
<tr>
<td>USER</td>
<td>Maps logical segments into user’s prototype memory.</td>
</tr>
</tbody>
</table>

Hardware Register Command Keywords

This section presents the keywords used in the ICE-86A emulator to specify and modify hardware register commands.

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUS</td>
<td>Command keyword indicating that the current master of the bus is to follow.</td>
</tr>
<tr>
<td>CLOCK</td>
<td>Command keyword indicating that a system clock specification is to follow.</td>
</tr>
<tr>
<td>DISABLE</td>
<td>Command keyword indicating that a command function is to be disabled.</td>
</tr>
<tr>
<td>ENABLE</td>
<td>Command keyword indicating that a command function is to be enabled.</td>
</tr>
<tr>
<td>ERROR</td>
<td>Command modifier specifying that an error is to be reported whenever the command signal times out.</td>
</tr>
<tr>
<td>EXTERNAL</td>
<td>ICE-86A is to operate from an external (user-provided) clock.</td>
</tr>
</tbody>
</table>
ICE-86A

Elements of the ICE-86A Command Language

FLAG
Contents of the 9 flags are to be displayed.

HARDWARE
Reset command modifier, causes a hardware reset.

INFINITE
Set command signal timeout to "infinite," disabling timeout.

INTERNAL
ICE-86A is to operate from an internal (8086-provided) clock.

PIN
Contents of the six 8086-input pins are to be displayed.

REGISTER
Contents of the thirteen 16-bit 8086 registers and RF are to be displayed.

RQGT
Command keyword indicating that the methods of handling requests for the bus in maximum mode is to be displayed or set.

RWTIMEOUT
Used to enable or disable memory access timeout.

Memory and Port Contents Command Keywords

These commands give access to the content or current value stored in designated memory locations or input/output ports.

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSOLUTE</td>
<td>Display all addresses as 20-bit numbers.</td>
</tr>
<tr>
<td>BASE</td>
<td>Display all addresses in base and displacement format.</td>
</tr>
<tr>
<td>BOOL</td>
<td>Display expression as a boolean value.</td>
</tr>
<tr>
<td>BYTE</td>
<td>1-byte, unsigned integer value.</td>
</tr>
<tr>
<td>INTEGER</td>
<td>2-byte, unsigned integer value.</td>
</tr>
<tr>
<td>LENGTH</td>
<td>Indicates that an integer value denoting the length of a partition is to follow.</td>
</tr>
<tr>
<td>DASM</td>
<td>Indicates that a range of memory is to be disassembled into 8086 assembly language mnemonics.</td>
</tr>
<tr>
<td>DREAL</td>
<td>8-byte, signed real value.</td>
</tr>
<tr>
<td>POINTER</td>
<td>4-byte, pointer value.</td>
</tr>
<tr>
<td>PORT</td>
<td>Reference to 8-bit I/O ports.</td>
</tr>
<tr>
<td>REAL</td>
<td>4-byte, signed real value.</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>1-byte, signed integer value.</td>
</tr>
<tr>
<td>STACK</td>
<td>Indicates that words from the user's stack is to be displayed.</td>
</tr>
<tr>
<td>TREAL</td>
<td>10-byte, signed real value.</td>
</tr>
<tr>
<td>WORD</td>
<td>2-byte, unsigned integer value.</td>
</tr>
<tr>
<td>WPORT</td>
<td>Reference to 16-bit I/O ports.</td>
</tr>
</tbody>
</table>

Symbol Table and Statement Number Table Command Keywords

The ICE-86A emulator maintains a symbol table and source program statement number table to enable the user to refer to memory addresses and other values by using symbolic references and statement number references in ICE-86A commands. The following are command keywords contained in these commands:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEFINE</td>
<td>Command keyword indicating a symbol is being defined.</td>
</tr>
<tr>
<td>DISABLE</td>
<td>Command keyword used to disable a facility.</td>
</tr>
<tr>
<td>DOMAIN</td>
<td>Keyword used to establish a default module for source statement number references.</td>
</tr>
<tr>
<td>ENABLE</td>
<td>Command keyword used to enable a facility.</td>
</tr>
<tr>
<td>LINE</td>
<td>Specifies the display of all of the source statement number table.</td>
</tr>
<tr>
<td>MODULE</td>
<td>Specifies the display of all of the ICE-86A module table.</td>
</tr>
<tr>
<td>OF</td>
<td>Specifies that a memory type designation is to follow.</td>
</tr>
<tr>
<td>REMOVE</td>
<td>Specifies that symbolic reference(s) is/are to be deleted.</td>
</tr>
<tr>
<td>SYMBOL</td>
<td>Specifies the display of the entire ICE-86A symbol table.</td>
</tr>
<tr>
<td>SYMBOLICALLY</td>
<td>Specifies the symbolic display of values.</td>
</tr>
<tr>
<td>TYPE</td>
<td>Indicates an assignment or change of memory type to a symbolic reference.</td>
</tr>
</tbody>
</table>
Emulation Control Command Keywords

The emulation control commands permit the user to specify the starting address where emulation is to begin, and to specify and display the software or hardware conditions for halting emulation and returning control to the console for further commands. These commands employ the following keywords:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACKNOWLEDGE</td>
<td>Match on 8086 interrupt acknowledge.</td>
</tr>
<tr>
<td>AND</td>
<td>Indicates a match on both breakpoint registers required to halt emulation.</td>
</tr>
<tr>
<td>DOWN</td>
<td>Less than or equal to the referenced address.</td>
</tr>
<tr>
<td>EXECUTED</td>
<td>An instruction fetch out of the execution queue.</td>
</tr>
<tr>
<td>FOREVER</td>
<td>All break conditions disabled.</td>
</tr>
<tr>
<td>FETCHED</td>
<td>Memory read into the execution queue.</td>
</tr>
<tr>
<td>FROM</td>
<td>Keyword introducing a starting address.</td>
</tr>
<tr>
<td>GO</td>
<td>Command keyword that starts emulation.</td>
</tr>
<tr>
<td>HALT</td>
<td>8086 processor halt.</td>
</tr>
<tr>
<td>INPUT</td>
<td>I/O port read.</td>
</tr>
<tr>
<td>LOCATION</td>
<td>Denotes the following constant or expression to be an address.</td>
</tr>
<tr>
<td>OR</td>
<td>Indicates that a match on either breakpoint register will halt emulation.</td>
</tr>
<tr>
<td>OBJECT</td>
<td>Indicates that a memory reference or typed memory reference is to follow.</td>
</tr>
<tr>
<td>OUTPUT</td>
<td>I/O port write.</td>
</tr>
<tr>
<td>READ</td>
<td>Memory read.</td>
</tr>
<tr>
<td>STEP</td>
<td>Single-step emulation command.</td>
</tr>
<tr>
<td>TILL</td>
<td>A keyword introducing one or more match or halt conditions.</td>
</tr>
<tr>
<td>UP</td>
<td>Greater than or equal to the referenced address.</td>
</tr>
<tr>
<td>USING</td>
<td>Indicates that a segment register is to be specified.</td>
</tr>
<tr>
<td>VALUE</td>
<td>Denotes the following constant or expression to be a data value.</td>
</tr>
<tr>
<td>WRITTEN</td>
<td>Memory write.</td>
</tr>
</tbody>
</table>

Trace Control Commands

The trace control commands allow the user to display or change the match condition in either or both of two tracepoint registers and to establish a tracepoint to conditionally start trace collection and a tracepoint to stop collection. These commands employ the following keywords:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDR</td>
<td>Low-order 16 address/data bits.</td>
</tr>
<tr>
<td>ALL</td>
<td>A function keyword indicating that the entire trace buffer contents are to be displayed.</td>
</tr>
<tr>
<td>BHE</td>
<td>Byte High Enable.</td>
</tr>
<tr>
<td>CONDITIONALLY</td>
<td>Indicates trace is to be turned on when ONTRACE matches and turned off when OFFTRACE matches.</td>
</tr>
<tr>
<td>DMUX</td>
<td>Type of frame.</td>
</tr>
<tr>
<td>EXTRADDR</td>
<td>High-order 4 address bits (address frame) or 4 status bits (data frame).</td>
</tr>
<tr>
<td>FRAME</td>
<td>Indicates that a trace reference is to follow or that the trace buffer is to be displayed frame by frame.</td>
</tr>
<tr>
<td>INSTRUCTION</td>
<td>A function keyword indicating that data in the trace buffer is to be displayed in instruction format.</td>
</tr>
<tr>
<td>MARK</td>
<td>Equal 1 if trace was turned off before current frame or if emulation broke before current frame.</td>
</tr>
</tbody>
</table>
MOVE
NEWEST
NOW
OFF
OLDEST
ON
PRINT
QDEPTH
QSTS
STS
TRACE

Command keyword moves the trace buffer pointer.
Moves trace buffer pointer to bottom of buffer.
Indicates trace setting for beginning of next emulation.
Indicates trace turned off.
Moves trace buffer pointer to top of buffer.
Indicates trace turned on.
Command keyword calling for a display of one or more entries from the trace data buffer.
Queue depth.
2 queue status bits, QS1, QS0.
3 status bits S2, S1, S0.
Command keyword indicating that the mode of display for trace data is to be set.

User Names

The command language permits the programmer and operator to employ symbolic addressing through the use of user-generated tokens as opposed to system-generated tokens (keywords). The language permits four types of user names: symbols, module names, statement numbers and macro names (see Chapter 8).

Symbols

A symbol is a sequence of contiguous alphanumeric characters, prefixed by a period (.), that references a location in a symbol table. The symbol has two uses. The referenced table location always contains a number; it may be an address of an instruction or variable in a program module, or it may be used directly as a numerical value. In the first case, the symbol is an alternative method of program addressing (symbolic as opposed to direct numeric addresses). In the second case, it provides a method for storing and retrieving data values symbolically into/from the table itself.

As an example, consider the symbol .BEGIN in module ..MAINLOOP. The entire reference to this occurrence of .BEGIN is:

..MAINLOOP.BEGIN

where

the double period (..) designates MAINLOOP as a module-name and
the single period (.) designates BEGIN as a symbol-name.

Statement Numbers

In the process of compiling a source module in DEBUG mode, the PL/M compiler generates a set of (source) statement numbers, one for each source statement in the module. Each statement number is linked to the absolute address of the first instruction generated by the PL/M compiler for the associated source statement in the source program. Each compiled program will contain a table of statement numbers and absolute addresses. Items (addresses) in the table are referenced by entering the associated statement number.
The form of reference is:

\[ \text{module-name} \# \text{decimal-10} \]

where

\[ \# \text{ is the 'number' sign; this designates the reference as a } \text{statement number} \text{ and} \]

\[ \text{decimal-10 is the (source) statement number (a numeric constant). The default suffix of decimal-10 is always decimal.} \]

For example,

..MAINLOOP#123

#123 is \textit{statement number} 123 in the source program ..MAINLOOP. This reference would obtain the \textit{address} of the first instruction generated by source statement 123 of module ..MAINLOOP.

\textit{Statement numbers} are an alternative to program addressing, as opposed to labels in the program.

**Special Tokens**

The command language contains two \textit{special token} sets that provide special functions: \textit{operators} and \textit{punctuation}.

**Operators**

<table>
<thead>
<tr>
<th>Type</th>
<th>Class Name</th>
<th>Operators</th>
</tr>
</thead>
<tbody>
<tr>
<td>relational</td>
<td>rel-op</td>
<td>=, &lt;, &gt;, &lt;=, =&gt;</td>
</tr>
<tr>
<td>plus</td>
<td>plus-op</td>
<td>+, - (binary and unary)</td>
</tr>
<tr>
<td>mult</td>
<td>multi-op</td>
<td>*, /, MOD</td>
</tr>
<tr>
<td>logical</td>
<td>log-op</td>
<td>NOT, AND, OR, XOR</td>
</tr>
</tbody>
</table>

**Punctuation**

<table>
<thead>
<tr>
<th>Type</th>
<th>Class Name</th>
<th>Punctuation Characters</th>
</tr>
</thead>
<tbody>
<tr>
<td>punctuation</td>
<td>punct-op</td>
<td>' , . , : ! $ CR LF SP % .. !</td>
</tr>
</tbody>
</table>

The use of punctuation characters are defined in those sections that define command formats.

**Entering Commands at the Console**

The ICE-86A emulator displays an asterisk prompt (*) at the left margin when it is ready to accept a command from the console.

Each command is entered as a \textit{command line}, which consists of one or more \textit{input lines}; the length of an input line is limited to the number of characters that one line of the console display can contain.
The ICE-86A emulator recognizes the carriage return as the terminator for a command line. If it is necessary to use more than one input line to enter a command, each intermediate input line should end with an ampersand (&). When the ICE-86A emulator encounters the ampersand, it suppresses the interpretation of the command that would occur on encountering the carriage return that follows. After the carriage return is executed, the ICE-86A emulator displays a double asterisk prompt (**) to acknowledge the continuation of the command line.

Tokens in the command are separated by blanks, unless the construct requires another form of separator. For example, tokens in a list are separated by commas; in this case, blanks (spaces) may be inserted for clarity but are not required.

Any input line may include comments. The comments which are preceded by a semicolon (;) must appear after any portion of the command that is on that input line; in other words, if the first character in an input line is a semicolon (:), the entire input line must consist of comments. Characters in a comment are not interpreted by the ICE-86A emulator and are not stored internally except in a DEFINE MACRO command. The main use of comments is to document an emulation session while it is in progress.

Comments may not be continued from input line to input line. If an ampersand is used to continue a command line that also contains comments, the ampersand must come before the comment. An ampersand that is embedded in a comment is ignored by the ICE-86A emulator.

You can use ISIS-II editing capabilities to correct errors in the current input line. The line-editing characters are as follows:

<table>
<thead>
<tr>
<th>Characters</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>RUBOUT</td>
<td>Delete last character entered in input line. The deleted character is echoed immediately. The RUBOUT function can be repeated, deleting one character each time it is pressed.</td>
</tr>
<tr>
<td>CTRL X</td>
<td>Delete entire input line. (CRTL Z gives the same result.)</td>
</tr>
<tr>
<td>CTRL R</td>
<td>Display entire input line as entered so far. This is useful after a RUBOUT, to review which characters have been deleted.</td>
</tr>
<tr>
<td>ESC</td>
<td>Cancel entire command being entered.</td>
</tr>
<tr>
<td>CRTL P</td>
<td>Input next character literally.</td>
</tr>
<tr>
<td>Carriage Return</td>
<td>Terminate input line or command line.</td>
</tr>
<tr>
<td>Line Feed</td>
<td>Terminate input line</td>
</tr>
</tbody>
</table>

Once a line terminator (carriage return or line feed) has been entered, that line can no longer be edited.

The dollar sign ($) is ignored by the ICE-86A emulator in identifiers. You can use it as a separator when you want to combine two words into one token. For example, suppose you wanted to combine the two system groups DATA and STS into one symbol for your use. Instead of DATAANDSTS, you can use the $ character as a separator: DATA$AND$STS.
An expression is a formula that evaluates to a number. The formula can contain operands, operators, and parentheses. Expressions and operands appear in the ICE-86A emulator as command arguments to specify numeric values or boolean conditions. Depending on the command context, the resulting number is interpreted either as a numeric value or as a logical state (TRUE/FALSE). All expressions and operands represent one of the following:

- **Pointer**: a pair of 16-bit unsigned integers. One integer is called the base (b) and the other integer is called the displacement (d). This manual uses the notation \( b:d \) to denote a pointer with a base \( b \) and displacement \( d \). The `:` operator is a base-displacement integer connector (see table 5-3). Pointers may be used as memory addresses; then the 20-bit absolute address is \( 16b + d \).

- **Integer**: a single 16-bit unsigned integer treated modulo 65536. This is a special case of a pointer, with the base value equal to 0.

The ICE-86A emulator provides only unsigned-integer arithmetic on pointers and integers. The arithmetic operations are always applied separately to bases and displacements (i.e., integer arithmetic is always 16-bit and is always done on the 'd' portion of 'b:d' address). Signed arithmetic is not provided. There are no arithmetic operators for REAL, TREAL, or OREAL types. REAL, DREAL, and TREAL cannot be EVALuated.

A few examples are all that is necessary to illustrate the concept of expressions.

1. The simplest form of an expression is a single value. That is, an expression that contains only one operand and no operators or parentheses:
   
   \[
   3 \\
   \text{FFFFH} \\
   127Q
   \]

2. The following expressions contain both operands and operators:
   
   \[
   2 + 3 \\
   100110011011111Y - 101Y \\
   127/44 \\
   0100:00FFH
   \]

3. The following expressions contain operands, operators and parentheses:
   
   \[
   2 \cdot (6 + 4) \\
   (127 + 44)/20
   \]

4. The use of symbols to reference numeric values represents a significant capability of the ICE-86A emulator. The following examples illustrate the use of symbols in expressions:
   
   \[
   .\text{SYMBA OR .SYMBC} \\
   (\text{IVAR1 + 10})/(\text{IVAR2 - .SYMBD})
   \]

This introduction to expressions is sufficient for the first reading of this manual or if the reader has familiarity with previous ICE products. Therefore, you may skip the remainder of this chapter and read the remaining chapters using the examples to gain further familiarity with the use of expressions in ICE-86A commands. The remainder of this chapter describes how expressions are constructed by representing the types of operands and operators that can be used, and provides the rules and some examples to explain how expressions are evaluated. The chapter also describes numeric and logical (boolean) command contexts, and gives a condensed syntax summary for expressions.
Expressions

Operands

All operands are composed of either pointers or unsigned integers. Operands can be specified by any of the following references:

- numeric constant
- masked constant
- keyword reference
- symbolic reference
- statement number reference
- memory reference
- typed memory reference
- port reference
- string
- (expression)

The following paragraphs define and explain each of the above operand types and formats.

Numeric Constants

A numeric constant produces a 16-bit integer value and is specified by a sequence composed of decimal digits and the letters “A” through “F” (hexadecimal digits), and, optionally, a suffix to specify explicitly the constant’s radix:

\[
\text{numeric-constant} = \text{digit} \ldots \text{[suffix]}
\]

Where:

\[
\text{digit} = 0 \ldots 1 \ldots 2 \ldots 3 \ldots 4 \ldots 5 \ldots 6 \ldots 7 \ldots 8 \ldots 9 \ldots A \ldots B \ldots C \ldots D \ldots E \ldots F
\]

And:

\[
\text{suffix} = H \ldots T \ldots O \ldots Q \ldots Y
\]

In the absence of a suffix, the default input radix for the current context is used. In most cases this is the radix set by the SUFFIX command; however, some commands may default their parameters to other radices. The allowed radices and their suffixes are: hexadecimal (“H”), decimal (“T”), octal (“O” or “Q”), and binary (“Y”). The radix determines which characters are valid in the constant. Numeric constants represent fixed unsigned integer values. The elements of numeric constants are summarized in table 5-1.

Examples:

100111010100111Y
1234
1974T
A2EH
177Q
Table 5-1. Elements of Numeric Constants

<table>
<thead>
<tr>
<th>Number Base</th>
<th>Valid Digits</th>
<th>Explicit Radix</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary (base 2)</td>
<td>0,1</td>
<td>Y</td>
<td>11001110101101101Y</td>
</tr>
<tr>
<td>Octal (base 8)</td>
<td>0-7</td>
<td>Q, O</td>
<td>4726Q</td>
</tr>
<tr>
<td>Decimal (base 10)</td>
<td>0-9</td>
<td>T</td>
<td>397T</td>
</tr>
<tr>
<td>Hexadecimal (base 16)</td>
<td>0-9, A-F</td>
<td>H</td>
<td>00FE3H</td>
</tr>
<tr>
<td>(multiple of 1024)</td>
<td>0-9</td>
<td>—</td>
<td>64</td>
</tr>
</tbody>
</table>

A numeric constant entered through the console with an explicit radix is interpreted accordingly. If it contains any digits that are invalid for that radix, an error results.

A numeric constant entered from the console without an explicit radix is interpreted according to the implicit radix that applies to the context. In most contexts, the implicit radix is initially hexadecimal (H); in these contexts, the implicit radix can be set to Y, Q, O, T or H by using the SUFFIX command.

Masked Constants

A masked constant is syntactically identical to a numeric constant except it may not contain the “T” suffix and must contain one or more “X” characters. Each “X” character represents a ‘don’t care’ digit (1, 3, or 4 bits depending upon whether the radix is binary, octal, or hexadecimal). The radix, either explicit or implicit (i.e., previously specified), must be binary, octal or hexadecimal. The following are examples of masked constants:

- 10X1X01Y (binary - 2 don’t care bits shown explicitly)
- 3X4Q (octal - 3 don’t care bits implicit because each octal numeral represents 3 bits; equivalent to 011XXX100Y)
- 6FX1H (hexadecimal - 4 don’t care bits, implicit because each hexadecimal numeral represents 4 bits; equivalent to 01101111XXX00001Y)

Keyword References

Keyword references are used to gain access to all of the system variables, including registers, status flags, input pins, and status information. When one is used in a command, the value returned is a 16-bit integer and is the current contents of the referenced object. Thus indirection through referenced variables is obtained. The values of system variables may be used in boolean conditions in control structures. A keyword reference may reference a value less than 16 bits. If the keyword reference returns a value of less than 16 bits, the value is coerced to 16 bits by right-justifying it and filling the high-order bits with zeroes. (Refer to Chapter 4 for a listing and description of reference keywords.)

Examples:

- SP = SP - 2  (decrement the contents of the Stack Pointer)
- RAX          (display the contents of the Accumulator)
- TIMER        (display the contents of the TIMER register)
- AFL OR OFL  (‘‘OR’’ Auxiliary-carry and Overflow flags)
Symbolic References

A symbolic reference points to an entry in the ICE-86A symbol table. Corresponding to each symbol table entry is a pointer value that represents an address or a constant. When a symbol reference is entered as an operand, its corresponding value is obtained from the referenced table location and used in the associated expression. A symbolic reference is specified in the following format:

\[ \text{symbolic-ref} = [\text{module-ref}] \text{symbol} \ldots \]

Module references and symbols are both user-assigned. Module names are \textsc{LOAD}ed with a program—they cannot be assigned from the ICE-86A emulator. Most symbols are also \textsc{LOAD}ed. The module name identifies a particular symbol table that contains the symbols associated with a particular program module. The symbol table contains the symbols that are used by that program. Module names and symbols are composed of user names and identifying prefixes. User names are composed of character strings where each character may be an alphabetic character, digit, "@", underscore (_), dollar sign ($), or "?" with the exception that the first character in the string may not be a digit. The module name is prefixed by a double period (".."):

\[ \text{module-ref} = ..\text{module-name} \]

A symbol is identified by a single period prefix ("."): 

\[ \text{symbol} = .\text{symbol-name} \]

Therefore the format for a symbolic reference can be shown as follows:

\[ \text{symbolic-ref} = [...\text{module-name}].\text{symbol-name}... \]

If a module name is present, then only the referenced module’s symbol table is searched; otherwise all of the current symbol table is scanned for the referenced symbol. If more than one symbol is referenced, the symbol table is scanned for the occurrence of the first symbol in the list. Then the table is scanned for the first occurrence of the second symbol following the entry for the first symbol. This is repeated in sequence for all the symbols in the list. The value returned is the pointer containing the base and displacement address values for the entry specified by the symbolic reference.

The use of the symbol table provides you with considerable freedom in referencing and retrieving user variables. The ability to assign symbolic names to variables, procedures, and module names allows you to assign them names that can be associated with their functions and interrelations within the program. For example, assume that the symbol \text{.X} represents a variable that is used in procedures \text{PROCX}, \text{PROCY}, and \text{PROCZ} of module \text{MODABLE}. Then the value of variable \text{X} in \text{PROCY} can be retrieved with the following symbolic reference:

\[ ..\text{MODABLE.PROCY.X} \]

whereas the value of variable \text{X} in \text{PROCZ} is obtained by:

\[ ..\text{MODABLE.PROCZ.X} \]

Statement Number Reference

A statement number reference points to the address of the first instruction generated by the compiler for the source statement specified by the associated statement number. Statement number information for each compiled program module is
stored in its statement number table. Therefore program locations can be referenced symbolically via statement number. The LINK process can combine different modules, each with its own set of statement numbers. Therefore, a statement number reference may require a module reference in the same format as that used in a symbolic reference. A statement number reference uses the following format:

\[
\text{source-statement-ref} = [\text{module-name }] \# \text{statement-number}
\]

The statement number is an integer value that specifies the number of the source statement. If the statement number does not have an explicit suffix, the default suffix is decimal. If more than one program module is currently loaded into ICE-86A memory, a module reference is required to distinguish the reference from identical reference numbers in other modules. Examples are:

\[
\#45 \\
..\text{TEST1} \#12FH
\]

The value returned is a pointer value that is the absolute address of the first instruction generated by the compiler for the source statement referenced by the statement number.

**Memory References**

References to memory specify the type of reference as well as the memory location (address) required. A memory reference uses the following format:

\[
\text{memory-ref}=\text{reference-type address}
\]

<table>
<thead>
<tr>
<th>reference-type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>1-byte integer value at location &quot;address&quot;.</td>
</tr>
<tr>
<td>WORD</td>
<td>2-byte integer value with low byte at &quot;address&quot; and high byte at &quot;address&quot; + 1.</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>Same as BYTE.</td>
</tr>
<tr>
<td>INTEGER</td>
<td>Same as WORD.</td>
</tr>
<tr>
<td>POINTER</td>
<td>4-byte pointer value located at &quot;address&quot; through &quot;address&quot; + 3.</td>
</tr>
<tr>
<td>REAL</td>
<td>4-byte real value located at &quot;address&quot; through &quot;address&quot; + 3.</td>
</tr>
<tr>
<td>DREAL</td>
<td>8-byte real value located at &quot;address&quot; through &quot;address&quot; + 7.</td>
</tr>
<tr>
<td>TREAL</td>
<td>10-byte real value located at &quot;address&quot; through &quot;address&quot; + 9.</td>
</tr>
</tbody>
</table>

When changing memory or referencing it in an expression, BYTE is equivalent to SINTEGER and WORD to INTEGER. However, when displaying memory, the format of the display is either unsigned (BYTE, WORD) or signed (SINTEGER, INTEGER, REAL, DREAL, TREAL). (See Display Memory command, Chapter 7.)

Examples:

- BYTE 1000H
- BYT 0100:0000H
- WORD 101
- INTEGER .ABLE
- POINTER CS:IP
- REAL 0110:1000H
- REAL 1000H
- DREAL 1000 LEN 4
- TREAL 100:10
Typed Memory Reference

A typed memory reference employs the symbols contained in the ICE-86A symbol table to obtain both location and type of memory reference. Each symbol has one of the following types of memory references or has no type:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Type</th>
<th>Base Value</th>
<th>Displacement Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>BYTE</td>
<td>100H</td>
<td>0</td>
</tr>
<tr>
<td>Y</td>
<td>WORD</td>
<td>100H</td>
<td>0</td>
</tr>
<tr>
<td>Z</td>
<td>POINTER</td>
<td>100H</td>
<td>0</td>
</tr>
<tr>
<td>R</td>
<td>REAL</td>
<td>100H</td>
<td>0</td>
</tr>
<tr>
<td>D</td>
<td>DREAL</td>
<td>100H</td>
<td>0</td>
</tr>
<tr>
<td>T</td>
<td>TREAL</td>
<td>100H</td>
<td>0</td>
</tr>
</tbody>
</table>

If a symbol has a memory reference type, the symbol represents a memory reference. If the symbol has no memory reference type, the symbol represents a label, procedure name, or a constant. If the source language translator generates type information in the object file, then the type values are loaded with the symbols in the ICE-86A emulator. The user may also specify memory reference type when defining symbols or when using the ICE-86A TYPE command.

A typed memory reference is executed with the following format:

\[\text{typed-mem-ref} = [!]\text{module-name }] !\text{symbol-name} \ldots\]

Example:

Assume module table ..SAM contains:

<table>
<thead>
<tr>
<th>Memory Location</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000H</td>
<td>21</td>
</tr>
<tr>
<td>1001H</td>
<td>43</td>
</tr>
<tr>
<td>1002H</td>
<td>65</td>
</tr>
<tr>
<td>1003H</td>
<td>87</td>
</tr>
<tr>
<td>1004H</td>
<td>54</td>
</tr>
<tr>
<td>1005H</td>
<td>32</td>
</tr>
<tr>
<td>1006H</td>
<td>12</td>
</tr>
<tr>
<td>1007H</td>
<td>89</td>
</tr>
<tr>
<td>1008H</td>
<td>75</td>
</tr>
<tr>
<td>1009H</td>
<td>47</td>
</tr>
</tbody>
</table>

Therefore:

\[!!\text{SAM}!X = 21\]
\[!!\text{SAM}!Y = 4321\]
\[!!\text{SAM}!Z = 8765:4321\]
Port References

The ICE-86A emulator supports a maximum of 64K 8-bit or 32K 16-bit I/O ports. These ports are referenced in the following format:

```
port-ref = PORT address :: WPORT address
```

PORT references an 8-bit I/O port at location “address”. WPORT references a 16-bit I/O port at location “address”. The value of “address” must be an integer. The port is read or written immediately when referenced.

Examples:

```
PORT 123
PORT RDX
WPORT 1FFH
```

String Constants

Any one of the ASCII characters (ASCII codes 00H through 7FH) can be entered as a string constant by enclosing the character in single quotes. The operand value of a string constant is a 16-bit integer with the high-order bits set to 0, and the 7-bit ASCII code in the low-order seven bits. For example, the string constant ‘A’ has the value 000000010000001 (0041H).

In data communications usage, an ASCII-coded character consists of seven low-order data bits (bits 0-6), and a parity bit (bit 7). Thus another way to describe the operand value of an ASCII string constant is as a two-byte integer; the high byte is all zeros and the low byte contains the 8-bit ASCII value with the parity bit set to 0.

Table 5-2 gives the printing ASCII characters with their corresponding hexadecimal codes (codes 20H through 7EH). Note that some console keyboards output upper case ASCII characters only, or lack keys for some of the non-printing ASCII codes.

Parenthesized Expressions

(exp): an operand whose value is the value of the parenthesized expression, e.g.,

```
(1+2+3) = 6 (operand value).
```

Operators

An expression can contain any combination of unary and binary operators. Table 5-3 describes all the operators available under the ICE-86A emulator. The operators are ranked in order of precedence from highest (1) to lowest (10). Other things being equal, the operator with the highest precedence is evaluated first. The operators are shown in the table as they are to be entered in expressions. The class content-operators has too many details to fit the table; see table 5-5. The table identifies each operator as unary or binary. A unary operator takes one operand, and a binary operator takes two operands.
Table 5-2. ASCII Printing Characters and CODES (20H—7EH)

<table>
<thead>
<tr>
<th>Character</th>
<th>Hex Code</th>
<th>Character</th>
<th>Hex Code</th>
<th>Character</th>
<th>Hex Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Space (SP)</td>
<td>20</td>
<td>@</td>
<td>40</td>
<td>a</td>
<td>60</td>
</tr>
<tr>
<td>!</td>
<td>21</td>
<td>A</td>
<td>41</td>
<td>b</td>
<td>61</td>
</tr>
<tr>
<td>&quot;</td>
<td>22</td>
<td>B</td>
<td>42</td>
<td>c</td>
<td>62</td>
</tr>
<tr>
<td>#</td>
<td>23</td>
<td>C</td>
<td>43</td>
<td>d</td>
<td>63</td>
</tr>
<tr>
<td>$</td>
<td>24</td>
<td>D</td>
<td>44</td>
<td>e</td>
<td>64</td>
</tr>
<tr>
<td>%</td>
<td>25</td>
<td>E</td>
<td>45</td>
<td>f</td>
<td>65</td>
</tr>
<tr>
<td>&amp;</td>
<td>26</td>
<td>F</td>
<td>46</td>
<td>g</td>
<td>66</td>
</tr>
<tr>
<td>(</td>
<td>27</td>
<td>G</td>
<td>47</td>
<td>h</td>
<td>67</td>
</tr>
<tr>
<td>)</td>
<td>28</td>
<td>H</td>
<td>48</td>
<td>i</td>
<td>68</td>
</tr>
<tr>
<td>2A</td>
<td>29</td>
<td>I</td>
<td>49</td>
<td>j</td>
<td>69</td>
</tr>
<tr>
<td>+</td>
<td>2A</td>
<td>J</td>
<td>4A</td>
<td>k</td>
<td>6A</td>
</tr>
<tr>
<td>-</td>
<td>2C</td>
<td>K</td>
<td>4B</td>
<td>l</td>
<td>6B</td>
</tr>
<tr>
<td>2D</td>
<td>2D</td>
<td>M</td>
<td>4D</td>
<td>m</td>
<td>6D</td>
</tr>
<tr>
<td>2E</td>
<td>2E</td>
<td>N</td>
<td>4E</td>
<td>n</td>
<td>6E</td>
</tr>
<tr>
<td>/</td>
<td>2F</td>
<td>O</td>
<td>4F</td>
<td>o</td>
<td>6F</td>
</tr>
<tr>
<td>0</td>
<td>30</td>
<td>P</td>
<td>50</td>
<td>p</td>
<td>70</td>
</tr>
<tr>
<td>1</td>
<td>31</td>
<td>Q</td>
<td>51</td>
<td>q</td>
<td>71</td>
</tr>
<tr>
<td>2</td>
<td>32</td>
<td>R</td>
<td>52</td>
<td>r</td>
<td>72</td>
</tr>
<tr>
<td>3</td>
<td>33</td>
<td>S</td>
<td>53</td>
<td>s</td>
<td>73</td>
</tr>
<tr>
<td>4</td>
<td>34</td>
<td>T</td>
<td>54</td>
<td>t</td>
<td>74</td>
</tr>
<tr>
<td>5</td>
<td>35</td>
<td>U</td>
<td>55</td>
<td>u</td>
<td>75</td>
</tr>
<tr>
<td>6</td>
<td>36</td>
<td>V</td>
<td>56</td>
<td>v</td>
<td>76</td>
</tr>
<tr>
<td>7</td>
<td>37</td>
<td>W</td>
<td>57</td>
<td>w</td>
<td>77</td>
</tr>
<tr>
<td>8</td>
<td>38</td>
<td>X</td>
<td>58</td>
<td>x</td>
<td>78</td>
</tr>
<tr>
<td>9</td>
<td>39</td>
<td>Y</td>
<td>59</td>
<td>y</td>
<td>79</td>
</tr>
<tr>
<td>:</td>
<td>3A</td>
<td>Z</td>
<td>5A</td>
<td>z</td>
<td>7A</td>
</tr>
<tr>
<td>;</td>
<td>3B</td>
<td></td>
<td></td>
<td>5B</td>
<td>7B</td>
</tr>
<tr>
<td>&lt;</td>
<td>3C</td>
<td>/</td>
<td>5C</td>
<td>l</td>
<td>7C</td>
</tr>
<tr>
<td>=</td>
<td>3D</td>
<td></td>
<td></td>
<td>5D</td>
<td>7D</td>
</tr>
<tr>
<td>&gt;</td>
<td>3E</td>
<td>A (!)</td>
<td>5E</td>
<td></td>
<td>7E</td>
</tr>
<tr>
<td>?</td>
<td>3F</td>
<td>— (—)</td>
<td>5F</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Classes of Operators

For discussion, the operators are classed as shown in table 5-4. Table 5-6 specifies the arithmetic and logical semantic rules for operators.

Arithmetic Operators

The ICE scanner distinguishes unary ‘+’ and ‘-’ from binary ‘+’ and ‘-’ by context. Unary ‘+’ is superfluous, since it is a no-operation.

A unary ‘-’ applied to an integer means ‘2’s complement modulo 65536’. In other words, (−N) evaluates to (65536 − N). As the ICE-86A emulator uses only unsigned arithmetic, unary ‘-’ does not apply to pointers. The unary ‘-’ is also used in the MOVE and PRINT commands (see MOVE and PRINT commands in Chapter 6).

Binary ‘+’ applies to pointer and integer values only and results in the arithmetic sum of its two operands. In the case of the sum of two integers, the result is treated modulo 65536 (any high-order bits after the sixteenth bit are dropped). In the case of the sum of a pointer and an integer, the displacement value of the pointer is summed with the integer modulo 65536 and the base value of the pointer is unchanged.

Binary ‘-’ applies to pointer and integer values only and results in the arithmetic difference of the two operands. In the case of the difference of two integers, the result is the 2’s complement difference of the two integers; this result is also treated...
modulo 65536, so that a “negative” result (−N) ends up as (65536 − N). An integer may also be subtracted from a pointer. In this case, the result is the 2’s complement difference of the pointer displacement and the integer modulo 65536 and the base value of the pointer remains unchanged. The “−” can be used to obtain the arithmetic difference of two pointers but only if they have the same base value. In this case the result is the 2’s complement difference of the displacements modulo 65536 and the resulting base value is set equal to zero. An error occurs if the base values of the pointers are not equal.

The operators “*”, “/”, “MOD”, and “MASK” can be applied only to integer operands and return only integer results.

Binary “*” results in the multiplication of two integer operands, truncated to the low-order 16 bits.

Binary “/” causes the first integer operand to be divided by the second. The result is the integer quotient; the remainder, if any, is lost. Thus, (5/3) evaluates to (1).

Binary “MOD” returns the remainder after integer division as an integer result, and the quotient part of the division is lost. Thus, (5 MOD 3) evaluates to (2), the remainder of (5/3).

Binary “MASK” performs a bitwise logical AND on two integer operands. If both are 1’s, the result has 1 in that bit; otherwise the result has 0 in that bit. MASK is identical to the boolean “AND” operator, except that MASK has higher precedence.

::, SEGMENT, OFFSET have the highest precedence of the arithmetic operators. Binary “*”, “/”, and “MOD” have equal precedence, lower than unary “−”. Binary “+” and “−” have equal precedence, lower than “*”, “/”, and “MOD”. “MASK” has lowest precedence of the arithmetic operators (see table 5-3).

### Table 5-3. ICE™ Operators

<table>
<thead>
<tr>
<th>Precedence</th>
<th>Operator</th>
<th>Unary</th>
<th>Binary</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>: (OFFSET)</td>
<td>u</td>
<td>u</td>
<td>Base, displacement integer connector for a pointer (e.g., 1234:5678 or CS:IP).</td>
</tr>
<tr>
<td>2</td>
<td>SEGMNT</td>
<td>u</td>
<td>u</td>
<td>Designates integer value that is the base of a pointer (e.g., OFFSET 1234:5678 is 1234).</td>
</tr>
<tr>
<td>3</td>
<td>+</td>
<td>u</td>
<td></td>
<td>Unary plus.</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>u</td>
<td></td>
<td>Unary minus, (−N) means (65536−N), the 2’s complement of N, modulo 2^{16}.</td>
</tr>
<tr>
<td>5</td>
<td>*</td>
<td>b</td>
<td></td>
<td>Integer multiplication.</td>
</tr>
<tr>
<td>6</td>
<td>/</td>
<td>b</td>
<td></td>
<td>Integer division. The result is the integer quotient; the remainder (if any) is lost.</td>
</tr>
<tr>
<td>7</td>
<td>MOD</td>
<td>b</td>
<td></td>
<td>Modulo reduction. The remainder after division, expressed as an integer.</td>
</tr>
<tr>
<td>8</td>
<td>+</td>
<td>b</td>
<td></td>
<td>Addition.</td>
</tr>
<tr>
<td>9</td>
<td>-</td>
<td>b</td>
<td></td>
<td>Subtraction.</td>
</tr>
<tr>
<td>10</td>
<td>MASK</td>
<td>b</td>
<td></td>
<td>Bitwise AND. Higher precedence than identical operation AND (see below).</td>
</tr>
<tr>
<td>11</td>
<td>content-operator</td>
<td>u</td>
<td></td>
<td>Treats operand as memory or port address, returns the content of that address.</td>
</tr>
</tbody>
</table>
Table 5-3. ICE™ Operators (Cont’d.)

<table>
<thead>
<tr>
<th>Precedence</th>
<th>Operator</th>
<th>Unary Binary</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>=</td>
<td>b</td>
<td>Is equal to. Result is either TRUE (FFFFH) or FALSE (0).</td>
</tr>
<tr>
<td></td>
<td>&gt;</td>
<td>b</td>
<td>Is greater than. Result is TRUE or FALSE.</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>b</td>
<td>Is less than. Result is TRUE or FALSE.</td>
</tr>
<tr>
<td></td>
<td>&lt;&gt;</td>
<td>b</td>
<td>Is not equal to. Result is TRUE or FALSE.</td>
</tr>
<tr>
<td></td>
<td>&gt;=</td>
<td>b</td>
<td>Is greater than or equal to. Result is TRUE or FALSE.</td>
</tr>
<tr>
<td></td>
<td>&lt;=</td>
<td>b</td>
<td>Is less than or equal to. Result is TRUE or FALSE.</td>
</tr>
<tr>
<td>8</td>
<td>NOT</td>
<td>u</td>
<td>Unary Logical (1’s) complement. Bitwise 1 becomes 0, 0 becomes 1; TRUE becomes FALSE, FALSE becomes TRUE.</td>
</tr>
<tr>
<td>9</td>
<td>AND</td>
<td>b</td>
<td>Bitwise AND. If both corresponding bits are 1’s, result has 1 in that bit; else 0. TRUE AND TRUE yields a TRUE result; any other combination is FALSE.</td>
</tr>
<tr>
<td>10</td>
<td>OR</td>
<td>b</td>
<td>Bitwise inclusive OR. If either corresponding bit is a 1, result has 1 in that bit; else 0. If either operand is TRUE, result is TRUE; else FALSE.</td>
</tr>
<tr>
<td></td>
<td>XOR</td>
<td>b</td>
<td>Bitwise exclusive OR. If corresponding bits are different, result has 1 in that bit; else 0. If one operand is TRUE and the other is FALSE, result is TRUE; if both are TRUE or both are FALSE, result is FALSE.</td>
</tr>
</tbody>
</table>

NOTES:

1 = highest precedence (evaluated first), 10 = lowest precedence.

2u = unary, b = binary.

3Refer to text for additional details.

*content-operator is one of the tokens BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, PORT, or WPOR.

Table 5-4. Classes of Operators

<table>
<thead>
<tr>
<th>Class</th>
<th>Operators</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Numeric)</td>
<td>+, -, SEGMENT OFFSET, * / MOD, +, -, MASK, ;</td>
</tr>
<tr>
<td>Arithmetic</td>
<td>content-operators</td>
</tr>
<tr>
<td>unary</td>
<td></td>
</tr>
<tr>
<td>binary</td>
<td></td>
</tr>
<tr>
<td>Content</td>
<td></td>
</tr>
<tr>
<td>unary</td>
<td></td>
</tr>
<tr>
<td>(Boolean)</td>
<td>=, &gt;, &lt;, &lt;=, &gt;=</td>
</tr>
<tr>
<td>Relational</td>
<td>NOT, AND, OR, XOR</td>
</tr>
<tr>
<td>binary</td>
<td></td>
</tr>
<tr>
<td>Logical</td>
<td></td>
</tr>
<tr>
<td>unary</td>
<td></td>
</tr>
<tr>
<td>binary</td>
<td></td>
</tr>
<tr>
<td>Unary</td>
<td>+, -, SEGMENT, OFFSET,</td>
</tr>
<tr>
<td></td>
<td>content-operators</td>
</tr>
<tr>
<td></td>
<td>NOT</td>
</tr>
<tr>
<td>Binary</td>
<td>+, /, MOD, +, -, MASK, ;</td>
</tr>
<tr>
<td></td>
<td>relational-operators</td>
</tr>
<tr>
<td></td>
<td>AND, OR, XOR</td>
</tr>
</tbody>
</table>
Content Operators

Content operators are keywords that refer to the contents of memory locations and I/O ports. In expressions, they function as unary operators with precedence immediately below "'MASK'". Table 5-5 summarizes the content operators for the ICE-86A emulator.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Content Returned</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>1-byte integer value from the addressed location in memory.</td>
</tr>
<tr>
<td>WORD</td>
<td>2-byte integer value from the addressed location in memory.</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>Same as BYTE.</td>
</tr>
<tr>
<td>INTEGER</td>
<td>Same as WORD.</td>
</tr>
<tr>
<td>POINTER</td>
<td>4-byte pointer value from the addressed location in memory.</td>
</tr>
<tr>
<td>PORT</td>
<td>1-byte value from addressed 8-bit I/O port.</td>
</tr>
<tr>
<td>WPORT</td>
<td>2-byte value from addressed 16-bit I/O port.</td>
</tr>
<tr>
<td>REAL</td>
<td>4-byte floating point number from the addressed location in memory.</td>
</tr>
<tr>
<td>DREAL</td>
<td>8-byte floating point number from the addressed location in memory.</td>
</tr>
<tr>
<td>TREAL</td>
<td>10-byte floating point number from the addressed location in memory.</td>
</tr>
</tbody>
</table>

To be used in an expression, a content operator must precede a single operand that can be interpreted as a valid address. A partition of addresses (using a keyword such as TO or LENGTH) cannot be used in an expression. Furthermore, the address given must be accessible (not GUARDED) if it uses the memory map (see MAP commands in Chapter 7).

Relational Operators

A relational operator calls for a comparison of the values of its two operands. The six possible relational operations are shown in Table 5-4. Each comparison is either true when the expression is evaluated, or it is false. The result is correspondingly TRUE (FFFFH) or FALSE (0).

Logical Operators

The "'NOT'" logical operator results in a 1's complement of an operand; a 16-bit operand is assumed. The following are examples of "'NOT'" logical operations:

<table>
<thead>
<tr>
<th>Operand</th>
<th>Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>NOT</td>
<td>FFFFH</td>
</tr>
<tr>
<td>1</td>
<td>NOT</td>
<td>FFEFH</td>
</tr>
<tr>
<td>11110110Y</td>
<td>NOT</td>
<td>1111111100001001Y</td>
</tr>
<tr>
<td>FFFFH</td>
<td>NOT</td>
<td>0</td>
</tr>
<tr>
<td>FFEFH</td>
<td>NOT</td>
<td>1</td>
</tr>
</tbody>
</table>
ANDing two operands results in the following values depending upon bit pair values:

<table>
<thead>
<tr>
<th>bit 1</th>
<th>bit 2</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Examples:

<table>
<thead>
<tr>
<th>Logical Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 AND 0</td>
<td>0</td>
</tr>
<tr>
<td>1010Y AND 1001Y</td>
<td>1000Y</td>
</tr>
<tr>
<td>FFFFH AND 0</td>
<td>0</td>
</tr>
<tr>
<td>FFFFH AND FFFFH</td>
<td>FFFFH</td>
</tr>
<tr>
<td>1 AND 0</td>
<td>0</td>
</tr>
</tbody>
</table>

ORing two operands results in the following values depending upon bit pair values:

<table>
<thead>
<tr>
<th>bit 1</th>
<th>bit 2</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Examples:

<table>
<thead>
<tr>
<th>Logical Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 OR 0</td>
<td>0</td>
</tr>
<tr>
<td>1 OR 0</td>
<td>1</td>
</tr>
<tr>
<td>1010Y OR 1001Y</td>
<td>1011Y</td>
</tr>
<tr>
<td>FFFFH OR 0</td>
<td>FFFFH</td>
</tr>
<tr>
<td>FFFFH OR FFFFH</td>
<td>FFFFH</td>
</tr>
</tbody>
</table>

The result of an “XOR” operation is as follows:

<table>
<thead>
<tr>
<th>bit 1</th>
<th>bit 2</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Examples:

<table>
<thead>
<tr>
<th>Logical Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 XOR 0</td>
<td>0</td>
</tr>
<tr>
<td>1 XOR 0</td>
<td>1</td>
</tr>
<tr>
<td>1010Y XOR 1001Y</td>
<td>11Y</td>
</tr>
<tr>
<td>FFFFH XOR 0</td>
<td>FFFFH</td>
</tr>
<tr>
<td>FFFFH XOR FFFFH</td>
<td>0</td>
</tr>
</tbody>
</table>
Arithmetic and Logical Semantic Rules

Table 5-6 provides a summary of the semantic rules that apply to arithmetic and logical operations. The table specifies the function performed by each type of arithmetic and logical operation, the input required, and the result of the operation (output).

<table>
<thead>
<tr>
<th>Operation</th>
<th>Operators</th>
<th>Input</th>
<th>Output</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>logical</td>
<td>AND, OR, XOR, MASK</td>
<td>2 integers</td>
<td>integer</td>
<td>Bitwise conjunction or disjunction of integers.</td>
</tr>
<tr>
<td>not</td>
<td>NOT</td>
<td>integer</td>
<td>integer</td>
<td>One’s complement of an integer.</td>
</tr>
<tr>
<td>relational</td>
<td>&lt;, &lt;=, &gt;, =&gt;, &gt;=</td>
<td>(1) 2 pointers, same base</td>
<td>integer</td>
<td>Logical test of relational expression. If the displacement integer values satisfy relational operation (true), then the output integer value = FFFFH. If the displacement integer values do not satisfy the relational operation (false), the output integer = 0. If the base values of the input pointers are not equal, an error occurs.</td>
</tr>
<tr>
<td>arithmetic</td>
<td>*, /, MOD</td>
<td>2 integers</td>
<td>integer</td>
<td>Unsigned product (*), quotient (/), or remainder (MOD) of two integers.</td>
</tr>
<tr>
<td>memory-</td>
<td>BYTE, WORD, INTEGER</td>
<td>pointer or integer</td>
<td>integer</td>
<td>Fetches content of memory location addressed by input value.</td>
</tr>
<tr>
<td>content</td>
<td>SINTEGER</td>
<td>integer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>memory-</td>
<td>POINTER</td>
<td>pointer or integer</td>
<td>pointer</td>
<td>Fetches content of memory location addressed by input value.</td>
</tr>
<tr>
<td>content</td>
<td>PORT, WPORT</td>
<td>integer</td>
<td>integer</td>
<td>Fetches content of I/O port (8-bit or 16-bit) addressed by input value.</td>
</tr>
<tr>
<td>+ (binary)</td>
<td>+</td>
<td>(1) pointer, integer</td>
<td>pointer</td>
<td>Sum of the displacement values, same base as the pointer. Sum of the integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2) integer, integer</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>- (binary)</td>
<td>-</td>
<td>(1) 2 pointers with integer</td>
<td>pointer</td>
<td>Two’s complement difference of displacement values. Error occurs if base values are unequal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>base values</td>
<td>integer</td>
<td>Two’s complement difference of pointer displacement value and integer input, same base as the pointer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2) pointer &amp; integer</td>
<td>pointer</td>
<td></td>
</tr>
<tr>
<td>- (unary)</td>
<td>-</td>
<td>integer</td>
<td>integer</td>
<td>Two’s complement of the input integer.</td>
</tr>
<tr>
<td>+ (unary)</td>
<td>+</td>
<td>All types</td>
<td>same</td>
<td>No change.</td>
</tr>
<tr>
<td>override</td>
<td>:</td>
<td>(1) integer &amp; pointer</td>
<td>pointer</td>
<td>Replaces current base value of pointer with input integer value.</td>
</tr>
<tr>
<td>base/</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>construct</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>pointer</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>offset</td>
<td>OFFSET</td>
<td>pointer</td>
<td>integer</td>
<td>Generates integer value whose value is the displacement value of the input pointer.</td>
</tr>
<tr>
<td>segment</td>
<td>SEGMENT</td>
<td>pointer</td>
<td>integer</td>
<td>Generates integer whose value is the base value of the input pointer.</td>
</tr>
</tbody>
</table>
How Expressions are Evaluated

This section provides a simple conceptual model of how the ICE-86A emulator evaluates an expression. The model involves a loop that scans the expression iteratively (figure 5-1). The loop terminates in either of two ways:

- The expression resolves to a single numeric value.
- When a syntax error (or other error) occurs.

The ICE-86A emulator goes through the scan loop once for each operator in the expression. On each scan, the operator (unary or binary) that must be applied next is identified.

The next operator is always:

- the leftmost operator
- with highest precedence (table 5-3)
- that is enclosed in the innermost pair of parentheses.

If this next operator is unary and has a numeric operand, the operation is performed on the operand to produce a numeric result. If the next operator is binary and has a pair of operands, the operation is performed on the pair of operands to produce a numeric result. If the next operator does not have the required number of numeric operands, a syntax error results, and the loop terminates.

A pair of parentheses is “cleared” when it contains just a single numeric value; that is:

\[(\text{numeric-value}) \to \text{numeric-value}\]

After performing any operation, the numeric result becomes an operand for the next scan. Parentheses are cleared before the next scan begins.

“Case Studies” in Evaluating Expressions

Here are some representative cases of expressions showing how they are evaluated by the ICE-86A emulator. In some examples, the steps in evaluation are shown, but most show just the overall result. Table 5-7 summarizes the cases. The EVALUATE (EVA) command used in these examples performs the evaluation and displays the result in the four numeric radices (Y, Q, T, and H), plus the ASCII printing equivalent (if any) in single quotes. The examples in this section assume the initial conditions shown in table 5-8. This table also describes the special notation used in some of the examples. The examples also assume SUFFIX = T; that is, any number without an explicit radix is decimal.

Case 1: EVALUATE operand

An expression can be composed of just a single operand, requiring at most a lookup to produce a numeric result.

Examples:

```
*EVA 10
1010Y 12Q 10T AH ""

*EVA IP
1000000000000Y 10000Q 4096T 1000H ""
```
Figure 5-1. A Simple Model of Evaluation
Case 2: EVALUATE *unary-operator operand*

A unary operator with a single primary operand evaluates to a number.

Examples:

```
'EVA -2
1111111111111111Y 17776Q 65534T FFFEh 't'

'EVA BYTE .AA
100011Y 43Q 35T 23H '#'

'EVA NOT IP
1101111111111111Y 167777Q 61439T EFFFFh '0'
```

Table 5-7. Representative Cases of Expressions

<table>
<thead>
<tr>
<th>Case</th>
<th>Expression</th>
<th>Precedence</th>
<th>Result of Lookup Plus One Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>operand</td>
<td>None</td>
<td>number</td>
</tr>
<tr>
<td>2</td>
<td>unary-operator operand</td>
<td>Any</td>
<td>number</td>
</tr>
<tr>
<td>3</td>
<td>operand binary-operator operand</td>
<td>Any</td>
<td>number</td>
</tr>
<tr>
<td>4</td>
<td>operand b1 operand b2 operand</td>
<td>b1 &gt;&gt; = b2, b2 &gt;&gt; b1</td>
<td>number b2 number (case 3), number b1 number (case 3)</td>
</tr>
<tr>
<td>5</td>
<td>operand b1 (operand b2 operand)</td>
<td>b2 &gt;&gt; b1, b1 &gt;&gt; = b2</td>
<td>number b1 number (case 3), number b1 number (case 3)</td>
</tr>
<tr>
<td>6</td>
<td>u1 operand b1 operand</td>
<td>u1 &gt;&gt; b1, b1 &gt;&gt; u1</td>
<td>number b1 number (case 3), u1 number (case 2)</td>
</tr>
<tr>
<td>7</td>
<td>operand b1 u1 operand</td>
<td>u1 &gt;&gt; b1, b1 &gt;&gt; u1</td>
<td>number b1 number (case 3), ERROR (See case 8)</td>
</tr>
<tr>
<td>8</td>
<td>operand b1 (u1 operand)</td>
<td>u1 &gt;&gt; b1, b1 &gt;&gt; u1</td>
<td>number b1 number (case 3), number b1 number (case 3)</td>
</tr>
<tr>
<td>9</td>
<td>u1 u2 operand</td>
<td>u2 &gt;&gt; u1, u1 &gt;&gt; = u2</td>
<td>u1 number (case 2), ERROR (See case 10)</td>
</tr>
<tr>
<td>10</td>
<td>u1 (u2 operand)</td>
<td>u2 &gt;&gt; u1, u1 &gt;&gt; = u2</td>
<td>u1 number (case 2), u1 number (case 2)</td>
</tr>
</tbody>
</table>

Case 3: EVALUATE *operand binary-operator operand*

The binary operator is applied to its two operands to produce a numeric result.

Examples:

```
'EVA 10 + 20
11110Y 36Q 30T 1EH ''

'EVA AA > 10
1111111111111111Y 177777Q 65535T FFFFFh ''
```
Table 5-8. Conditions and Notation for Examples

<table>
<thead>
<tr>
<th>Conditions</th>
<th>Notation</th>
</tr>
</thead>
<tbody>
<tr>
<td>All memory locations are accessible (none are GUARDED).</td>
<td>&gt;&gt; has higher precedence than.</td>
</tr>
<tr>
<td>SUFIX = T (implicit radix is decimal).</td>
<td>&gt;&gt;= has higher or equal precedence.</td>
</tr>
<tr>
<td>IP = 1000H</td>
<td>u1, u2,... unary operators</td>
</tr>
<tr>
<td>DEFINE .AA = 2000H</td>
<td>b1, b2,... binary operators</td>
</tr>
<tr>
<td>DEFINE .BB = FFFFH</td>
<td></td>
</tr>
<tr>
<td>BYTE 1000H = 3EH</td>
<td></td>
</tr>
<tr>
<td>BYTE 2000H = 23H</td>
<td></td>
</tr>
</tbody>
</table>

Case 4: EVALUATE operand b1 operand b2 operand

The binary operator with the highest precedence is evaluated first. If they have equal precedence, b1 (the leftmost) is evaluated first.

A. b1 >>= b2

Examples:

*EVA 10 + .AA − IP
1000000001010Y 10012Q 4106T 100AH "

*EVA 10 * .AA − IP
110000000000000Y 30000Q 12288T 3000H '0'

*EVA IP = .AA OR .BB
1111111111111111Y 177777Q 65535T FFFFH "

*EVA 1 + 2 − 3
0Y 0Q 0T 0H "

*EVA 3 * 2 + 1
111Y 7Q 7T 7H "

B. b2 >> b1

Examples:

*EVA 2 + 3 * 4
1110Y 16Q 14T EH "

*EVA .BB OR .AA AND IP
1111111111111111Y 177777Q 65535T FFFFH "

*EVA 1 OR 2 AND 3
11Y 3Q 3T 3H "

5-17
Case 4 also fits expressions of any length that use only binary operators. Here is an example showing the steps in the evaluation.

<table>
<thead>
<tr>
<th>Step</th>
<th>Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Expression .BB OR IP = .AA AND AFAFH XOR .AA MOD 277</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Lookup FFFFH OR 1000H = 2000H AND AFAFH XOR 2000H MOD 277</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>MOD FFFFH OR 1000H = 2000H AND AFAFH XOR 9FH</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>x = FFFFH OR 0 AND AFAFH XOR 9FH</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>OR FFFFH OR 0 XOR 9FH</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>OR FFFFH XOR 9FH</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>XOR FF60H</td>
<td></td>
</tr>
</tbody>
</table>

More examples:

*EVA 2 XOR 3 MASK 41 MOD 33
10 2Q 2T 2H " "

*EVA 2 * 3 + 5 / 3 / + 7
1101Y 15Q 13T DH " "

*EVA 2 + 3 * 5 + 7
11000Y 30Q 24T 18H " "

Case 5: EVALUATE operand b1 (operand b2 operand)

Binary operator b2 is evaluated first, even if it has lower precedence than b1. Use parentheses when b2 must be evaluated before b1.

Examples:

*EVA 2 * (3 + 5)
10000Y 2Q 16T 10H " "

*EVA .BB / (.AA MASK AFAFH)
111Y 7Q 7T 7H " "

This case can be generalized to include any number of binary operators and any arrangement of parentheses. For example:

<table>
<thead>
<tr>
<th>Step</th>
<th>Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Expression 10 * (44 + (17 * 15 - 6) / 7)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>2nd* 10 * (44 + (255 - 6) / 7)</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>10 * (44 + (249) / 7)</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Clear (1) 10 * (44 + 35)</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>/ 10 * (44 + 35)</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>+ 10 * (79)</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Clear () 10 * 79</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>1st* 790</td>
<td></td>
</tr>
</tbody>
</table>

Case 6: EVALUATE ul operand b1 operand

Precedence decides which operator is evaluated first.
A. \( u_1 \gg b_1 \)

Examples:

\[
\text{\texttt{EVA }-10 + 22} \\
\text{1100Y 14Q 12T CH ''}
\]

\[
\text{\texttt{EVA BYTE .AA OR .BB}} \\
\text{111111111111111Y 177777Q 65535T FFFFH ''}
\]

\[
\text{\texttt{EVA NOT .BB AND AFAFH}} \\
\text{0Y 0Q 0T 0H ''}
\]

B. \( b_1 \gg u_1 \)

Examples:

\[
\text{\texttt{EVA BYTE .AA - 1000H}} \\
\text{111110Y 76Q 62T 3EH ''}
\]

\[
\text{\texttt{EVA NOT .BB/23}} \\
\text{1111010011011110Y 1723360 626B6T F4DEH 'T'}
\]

Case 7: EVALUATE operand \( b_1 \) \( u_1 \) \textit{operand}

The unary operator must have higher precedence than the binary operator.

A. \( u_1 \gg b_1 \) is valid.

Examples:

\[
\text{\texttt{EVA 10 * -2}} \\
\text{111111111101100Y 177754Q 65516T FFECH 'L'}
\]

\[
\text{\texttt{EVA .AA AND NOT .BB}} \\
\text{0Y 0Q 0T 0H ''}
\]

B. \( b_1 \gg u_1 \)

This produces an error. The operator \( b_1 \) must be evaluated next, and requires two numeric operands, but \( u_1 \) \textit{operand} has not yet been evaluated to a numeric result.

Examples:

\[
\text{\texttt{EVA 10 + BYTE .AA}} \\
\text{ERR 80:SYNTAX ERROR}
\]

\[
\text{\texttt{EVA .AA MASK NOT .BB}} \\
\text{ERR 80:SYNTAX ERROR}
\]

Case 8: EVALUATE operand \( b_1 \) \( (u_1 \) \textit{operand})

Unary operator \( u_1 \) is evaluated first, even if it has lower precedence than binary operator \( b_1 \). Parentheses must be used when \( u_1 \) has lower precedence than \( b_1 \).

Examples:

\[
\text{\texttt{EVA 10 + (BYTE .AA)}} \\
\text{101101Y 55Q 45T 2DH 'L'}
\]
Expressions

"EVA .AA MAKE (NOT .BB)
 0Y 0Q 0T 0H ""

Case 9: EVALUATE u1 u2 operand

Unary operator u2 must have higher precedence than u1 to evaluate without an error.

A. u1 >> u1 is valid.

Examples:

  "EVA BYTE - EFFFH
  10000000Y 200Q 128T 80H ""

  "EVA NOT BYTE .AA
  11111111110111100Y 177734Q 65500T FFDCH ""

B. u1 >>= u2

Examples of this case shown below result in an error.

Examples:

  "EVA BYTE NOT .AA
  ERR 80:SYNTAX ERROR

  "EVA - BYTE .AA
  ERR 80:SYNTAX ERROR

  "EVA BYTE BYTE 1000H
  ERR 80:SYNTAX ERROR

  "EVA - - 5
  ERR 80:SYNTAX ERROR

Case 10: EVALUATE u1 (u2 operand)

Unary operator u2 is evaluated first, even if it has lower precedence than u1. Parentheses must be used when u2 has lower precedence than u1.

Examples:

  "EVA BYTE (NOT .AA)
  111101Y 75Q 61T 3DH '='

  "EVA - (BYTE .AA)
  11111111110111101Y 177735Q 65501T FFD DH ']'"

  "EVA BYTE (BYTE 1000H)
  111111110Y 376Q 254T FEH '"'

  "EVA - (~ 5)
  101Y 5Q 5T 5H ""

Two other "cases" can be diagrammed as:

  operand b1 b2 operand

  operand u1 b2 operand
Both forms produce an error no matter which operator has higher precedence, and no arrangement of parentheses can resolve the error.

These examples show the basic ways to control evaluation with and without parentheses. Parentheses must be used when two operators are concatenated and the second operator has lower precedence than the first.

**Command Contexts**

All expressions produce numeric values as results. The interpretation or use of the result depends upon the command that contains the expression. The term *numeric-expression* means an expression in a numeric command context. Numeric command contexts treat the result as a numeric value; all bits are significant.

The term *boolean-expression* means an expression in a boolean command context. Only integer values may be used in boolean contexts. Boolean command contexts test only the least-significant bit (LSB) of the result, to obtain a TRUE or FALSE value. The result of a boolean expression is TRUE if its LSB is 1, FALSE if its LSB is 0. Thus, any number can have a boolean interpretation.

The BOOL command can be used instead of the EVALUATE command to display the evaluation of an expression as TRUE or FALSE.

A boolean expression uses relational and logical operators to manipulate TRUE/FALSE values. When a relational operator is evaluated, the result is always either 0 (FALSE) or FFFFH (TRUE). These results can have a numeric interpretation, but relational operators have limited usefulness in numeric contexts.

When logical operators are applied to TRUE/FALSE values, the results are also boolean. Specifically:

- **NOT:**
  - NOT FALSE → TRUE
  - NOT TRUE → FALSE

- **AND:**
  - TRUE AND TRUE → TRUE
  - TRUE AND FALSE → FALSE
  - FALSE AND TRUE → FALSE
  - FALSE AND FALSE → FALSE

- **OR:**
  - TRUE OR TRUE → TRUE
  - TRUE OR FALSE → TRUE
  - FALSE OR TRUE → TRUE
  - FALSE OR FALSE → FALSE

- **XOR:**
  - TRUE XOR TRUE → FALSE
  - TRUE XOR FALSE → TRUE
  - FALSE XOR TRUE → TRUE
  - FALSE XOR FALSE → FALSE

In addition to numeric and boolean contexts, there are several other contexts that control the interpretation or use of a number or expression. These contexts are summarized in table 5-9 for reference.
Table 5-9. Command Contexts

<table>
<thead>
<tr>
<th>Type of Entry</th>
<th>Contexts</th>
<th>Interpretation</th>
<th>Limitations</th>
<th>Examples of Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Numeric expression</td>
<td>Set and change commands, etc.</td>
<td>16-bit unsigned number; bit size may be reduced to fit destination.</td>
<td>All operands and operators allowed. Numeric constant without suffix is interpreted in current default radix.</td>
<td>IP = .AA*256T + 10FFFH</td>
</tr>
<tr>
<td>Boolean expression</td>
<td>BOOL, IF, UNTIL, WHILE</td>
<td>LSB = 0 → FALSE</td>
<td>All operands and operators allowed. Numeric constants without suffix are interpreted in current default radix.</td>
<td>AA AND .BB AND NOT .CC</td>
</tr>
<tr>
<td>Address</td>
<td>FROM, content-operator, partition, SAVE</td>
<td>Pointer to memory or 16-bit (or fewer) address in memory or I/O.</td>
<td>Only arithmetic operators are allowed outside of the outermost parentheses. Constant without suffix are interpreted in the current default radix.</td>
<td>GO FROM .BB + 10</td>
</tr>
<tr>
<td>Decimal number</td>
<td>statement-number, MOVE, PRINT</td>
<td>positive number</td>
<td>No operators are allowed outside the outermost parentheses. All constants without suffix are decimal.</td>
<td></td>
</tr>
</tbody>
</table>
Chapter 6 contains discussions, examples, and syntax summaries for each of the ICE-86A emulation and trace control commands.

The following brief outline of Chapter 6 shows how the emulation and trace control commands have been classified.

**Emulation Control Commands**
- Set Breakpoint Register Command
- Set Tracepoint Register Command
- GO Command
- GR Command
- STEP Command
- Display Emulation Register Command
- Set CLOCK Command
- Display CLOCK
- Set RWTIMEOUT Command
- Display RWTIMEOUT Command
- ENABLE/DISABLE RDY Command

**Trace Control Commands**
- Set TRACE Display Command
- ENABLE/DISABLE TRACE Command
- Display TRACE
- MOVE, OLDEST, and NEWEST Commands
- PRINT Command

**Emulation Control Commands**

The ICE-86A emulator contains an 8086 as the emulation processor. During emulation, this processor executes the instructions in the user program that have been mapped and loaded into the ICE-86A system. The operations of the user system can be monitored through the 8086 processor signals. The commands in this section allow you to specify the starting address where emulation is to begin, and to specify and display the software or hardware conditions for halting emulation and returning control to the console for further commands.
The commands in this section are as follows:

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>PURPOSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set Breakpoint-Register</td>
<td>Set match condition for halting emulation.</td>
</tr>
<tr>
<td>Set Tracepoint-Register</td>
<td>Set match condition for starting or halting trace data collection.</td>
</tr>
<tr>
<td>GO command</td>
<td>Begin real-time emulation.</td>
</tr>
<tr>
<td>GR command</td>
<td>Enable or set and enable breakpoint registers to halt emulation.</td>
</tr>
<tr>
<td>STEP command</td>
<td>Execute single-step emulation.</td>
</tr>
<tr>
<td>Display Emulation Register</td>
<td>Display GO-register, breakpoint and tracepoint register settings.</td>
</tr>
<tr>
<td>Set CLOCK</td>
<td>Designate system clock.</td>
</tr>
<tr>
<td>Display CLOCK</td>
<td>Display clock setting.</td>
</tr>
<tr>
<td>Set RWTIMEOUT</td>
<td>Enable or disable halting of emulation and error message on memory access timeout.</td>
</tr>
<tr>
<td>Display RWTIMEOUT</td>
<td>Display current setting of memory access timeout.</td>
</tr>
<tr>
<td>ENABLE/DISABLE RDY</td>
<td>Enable or disable user-ready signal for memory access.</td>
</tr>
</tbody>
</table>

**Discussion**

The emulation control commands tell the ICE-86A emulator where to start emulation and when to halt emulation.

To initialize for emulation, you map the locations in prototype and ICE-supplied memory that are to be accessible to the ICE-86A emulator, and load your program code into mapped locations. After the code has been loaded, the ICE-86A emulator initializes for emulation as follows:

- The instruction pointer (IP) and code segment register (CS) are loaded with the address of the first executable instruction in your program.
- The GO-register (GR) is set to FOREVER. The setting of GR identifies the combination of factors that are enabled to halt emulation. The setting FOREVER means no factors are enabled.
- Both breakpoint registers (BR0 and BR1) are set to don’t care and initially disabled.

Now you can begin emulation by entering the command GO, followed by a carriage return. At the command GO, the following occurs:

- Emulation begins with the instruction at the address that is in the IP and CS; this is the first executable instruction in your program.
- External signal EMUL is set high (1) to tell an external device that emulation is occurring.
- The message EMULATION BEGUN is displayed at the console.
- Emulation continues until you press the ESC key, or until a fatal error occurs. (See Appendix B for error messages.)

Now, if you press the ESC key, the following happens:
- The ICE-86A emulator completes executing the current instruction.
ICE-86A Emulation and Trace Control Commands

- Emulation halts; the IP and CS contain the address of the next instruction to be executed.

- The message EMULATION TERMINATED, CS:IP=bbbb:ddddH is displayed. The value displayed is the address of the next instruction to be executed.

- The message PROCESSING ABORTED is displayed, acknowledging the user abort (ESC key).

This is the simplest case of starting and stopping emulation. When the GO-register is set to FOREVER, you can enter the command GO to start emulation at the current CS:IP address, and press the ESC key to halt emulation.

Instead of starting wherever the CS:IP happens to be, you may specify the address you want for each GO command. There are two ways to do this. First, you can set the CS:IP directly to any desired address with commands of the form CS = expr, IP = expr, then enter the GO command to start emulation at that address. Second, you can specify the starting address as part of the GO command; this form of the GO command is as follows:

GO [FROM address ]

The meta-term address means the following type of entry:

numeric-expression A numeric expression is evaluated to give the address (see Chapter 5). (Table 5-9 specifies restrictions.)

For example, to start emulation with the instruction at memory location 3000H, you could enter:

CS = 0
IP = 3000H
GO

Or, you can enter:

GO FROM 3000H

The effect is the same either way.

The following form of the GO command is also valid:

GO [FROM address ] FOREVER

This form of the GO command enables you to optionally select the starting address and to disable the factors that halt emulation. For example, to start emulation with the instruction at memory location 3000H and to set the GO-register to FOREVER, you can enter:

GO FROM 3000H FOREVER

The effect of this command is to start emulation with the instruction at location 3000H. Emulation will stop only when you abort processing.

The ICE-86A emulator has two breakpoint registers, BR0 and BR1. Each of these registers can be set to hold a "match condition" that can be used to halt real-time emulation when the register is enabled. A second form of the GO command can be used to both load and enable breakpoint registers. This form of the GO command is:
Emulation and Trace Control Commands

GO [ FROM address ] [ TILL match-condition ] [ { OR } match-condition ]

This command loads the match-conditions into the breakpoint registers and enables
the registers to halt emulation on the desired set of system conditions contained in
these match-conditions. Match conditions are of two types:

\[
\text{match-condition} = \{ \text{execution-match-condition} \} \cup \{ \text{non-execution-match-condition} \}
\]

The breakpoint registers may be set to contain either type of match-condition.

**Execution Match Condition**

An execution-match-condition consists of a single, 20-bit field plus the keyword EXECUTED, where each address bit can take any one of three values: 0, 1, or “don’t care.” An execution match condition is examined when the 8086 CPU executes an instruction byte, that is, when the byte is fetched from the 8086 instruction queue. The condition “matches” when the executed instruction byte was obtained from a memory location whose 20-bit address matches the contents of the selected breakpoint register.

\[
\text{execution-match-condition} = \{ \text{address EXECUTED} \} \cup \{ \text{marked-const EXECUTED} \}
\]

Entering an address causes all 20 bits of the match condition to be loaded with 0-and 1-bit values. The address contains a base and displacement (e.g., .X or 50:3000H); note that a single constant is evaluated module 65536 (e.g., 12345H is the same as 2345H—use 1234:5H to get all 20 bits). Entering a masked-constant causes the 20-bit field to contain 0, 1, or “don’t care” values. The “don’t care” values are ignored. The masked-constant can be 20 bits in length.

The following examples illustrate the use of this form of the GO command. The examples assume that the initial contents of the breakpoint registers are as shown below:

\[
\begin{align*}
\text{BR0} &= \text{XXXXXH} \quad \text{(all bits set to “don’t care”)} \\
\text{BR1} &= \text{XXXXXH} \quad \text{(all bits set to “don’t care’’)}
\end{align*}
\]

Also, in these examples, the address of .START is 0000:0002H, .DELAY is at 0000:00DEH, and .DISPLAY is at 0000:0098H. The examples will list a GO command followed by the contents of the breakpoint registers as set by the command.

1. Go from .START until the first instruction byte in .DELAY is executed.
   
   GO FROM .START TILL .DELAY EXECUTED
   
   \[
   \begin{align*}
   \text{BR0} &= \text{000DEH E} \quad \text{(000DEH is the 20-bit address of .DELAY, the last E specifies “EXECUTED”)}
   
   \text{BR1} &= \text{XXXXXH} \quad \text{(BR1 is unchanged)}
   \end{align*}
   \]
   
   This command loads BR0 with the given match condition: “.DELAY EXECUTED”).

2. Go from .START until address 0200H is executed.
   
   GO FROM .START TILL 0200H EXEC
   
   \[
   \begin{align*}
   \text{BR0} &= \text{00200H E} \\
   \text{BR1} &= \text{XXXXXH}
   \end{align*}
   \]
   
   This command loads the numeric address and “executed” status into BR0 and leaves BR1 unchanged.
3. Go from .START until address 100:0200H is executed.
   
   GO FROM .START TILL 100:0200H EXEC
   
   BR0 = 01200H E
   
   BR1 = XXXXXH
   
   The pointer address 100:0200H and "executed" status are loaded into BR0, and
   BR1 is unchanged.

4. Go from .START until an address in an address range specified by a masked
   constant is executed.
   
   GO FROM .START TILL 10XXH EXECUTED
   
   BR0 = 010XXH E
   
   BR1 = XXXXXH
   
   The masked constant address loaded into BR0 specifies a range of addresses:
   01000H through 010FFH. BR0 remains unchanged.

5. Load two execution match conditions, one in each breakpoint register, and
   'OR' the conditions.
   
   GO FROM .START TILL .DELAY EXEC OR .DISPLAY EXEC
   
   BR0 = 000DEH E   (Halt when .DELAY is executed.)
   
   BR1 = 00098H E   (Halt when .DISPLAY is executed.)
   
   This command sets emulation to halt when either the instruction located at loca­
   tion 000DEH (.DELAY) or location 00098H (.DISPLAY) is executed.

6. Load two execution match conditions and 'AND' them.
   
   GO FROM .START TILL .DELAY EXEC AND .DISPLAY EXEC
   
   BR0 = 000DEH E   (Halt when .DELAY is executed.)
   
   BR1 = 00098H E   (Halt when .DISPLAY is executed.)
   
   ERR AE:INVALID "AND" IN GO-REG (Error message generated by this command)
   
   This command sets emulation to halt when the instruction located at location
   000DEH (.DELAY) ‘AND’ the instruction located at location 00098H (.DISPLAY)
   are executed. Execution of two separate instructions cannot occur at the same
   time. Therefore an error message is generated by this command, and the command is not
   executed.

Non-Execution Match Condition

The non-execution-match-condition must contain one or more of four types of
fields: a set of addresses, a list of bus status types, a set of data values, and a seg­
ment register designation. A non-execution-match-condition matches whenever a
breakpoint that contains a set of one or more of the above fields matches corre­
sponding state values in the user system during real-time or single-step emulation.

\[
\text{non-execution-match-condition} = \{ \text{address-match-range} \}
\]

Address-match-range, match-status-list, data-match-range, and segment-register-
usage must be used in the order shown. At least one of these fields must be entered in
a given command to establish a non-execution match condition.
Address Match Range

An address-match-range may consist of a single address or masked constant, an "unlimited" range of addresses, or a set of match partitions. If an "unlimited" range of addresses are to be entered, an address value modified by the mnemonic UP or DOWN is entered. UP implies any address value equal to or greater than the stated address. DOWN implies any address value equal to or less than the stated address. The match partition may be any of three types: partitions, memory references, and/or typed memory references. If the address-match-range contains more than one partition, all partitions must have the same base and their displacements must lie within a 1K-byte range that begins at an even address. If there is only a single partition, it must lie within a 1K-byte range to be contained in a single breakpoint register. If the partition does not lie within a 1K range, two registers are required to hold the partition. Therefore an address-match-range can be defined as:

```
address-match-range =
  [address :: masked-const
   address UP :: address DOWN
   partition
   OBJECT memory-reference
   OBJECT typed-memory-reference], ...
```

All references to a "1K-byte range" should begin at an even address. For example, 'BR0 =1000:20 LEN 1K' is valid, but 'BR0=1000:21 LEN 1K' is not valid.

By expanding the definition of partitions and memory reference to their component parts, the definition of address-match-range becomes:

```
address-match-range =
  [address :: masked-const
   address UP :: address DOWN
   address TO address
   address LENGTH address
   OBJECT BYTE address
   OBJECT WORD address
   OBJECT INTEGER address
   OBJECT ADDRESS address
   OBJECT POINTER address
   OBJECT REAL address
   OBJECT DREAL address
   OBJECT TREAL address
   OBJECT typed-memory-ref], ...
```

For example, an address-match-range of a single address would be 3000H, whereas using the masked constant 30XXH would result in a match range of 3000H through 30FFH. Two examples of the use of partitions in a match range are:

```
4000 TO 4100
```

and

```
4000 LENGTH 101
```

Both of these partition specifications result in the range of addresses, 4000 through 4100.

A sequence of discontinuous addresses can be specified by:

```
OBJECT BYTE 4000, OBJECT WORD 3188, OBJECT !!MOD1 !SYMSAM, ...
```
This would result in a string of discontinuous match addresses, the third address in
the above string being specified by a typed memory reference. OBJECT indicates a
partition beginning at the low address of the memory object and whose length is the
length of the object. In the above example, ‘OBJECT BYTE 4000’ specifies a one-
byte partition whose address is 4000. ‘OBJECT WORD 3188’ specifies a two-byte
partition starting at 3188 and ending at 3189. ‘OBJECT .. MODI ..SYMSAM’
specifies a partition starting at the address given in the symbol table for !MODI!
!SYMSAM and whose length is specified by the memory type of symbol .SYMSAM.
For example if .SYMSAM is type WORD, the partition will be two bytes in length.

OBJECT REAL 4000, OBJECT DREAL 5000, OBJECT TREAL 6000

In the above example, ‘OBJECT REAL 4000’ specifies a four-byte partition at
address 4000. ‘OBJECT DREAL 5000’ specifies an eight-byte partition at address
5000, and ‘OBJECT TREAL 6000’ specifies a ten-byte partition at address 6000.

Match Status List

The match-status-list field matches whenever the 8086 bus status is any of those
listed in the match status list:

- READ  match on memory read other than an instruction fetch.
- WRITTEN  match on memory write.
- INPUT  match on an I/O read.
- OUTPUT  match on an I/O write.
- FETCHED  match on a memory read into the execution queue.
- HALT  match on 8086 halt.
- ACKNOWLEDGE  match on 8086 interrupt acknowledge.

A match-status-list may consist of one or more of the above bus status types and
they may be listed in any order:

\[
\text{match-status-list} = \begin{bmatrix}
\text{READ} \\
\text{WRITTEN} \\
\text{INPUT} \\
\text{OUTPUT} \\
\text{FETCHED} \\
\text{HALT} \\
\text{ACKNOWLEDGE}
\end{bmatrix}
\]

An example of a match-status-list would be:

FETCHED, READ, HALT, WRITTEN, ACKNOWLEDGE

Data Match Range

The data-match-range field can be used to specify data values. The syntax is similar
to address-match-range, except the OBJECT form is not allowed. In this case, the
values specified by address will be treated as data values and used to match against
values on the 8086 address/data lines at data time.

\[
data-match-range = \text{VALUE} \begin{bmatrix}
\text{address :: masked-const} \\
\text{address UP :: address DOWN} \\
\text{partition , ...}
\end{bmatrix}
\]
Data values must be integers. All data references in the 8086 are on even byte boundaries; therefore data match conditions must be used with caution.

- A 16-bit data value matches if that value is accessed on an even-byte boundary (i.e., low-order byte of data at an even address).
- An 8-bit data value must be specified as either an even byte (by giving 8 "don't care" bits in the high-order byte) or an odd byte (by giving 8 "don't care" bits in the low-order byte).

Segment Register Usage

The `segment-register-usage` field is used to specify one of the four segment registers. A match occurs whenever the segment register used in an effective address calculation is the one specified in the `segment-register-usage` field. Segment register usage occurs at data time.

\[
\text{segment-register-usage} = \begin{cases} \text{USING SS} \\ \text{USING CS} \\ \text{USING DS} \\ \text{USING ES} \end{cases}
\]

Match Condition Restrictions

Figure 6-1 illustrates a detailed specification of the `non-execution-match-condition`. The following examples illustrate a set of restrictions that must be observed in the use of match conditions in emulation commands.

Data values, bus status, and segment register usage come out of the 8086 at data time. Address values and bus status are available at address time. The following restrictions apply to match conditions:

- Breakpoint register BR0 cannot contain data-time values at the same time breakpoint register BR1 contains address-time values if the two registers are ANDed (the reverse is permissible).
- Neither BR0 nor BR1 may contain an `execution-match-condition` if they are to ANDed.

A warning message is issued after a Set BR command or a Set OR command if the command results in either of the above conditions. An Error is issued on a GO command if the command results in either of the above conditions.

- If a match-condition specifies both address and data or segment register usage, the match condition requires both breakpoint registers; hence this match-condition cannot OR/AND with another match-condition.

All partitions in a multi-partition match condition must have the same base value. For example, the following command generates the error message shown:

```
GO FROM .START TILL 0:0000 LEN 1, 100:1000H 2 READ
ERR AD:DIFFERING BASIS (error message)
```

All the displacement values must be within a 1K-byte range (beginning on an even address) to be contained in a single breakpoint register. Displacements may exceed 1K only if there is a single partition.

The following match condition cannot be contained in one breakpoint register:

```
GO FROM .START TILL 0:0000 LENGTH 2048T WRITTEN
```
The above command would require both breakpoint registers as the partition is 2K-bytes in length.

The following command would generate an error as two partitions are specified and the displacements exceed 1K.

GO FROM .START TILL 0, 2048T WRITTEN

The following command would generate an error as the partition requires both breakpoint registers. Therefore the partition '.BEGIN' cannot be entered.

GO FROM .START TILL 0 LEN 2048T, .BEGIN W

Segment register usage can only be used in conjunction with a single match value as illustrated in the example below.

GO FROM .DELAY TILL .MAINTIME READ USING DS

The last form of the GO command is in the following format:

GO [FROM address] TILL break-reg [AND break-reg] [OR break-reg]

where break-reg references breakpoint register BR0, BR1, or BR. This command form is used when the breakpoint registers have been set prior to the entering of this command. The command enables the referenced breakpoint register but does not set its contents. The Set Breakpoint command, GR command, or a previous GO command must be used to set the required breakpoint registers. Care is required in ANDing two breakpoint registers in this command. Only two non-execution-match-conditions can be "ANDed". An error results if either of the conditions described below occur.

- BR0 contains data values or segment register usage, and BR1 contains address values.
- Either of the breakpoint registers contains an execution-match-condition.

NOTES

During the first cycle of emulation, the ICE-86A emulator fetches the word at absolute memory location eight. The word is immediately flushed from the queue; it is never executed. The ICE emulator user should be aware that these memory operations are part of the normal operation of the emulator and that they do not impact successful application of the ICE-86A emulator.

The user may experience excessive response times for external bus requests while setting breakpoints. The ICE-86A firmware loads the breakpoint registers; there are 4096 steps involved in loading these registers. Each step takes up to 500 microseconds to complete. In between each step there are periods of inactivity (breakpoints not being loaded) of approximately equal length, about several hundred microseconds in duration. While each of the breakpoint-loading steps is being executed, the Request/Grant response capabilities of the ICE-86A emulator are temporarily disabled. (During the inactive periods, the response capabilities are enabled.) Hence, external bus requests may not be answered as quickly as under normal circumstances.

Breakpoint Restrictions

There are two cases in which an interrupt request is not recognized until after the following instruction. A MOV (move) to segment register instruction or a POP seg-
address :: masked-const

address UP :: address DOWN

address TO address
address LENGTH address

OBJECT BYTE address
OBJECT WORD address
OBJECT SINTEGER address
OBJECT INTEGER address
OBJECT POINTER address

OBJECT typed-mem-ref

VALUE address :: VALUE masked-const

VALUE address UP
VALUE address DOWN

VALUE [address TO address
address LENGTH address], ...

USING SS
USING CS
USING DS
USING ES

(address-match-range) ---- (match-status-list) ---- (data-match-range) ---- (segment-register-usage)

Note: (address-match-range), (match-status-list), (data-match-range), and (segment-register-usage) must be used in the order shown. At least one of these fields must be entered in a given command and no field may be repeated in the command.

Figure 6-1. Non-Execution Match Condition
ment instruction will cause interrupt recognition to be inhibited until the following instruction has been executed. This mechanism protects a program that is changing to a new stack (by updating SS and SP). If an interrupt were recognized after SS had been changed, but before SP had been altered, the processor would push the flags, CS and IP, into the wrong area of memory. It should be noted that whenever a segment register and another value must be updated together, the segment register should be changed first, followed immediately by the instruction that changes the other value.

If your code contained the following sequence of instructions:

```
MOV DS,DATASEG
MOV ES,EXTRASEG
MOV SS,STACKSEG
MOV SP,STACKPOINTER
JMP START
```

No interrupts will be recognized until the MOV SP instruction has completed.

Similarly, if your code contained the following sequence of instructions:

```
POP DS,DATASEG
POP ES,EXTRASEG
POP SS,STACKSEG
POP SP,STACKPOINTER
JMP START
```

No interrupts will be recognized until the POP SP instruction has completed. Normally the single step mode will generate a type 1 interrupt after each instruction. A breakpoint is recognized by a type 3 interrupt. The MOV and POP instructions described above will cause these interrupts to be inhibited until the instruction following the MOV or POP has been executed.

Since the ICE-86A emulator uses the NMI to effect breakpoints for SINGLE/STEP and GO emulation, the break will be inhibited as long as the interrupt protection feature is in effect, i.e., an attempt to break at the MOV ES,EXTRASEG instruction will actually break when the MOV SP instruction has completed, resulting in the IP pointing to the JMP START instruction.

A third case in which program execution does not terminate at the specified breakpoint occurs due to 8086 queue operations. Execution breakpoints are complicated by the necessity to trace the 8086 queue operations, and thus, there is no guarantee that execution will be terminated immediately after the instruction specified.

If the instruction requires only two clock cycles to execute, then (depending on the current queue depth) the emulator may slip past the requested breakpoint by one instruction. Due to the complexities of the breakpoints and the exact timing uncertainties, the ICE module will not detect such a slip.

The user may determine this type of slip, however, by examining the trace data and comparing the next to last instruction in the trace data to the potential break conditions.
Setting The Go-Register

To enable either (or both using BR) of the breakpoint registers as a halt condition, you can use a set GR command of the form:

GR = \textit{halt-go-condition}

The meta-term \textit{halt-go-condition} means any of three exclusive types of halt conditions:

\[
\text{halt-go-condition} = \begin{cases} 
\text{FOREVER} \\
\text{TILL break-reg \{ AND OR \} break-reg} \\
\text{TILL match-cond \{ AND OR \} match-cond}
\end{cases}
\]

Using the FOREVER condition in the Go-Register command:

GR = \text{FOREVER}

would disable both breakpoint registers.

The following command would enable BR1, once BR1 had been set using the Set Breakpoint Command.

GR = \text{TILL BR1}

Both registers can be enabled and ORed with the following command:

GR = \text{TILL BR1 OR BR0}

Both registers can be set within a limited range and then combined to expand that range.

If BR0 were set to 800 UP and BR1 were set to FFEFF DOWN the command:

GR = \text{BR0 AND BR1}

would break between 800 and FFEFF.

BR0 would be loaded with a match condition and enabled with the following command:

GR = \text{TILL 3000H WRITTEN, FETCHED}

The following command would load BR0 with the first match condition and BR1 with the second stated match condition:

GR = \text{TILL 3000H WRITTEN, FETCHED OR INPUT VALUE 0123 USING DS}

BR0 would contain the match condition 3000H WRITTEN, FETCHED and BR1 would contain the match condition INPUT VALUE 0123 USING DS and both registers would be enabled and ORed.

The following command would require both breakpoint registers to contain the match condition:

GR = \text{TILL .DELAY FETCHED OR READ VALUE .MAINTIME USING DS}
BR0 would contain the match condition .DELAY FETCHED and BR1 would contain the match condition README VALUE .MAINTIME USING DS.

The following command would require both breakpoint registers to contain match conditions that are "ANDed":

\[ GR = \text{TILL SIDETIME READ AND VALUE 8} \]

BR0 would contain the condition .SIDETIME READ and BR1 would contain the match condition VALUE 8. These conditions are ANDed.

**Setting Tracepoint Registers**

The ICE-86 emulator has two tracepoint registers, ONTRACE and OFFTRACE. A tracepoint register may only contain a non-execution match condition. Also the match range may only contain an address, masked constant, or data, and segment register usage may not be used with an address condition. For example, the following commands are valid:

\[ \text{ONT} = 3000H \text{ WRITTEN, Fetched} \]
\[ \text{OFF} = \text{INPUT VALUE 0123 USING DS} \]

However, the commands:

\[ \text{OFFTRACE} = 3000H \text{ EXECUTED} \]
\[ \text{ONTRACE} = 3000H \text{ READ USING CS} \]

are invalid as EXECUTED is invalid in a tracepoint, and the segment register CS is specified with an address condition.

**Command Signal Timeout**

When the 8086 accesses INTELLEC or DISK mapped memory, a command signal timer starts counting. If the access is not completed before it times out, the ICE-86A emulator will cause the READ and WRITE command signals to go inactive to the user system. The RWTIMEOUT commands are used to set and display the current setting of the command signal timer.

**Emulation Timer**

An emulation timer is enabled when emulation is running. The timer can be used to determine how long it takes the ICE-86A emulator to emulate a given segment of code. The timer is a 2-MHz clock (i.e., counts are intervals of 500 ns), derived from the crystal on the Control board.

The timer starts when the GO command is entered, starting emulation. The timer starts counting at the first T3 state of the first instruction emulated. HTIMER stops counting where a maximum count of approximately 33 minutes is reached. TIMER continues counting modulo 65536.

The timer is reset to 0 (before starting to count) when the GO command is entered with a FROM clause or when CS:IP is changed or when ENABLE/DISABLE TRACE. If you want to reset the timer without changing the current program counter, enter a command such as GO FROM CS:IP.
After emulation halts, you can display the value of the timer in the current output radix. The display command TIMER displays the low 16 bits of the timer value; the command HTIMER displays the high 16 bits of the timer value. The tokens TIMER and HTIMER can also be used as keyword references in commands and expressions.

With the timer, you can measure the real elapsed time required to emulate a given code sequence. The elapsed time can then be compared to the calculated time based on the number of clock states in each instruction and the speed of the system clock. Note that code mapped to user runs at real-time; the timer value for code mapped to prototype memory is the real-time value.

A special application of the emulation timer is optimization of coprocessor code. When the emulated 8086 CPU is configured, for example, in local mode with an 8087 NDP (Numeric Data Processor), then the two microchips can execute instructions in parallel. In general, the 8087 coprocessor fetches its instructions out of the 8086 instruction stream and begins to perform a floating point calculation; the 8086 will continue executing additional code while the 8087 proceeds with this calculation. The 8086 will execute a WAIT instruction when it can no longer execute code without the result of the 8087 calculation (inserted in code by user or compiler), and will continue when the 8087 finishes executing and releases the TEST pin. Optimization, then, consists of reducing the amount of time the 8086 processor spends waiting for the 8087 NDP to complete its instructions. By using the emulation timer, the operator can determine the amount of time floating point instructions take to execute in the 8087 coprocessor, and plan the 8086 code to execute in approximately the same length of time.
Set Breakpoint Register Command

(1) \( \text{break-reg} = \text{address EXECUTED :: masked-const EXECUTED} \)

(2) \( \text{break-reg} = [\text{address-match-range}] [\text{match-status-list}] [\text{data-match-range}] [\text{seg-reg-usage}] \)

**NOTE**

Form (2) requires that the address-match-range, match-status-list, data-match-range, and seg-reg-usage fields be used in the order shown. At least one field is required in a given command and no field may be repeated in the command. Restriction: the fields selected must fit in one breakpoint register.

Examples:

- \( \text{BR0 = 1XXXH EXECUTED} \)
- \( \text{BR1 = 3000H UP WRITTEN} \)
- \( \text{BR = 3000H TO 30FFH READ USING CS} \)
- \( \text{BR = 3000H LENGTH FEH, OBJECT !VAR WRITTEN} \)

**break-reg**

The name of one of the breakpoint registers (BR0, BR1) or BR to set both registers to the same match condition.

**=**

The assignment operator.

**address**

The address of the memory location or I/O port, or a data value.

**masked-const**

A masked constant used to define a range of memory locations or data values.

**EXECUTED**

Denotes that the match condition is the execution (CPU fetch of the instruction byte from the instruction queue) of the instruction byte whose address is given by address or masked-const.

**address-match-range**

A set of one or more addresses. (See Address Match Range in Chapter 6.)

**match-status-list**

A set of bus status conditions to be used as match parameters. (See Match Status List in Chapter 6.)

**data-match-range**

A set of data values to be used as match parameters. (See Data Match Range in Chapter 6.)

**seg-reg-usage**

A specification of one of the segment registers to be used as a match parameter. (See Segment Register Usage in Chapter 6.)

**NOTES**

See Breakpoint Restrictions (Chapter 6) for breakpoint interrupt restrictions.

Execution breakpoints are complicated by the need to trace the 8086 queue operations, and thus do not guarantee that execution will be terminated immediately after the specified instruction. The ICE emulator may slip past...
the breakpoint instruction and stop at the next instruction. This slippage is dependent on the current depth of the queue when the breakpoint instruction requires only two clock cycles for execution. Due to the complexity of the breakpoints and exact timing uncertainties, the ICE emulator will not detect this slip. The user may determine that the slippage has occurred by examining the trace data and comparing the next-to-last instructions executed to the potential break conditions.
Set Tracepoint Register Command

\[
\text{trace-reg} = \begin{bmatrix}
\text{address} \\
\text{masked-const}
\end{bmatrix}
\begin{bmatrix}
\text{READ} \\
\text{WRITTEN} \\
\text{INPUT} \\
\text{OUTPUT} \\
\text{FETCHED} \\
\text{HALT} \\
\text{ACKNOWLEDGE}
\end{bmatrix}
\begin{bmatrix}
\text{VALUE address} \\
\text{VALUE masked-const} \\
\text{USING SS} \\
\text{USING CS} \\
\text{USING DS} \\
\text{USING ES}
\end{bmatrix}
\]

\[
\begin{align*}
\text{(address-match \)} & \quad \text{(match-status-list)} & \quad \text{(data-match-range)} & \quad \text{(segment-register-usage)} \\
\text{range)}
\end{align*}
\]

NOTE

The address-match-range, match-status-list, data-match-range, and segment-register-usage fields must be used in a command in the order shown. At least one field is required in a given command and no field may be repeated in the command. A segment-register-usage field or data-match-range may not be used with an address condition (address-match-range field); you cannot mix address-time fields with data-time fields.

Examples:

ONTRACE = 2340 READ, ACKNOWLEDGE
OFFTRACE = INPUT, OUTPUT VALUE 1234H
ONTRACE = IX FETCHED
ONTRACE = R.W VALUE 40XX USING ES
OFFTRACE = USING ES

trace-reg
The name of one of the tracepoint registers, ONTRACE or OFFTRACE.

= The assignment operator.

address
The address of the memory location or I/O port, or a data value (see Data Match Range).

masked-const
A masked constant used to define a range of memory locations or data values.

match-status-list
See Match Status List. (Chapter 6.)

data-match-range
See Data-Match Range. (Chapter 6.)

segment-register-usage
See Segment Register Usage. (Chapter 6.)
GO Command

\[
\begin{align*}
\text{GO} & \quad \begin{cases}
\text{FROM address} \\
\text{FOREVER} \\
\text{TILL break-reg} \\
\text{TILL match-cond}
\end{cases} \\
\text{[ ]} \begin{cases}
\{ \text{AND } \} \text{ break-reg} \\
\{ \text{AND } \} \text{ match-cond}
\end{cases}
\end{align*}
\]

Examples:

GO
GO FROM 3000H
GO FROM .START TILL BR0
GO FROM 3000H TILL 3000H EXECUTED
GO TILL INPUT VALUE 1000
GO FROM 1000H TILL 3000H TO 30FFH READ USING DS
GO FROM 3000H TILL OBJECT POINTER .START READ

GO Command keyword that starts emulation, subject to the current start and halt conditions.

FROM Keyword introducing a starting address.

address The address of the memory location of the first instruction to emulate, i.e., the start address.

FOREVER Disables all breakpoint conditions; emulation can be stopped only by user aborting processing.

TILL A keyword introducing one or more match or halt conditions.

break-reg One of the breakpoint registers (BR0, BR1), or BR to set both registers to the same match setting.

match-cond One of the following forms of breakpoint register settings.

1. execution-match-condition. (See Execution Match Condition in Chapter 6.)

2. non-execution-match-condition. (See Non-Execution Match Condition in Chapter 6.)

NOTES

The ICE-86A emulator cannot enter GO or STEP with the 8086 Trap Flag (TFL) set. Therefore a warning message will be issued whenever GO or STEP commands are executed with TFL = 1, and TFL will be set to 0. The Trap Flag is ignored during single step mode and on the first instruction step during emulation.

If either breakpoint register contains a match range other than a single match-value and the breakpoint register has changed since the last GO command, the message "LOADING RANGE BREAKPOINTS" is issued, and it takes approximately 10 seconds to load breakpoints and hardware before emulation begins.

See Breakpoint Restrictions (Chapter 6) for breakpoint interrupt restrictions.
Execution breakpoints are complicated by the need to trace the 8086 queue operations, and thus do not guarantee that execution will be terminated immediately after the specified instruction. The ICE emulator may slip past the breakpoint instruction and stop at the next instruction. This slippage is dependent on the current depth of the queue when the breakpoint instruction requires only two clock cycles for execution. Due to the complexity of the breakpoints and exact timing uncertainties, the ICE emulator will not detect this slip. The user may determine that the slippage has occurred by examining the trace data and comparing the next-to-last instructions executed to the potential break conditions.

Upon normal termination of code execution containing string operations, the ICE-86A emulator appears to hang (no prompt) immediately after display of CS:IP. It may take up to 40 seconds for the prompt to appear. No such hanging occurs when trace collection is disabled. The cause of this hanging is connected to the repetitive nature of string operations and the size of the trace buffer. The maximum 1021 allowed frames of trace information in the trace buffer can easily be surpassed when collecting trace information during execution of string instructions. The original opcode fetch of the string instruction is beyond the 1021 frames of trace information. Trace collection and CPU operation are out of sync. The trace buffer may be full, but there is no trace. This is the normal trace operation for string operations.
Set GO-Register (GR) Command

GR = \{ \begin{align*}
& \text{FOREVER} \\
& \text{TILL break-reg} \left[ \begin{array}{c}
\text{AND} \\
\text{OR}
\end{array} \right] \text{break-reg} \\
& \text{TILL match-cond} \left[ \begin{array}{c}
\text{AND} \\
\text{OR}
\end{array} \right] \text{match-cond}
\end{align*} \}

Examples:

GR = FOREVER
GR = TILL BR1
GR = TILL BR0 OR BR1
GR = TILL OBJECT 'ABLE1
GR = TILL OBJECT POINTER 0123 READ, WRITTEN VALUE 3000 USING DS

GR Command keyword referring to the GO-register (halting conditions for emulation).

= The assignment operator.

FOREVER Disables all breakpoint conditions; emulation can be stopped only by user aborting processing.

TILL A keyword introducing one or more match or halt conditions.

break-reg One of the breakpoint registers, BR0 or BR1 (or BR to denote both breakpoint registers) that is to be enabled.

match-cond One of the following forms of breakpoint register settings:

1. execution-match-condition. (See Execution Match Condition in Chapter 6.)

2. non-execution-match-condition. (See Non-Execution Match Condition in Chapter 6.)

NOTE

See Breakpoint Restrictions (Chapter 6) for breakpoint restrictions.
STEP Command

STEP [FROM address]

Examples:

STEP
STEP FROM 1FFFH
STEP FROM .MOD.GO
STEP FROM IPTR
STEP FROM #123 + 10
STEP FROM CS:(WORD .X);SHORT JUMP INDIRECT THROUGH .X

STEP
A command keyword that causes the ICE-86A emulator to execute a single step of emulation.

FROM
A function keyword introducing the address where a single step of emulation is to be executed.

address
See address. (See Set Breakpoint Register Command in Chapter 6.)

The STEP command causes the ICE-86A emulator to execute one single step of emulation. If FROM address is not included in the command, the emulation step is executed from the current address. If FROM address is included in the command, the value of the address is loaded into the CS and IP and the step is executed from this location.

NOTES

The STEP command is very useful in repeat loops and macros, (see Chapter 8) where terminating condition can be given (UNTIL or WHILE) and system status and values can be displayed after each step. However, the user is cautioned that a hardware reinitialization occurs intermittently with a reset timeout when the RESET pin is pulsed during a repeat of the STEP command.

See Breakpoint Restrictions (Chapter 6) for step mode interrupt restrictions.

Trace data does not display byte reads of absolute memory locations 08H through 0BH following single step execution. Absolute memory locations 08H through 0BH contain the NMI vector for Interrupt 2. During single-step mode, which is the execution of single instructions halted via an Interrupt 2, the ICE-86A emulator accesses locations 08H and 09H to enter and exit emulation. The ICE software masks these reads out to conserve space in the trace buffer. The software does not distinguish between ICE emulator reads and user reads of these locations. As a result, user code reading these locations during the single-step mode is also masked out. The instructions are executed but do not appear in the trace data.
Display Emulation Register Command

GR

\[ \text{break-reg} \quad [\text{ABSOLUTE BASE} [\text{expr}]] \]

\[ \text{trace-reg} \quad [\text{ABSOLUTE BASE} [\text{expr}]] \]

Examples:

GR
BR
BR0 BASE CS
BR0 BASE CS SYMBOLICALLY
BR BASE
OFFTRACE
OFF ABSOLUTE
ONT BASE DS
ONTTRACE BASE DS SYM

GR

A command keyword that causes the content of the GO-register (factors enabled to halt emulation) to be displayed.

\text{break-reg}

One of the breakpoint register keywords BR0 or BR1, to obtain a display of the register setting, or the keyword BR to cause the display of the settings of both breakpoint registers.

\text{trace-reg}

One of the tracepoint register keywords ONTRACE or OFFTRACE to command the display of the content of the designated register.

\text{ABSOLUTE}

Display all addresses as 20-bit numbers (this is the default).

\text{BASE}

Display all addresses in base and displacement format (e.g., 0000:1000H). If no \text{expr} is given, display with the base that was used to set the register.

\text{expr}

An integer value that specifies that all addresses are to be displayed as their displacement from \((\text{expr})*16\). An error occurs if an address needs a displacement of less than 0 or greater than 65535 from the base \(\text{expr}\). Typically \text{expr} will be a segment register name; thus ‘BR0 BASE CS’ displays the displacements of the addresses in BR0 using the current code segment register. If no \text{expr} is given, use the base that the register was set with.

\text{NOTE}

Data values are always displayed as 16-bit numbers, masked-constants as 16-bit or 20-bit strings with Xs (in hexadecimal if possible, or else in binary).

Internal to the ICE-86A emulator, match addresses are stored as 20-bit numbers. Thus “GO TILL 20:8 R” breaks whenever 208H is read, even if it is read as 10:108H.
Set CLOCK Command

CLOCK = \{ INTERNAL \} \{ EXTERNAL \}

Examples:
CLOCK = INTERNAL
CLOCK = EXTERNAL

CLOCK
This command keyword enables the user to designate the type of clock being used in the system: user-provided or ICE-provided.

= The assignment operator.

INTERNAL
Designates that an ICE-provided clock is being selected. This is necessary whenever the cable is not plugged into user system. When clock is set to Internal, the ICE-86A emulator is operated in stand-alone mode. The Socket Protector should be mounted on user cable in this mode of operation.

EXTERNAL
Designates the clock to be user supplied. This is desirable whenever the cable is plugged into a user system, with user supplied clock. Not specifying CLD = EXT when a user clock is available could cause non-synchronization of user hardware with the ICE emulator.

NOTE
Further information on use of the CLOCK command is provided in Appendix G.

Display CLOCK Command

CLOCK

Examples:
CLOCK

CLOCK
A command keyword that causes the display of the clock setting.
Set RWTIMEOUT Command

\[
\text{RWTIMEOUT} = \begin{cases} 
\text{INFINITE} \\
\text{expr-10 [ERROR]} \\
\text{expr-10 NOERROR}
\end{cases}
\]

Examples:

- \text{RWTIMEOUT = INFINITE} ; DISABLE RWTIMEOUT
- \text{RWTIMEOUT = 500 ERROR} ; SET TIMEOUT TO HALT EMULATION WITH REPORT
- \text{RWTIMEOUT = 500} ; HALT EMULATION WITH ERROR REPORT
- \text{RWTIMEOUT = 1500 NOERROR} ; SET TIMER BUT DO NOT HALT EMULATION WHEN IT TIMES OUT

\text{RWTIMEOUT} is a command keyword denoting that a command signal timeout function is to be set. If not set by the user, the RWTIMEOUT is set to its default value of 1000 microseconds.

\text{=} Denotes that the command is a set signal timeout command.

\text{INFINITE} Sets command signal timeout to “infinite,” effectively disabling the timeout.

\text{expr-10} An integer value that specifies the timeout value in microseconds. The integer value must be greater than 0 and less than 32K, and the default suffix when evaluating expr-10 is decimal. The default value is 1000 (microseconds).

\text{ERROR} Specifies that error is to be reported whenever command signal times out. This is the default setting.

\text{NOERROR} Specifies that command signal timeout is not to halt emulation.

\text{NOTES}
Byte, Word, and Port commands respond with DONE timeouts if RWTIMEOUT = INFINITE and no user ready occurs for 15 seconds. The 8086 is still active on the user bus, however, until the RESET HARDWARE command is entered.

Further information on use of the RWTIMEOUT command is provided in Appendix G.

Display RWTIMEOUT Command

\text{RWTIMEOUT}

\text{RWTIMEOUT} Causes the current setting of the command signal timeout to be displayed.
**ENABLE/DISABLE RDY Command**

\[
\begin{align*}
\text{ENABLE} & \quad \text{A command keyword denoting that an ICE-86A element is to be enabled.} \\
\text{DISABLE} & \quad \text{A command keyword denoting that an ICE-86A element is to be disabled.} \\
\text{RDY} & \quad \text{A reference keyword specifying the user-ready signal for memory access.}
\end{align*}
\]

The ICE-86A emulator allows the user to enable and disable the user-ready signal. If RDY is enabled, the ready signal to the 8086 is a local ready (generated by the ICE-86A emulator) AND user ready; otherwise ready to the 8086 is either the local ready when mapped to local memory or user ready when mapped to user memory. RDY is initially enabled.

**NOTES**

When emulating in the user memory with DISABLE RDY invoked, the user ready pin must be active to continue emulation. Since all I/O Ports are in the user system, an access to a port requires a user Ready to continue emulation.

Further information on use of the ENABLE/DISABLE RDY command is provided in Appendix G.
Trace Control Commands

The ICE-86A emulator can record program execution through the collection of trace data in a trace buffer during real-time and single-step emulation. The commands in this section allow you to specify the conditions for enabling and disabling trace data collection during emulation and to control the display of trace data.

The commands in this section are as follows:

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>PURPOSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set TRACE Display Mode</td>
<td>Establishes trace data that will be displayed as frames or instructions.</td>
</tr>
<tr>
<td>ENABLE/DISABLE TRACE</td>
<td>Enables or disables the collection of trace data.</td>
</tr>
<tr>
<td>Display TRACE Mode</td>
<td>Causes the display of the current display mode.</td>
</tr>
<tr>
<td>MOVE, OLDEST, NEWEST</td>
<td>Set trace buffer pointer to entry to be displayed.</td>
</tr>
<tr>
<td>PRINT</td>
<td>Display one or more entries from the trace buffer.</td>
</tr>
</tbody>
</table>

Discussion

The unit of ICE-86A emulation is the instruction. During real-time and single-step emulation, the ICE-86A emulator traces program execution twice per 8086 bus cycle: first when the address signals are valid and then when the data signals are valid. It also traces each CPU clock cycle during which the execution queue is active.

The ICE-86A emulator contains a trace buffer used to collect trace data (frames) during real-time and single-step emulation. The trace buffer holds a total of 1023 frames or approximately 300 bus cycles of trace information. Each entry in the buffer is a frame, and is either half a bus cycle or contains queue status, or both. Each frame contains:

<table>
<thead>
<tr>
<th>bit-size</th>
<th>purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Address/data</td>
</tr>
<tr>
<td>3</td>
<td>Bus status (S0, S1, S2)</td>
</tr>
<tr>
<td>2</td>
<td>Queue Status (QS0, QS1)</td>
</tr>
<tr>
<td>3</td>
<td>Queue depth</td>
</tr>
<tr>
<td>2</td>
<td>Frame type indicator: address, data, or queue status</td>
</tr>
<tr>
<td>1</td>
<td>Start/stop trace marker for conditional trace</td>
</tr>
<tr>
<td>1</td>
<td>Byte High Enable (BHE/)</td>
</tr>
</tbody>
</table>

Trace is initially unconditionally on and the buffer is initially empty. The buffer is cleared whenever the user changes the IP or CS, either by a FROM clause on a GO or STEP command or by a Change command. Otherwise new trace data is appended to the end of existing trace data and the most recent 1023 frames are retained in the buffer. Similarly, the TIMER and HTIMER registers are reset to zero each time the user changes the IP or CS register. Also, whenever the user issues an enable/disable trace command, the trace buffer is cleared to empty and TIMER and HTIMER are reset to zero when the user next enters emulation.
The user can control the collection of trace data using the tracepoint registers. The enable/disable trace command enables trace conditionally and unconditionally or disables trace unconditionally:

```
ENABLE TRACE
```

Turns trace on unconditionally during subsequent emulations.

```
ENABLE TRACE CONDITIONALLY [NOW {ON {OFF}}]
```

Trace will be turned on whenever the register matches and turned off whenever the OFFTRACE register matches.

NOW ON indicates that trace is turned on for the beginning of the next emulation; NOW OFF indicates it is off; if neither is present the trace is left in its current state.

```
DISABLE TRACE
```

Turns trace off unconditionally during subsequent emulations.

The trace display command allows the user to examine collected trace data displayed in one of two modes: as “raw” data or disassembled with instructions appearing as 8086 assembler mnemonics.

Instructions in the trace buffer are counted by occurrences of queue status indicating “first instruction byte out of queue” (i.e., QS0=1 and QS1=0). Since the 8086 defines instruction prefix bytes as well as the first non-prefix byte as “first instruction bytes”, an 8086 instruction with one prefix byte counts as two instructions when using the MOVE or PRINT commands. However, if a PRINT command prints the requested number of instructions and ends up after a prefix byte but before the non-prefix instruction, it completes printing the entire non-prefix instruction. When the user switches from frames to instructions mode, if the buffer pointer is not at the oldest or newest frame, then the pointer is moved to a “first byte out of queue” frame if it is not already pointing at one before beginning to MOVE or PRINT the requested number of instructions.

**Trace Display Mode**

The trace display mode controls the type of an entry to be displayed or located in the trace buffer. An entry can be a frame or an instruction. The initial trace display mode is INSTRUCTION. To set the trace display mode, use one of the following commands.

```
TRACE = FRAME
TRACE = INSTRUCTION
```

To display an entry from the buffer, move the pointer to the desired entry and enter a PRINT command. However, it is not necessary to move the pointer if you use a PRINT ALL or PRINT-decimal command.

**Moving the Buffer Pointer**

The pointer movement commands are MOVE, OLDEST, and NEWEST.

The command OLDEST (followed by carriage return) moves the pointer to the top of the buffer, in any trace display mode. The NEWEST command moves the pointer to the bottom of the buffer (i.e., after the last instruction or frame). “Top” refers to the oldest trace data, “bottom” refers to the newest trace data.

The MOVE command has the following form:

```
MOVE [ [+ :: - ] decimal ]
```
The meta-term *decimal* means any numeric quantity; if no explicit input-radix is given, the ICE-86A emulator assumes decimal radix. The value of *decimal* is the number of entries between the current pointer position and the desired position. Movement in a plus (+) direction is toward the bottom (newest point) of the buffer; if neither (+) nor (−) is entered, a forward movement is assumed as the default. Movement in a minus (−) direction is toward the top (oldest point) of the buffer. The size of the move does not count the entry under the pointer when the MOVE command is given.

For example, assuming FRAME mode, if the pointer is pointing at frame 100 and you issue the command ‘MOVE 10’, the pointer is moved to point to frame 110. Under the same initial conditions, if you issue the command ‘MOVE −10’, the pointer is moved to point to frame 90. If *decimal-number* is larger than the number of entries between the current pointer location and the bottom (for ‘+’) or top (for ‘−’), the pointer is moved only to the bottom or top, respectively. In short, you cannot move the pointer outside the range of buffer locations.

If the MOVE command has no number following it, ‘MOVE 1’ is executed.

The trace display mode in effect controls the size of each move. Under FRAME mode, the command MOVE 10 moves down ten frames; under instruction, the same command moves down ten instructions.

**Displaying Trace Data**

The PRINT command displays one or more entries from the buffer. This command has the form:

```
```

With (+) or no sign, *decimal* entries lower (toward the bottom) than the current pointer position are displayed. With (−), *decimal* entries above (toward the top) the current pointer position are displayed. The command PRINT without a *decimal* modifier is equivalent to PRINT 1 (one entry is displayed).

The PRINT command displays the number of entries requested, then moves the pointer to point to the next entry just past the last one displayed. As an illustration, the commands:

```
OLDEST
PRINT 10
PRINT 10
```

are equivalent to the commands

```
OLDEST
PRINT 20
```

The command PRINT ALL displays the entire trace buffer; PRINT ALL is equivalent to the commands:

```
OLDEST
PRINT 1022
```

**Trace Data Display Restrictions.** Trace data does not contain byte reads from absolute memory locations 08H through 0BH during Single Step Emulation. Reads from these locations are masked out of the trace buffer during Single Step Mode because, when single-stepping, emulation is halted via Interrupt 2; and absolute
locations 08H through 0BH contain the NMI Vector for Interrupt 2. Thus, during Single Step Emulation, the ICE-86A emulator must access locations 08H through 0BH to enter and exit emulation. The ICE-86A software masks any reads from these locations so the system data will not take up room in the trace buffer. Consequently, user code which reads from these locations will also be masked from the trace buffer during Single Step Mode.

**TRACE Display Formats**

**Display of Trace Data in Frames Mode**

The display has one frame per line. The header at the top of display has the following format (one line of display shown also):

<table>
<thead>
<tr>
<th>FRAME</th>
<th>ADDR</th>
<th>BHE/</th>
<th>STS</th>
<th>QSTS</th>
<th>QDEPTH</th>
<th>DMUX</th>
<th>MARK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000:</td>
<td>0002CH</td>
<td>0</td>
<td>F</td>
<td>N</td>
<td>0</td>
<td>A</td>
<td>0</td>
</tr>
</tbody>
</table>

How to interpret the Frames mode display:

**Header entry**  **Meaning**

**FRAME** Frame number; decimal number from 0000 to 1022. The colon separates the frame number from the next entry (ADDR).

**ADDR** The 20-bit address in Hexadecimal radix (five digits plus suffix H) when DMUX = A (address frame). When DMUX = D (data frame), the last 4 digits (16 bits) of this number are data, and the first digit is status: S6, S5, S4, S3 (MSB to LSB). Bits S4 and S3 are the segment register used in effective address calculation:

<table>
<thead>
<tr>
<th>S4</th>
<th>S3</th>
<th>Segment Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>ES</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>SS</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>CS or none</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>DS</td>
</tr>
</tbody>
</table>

**BHE/** Not Byte High Enable (displays “0” if high byte enabled, or “1” if not—note reverse logic as on 8086 pin).

**STS** A one-character display of processor action, as follows:

- A Interrupt Acknowledge
- F Instruction Fetch
- H Halt
- I Input
- O Output
- R Read (Memory)
- W Write (Memory)
- ? Passive State

STS is valid on ADDR and DATA frames only (DMUX = A or D).

**QSTS** Queue status; a one-character display, as follows:

- E Empty the queue
- F First byte of opcode executed out of queue
- N Nothing coming out of queue
- S Subsequent byte of opcode executed out of queue
Emulation and Trace Control Commands

QDEPTH

Number of bytes in queue (decimal number). Valid on ADDR frames only (DMUX = A).

DMUX

Type of frame; a one-character display as follows:

A  Address
D  Data
Q  Queue
S  Stop emulation

MARK

Displays a "1" if trace was turned off, then on again just before this frame (using tracepoint registers); otherwise displays "0".

Display of Trace Data in Instructions Mode

The display shows the disassembled instruction mnemonic and any operands, and any succeeding cycles. Each instruction combines several frames of trace data. Machine cycles after the instruction fetch are displayed four cycles per display line, using as many lines as necessary.

First, we discuss the header and the instruction display. Display of cycles is discussed later on. The headers apply to the first line of the display entry—the line with the frame numbers. The Instructions mode header has the following format (two instructions are also shown):

<table>
<thead>
<tr>
<th>FRAME</th>
<th>ADDR</th>
<th>PREFIX</th>
<th>MNEMONIC</th>
<th>OPERANDS</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0006:</td>
<td>000E7H</td>
<td></td>
<td>DEC</td>
<td>CL</td>
<td></td>
</tr>
<tr>
<td>0010:</td>
<td>000E9H</td>
<td></td>
<td>MOV</td>
<td>WORD PTR [0101H],BX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>00101H-W- 2CH-DS</td>
<td></td>
<td>00102H-W- 00H-DS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Header entry Meaning**

FRAME
The (decimal) number of the frame where the first byte (or prefix) of the instruction came out of the 8086 execution queue.

ADDR
Address of first byte (or prefix) of instruction; 20-bit number in Hexadecimal radix (five Hex digits plus suffix H).

PREFIX
Prefix other than segment-override (LOCK, REPE, REPNE) if specified in assembly language, else blank.

MNEMONIC
MCS-86 assembler mnemonic for the instruction.

OPERANDS
Zero, one, or two operands separated by commas. The formats for the operand fields are discussed below.

COMMENTS
The word ";SHORT" for a JMP or CALL instruction to an address within the same segment of field bytes that contains the instruction’s address, or the word ";LONG" for a branch to a different segment, or the characters ";?" for an opcode value that does not correspond to a valid instruction.

Operand Fields

1. Registers: the iAPX-86 register identifiers are displayed:

   RAL, RAH, RBL, RBH, RCL, RCX, RDL, RDH, RAX, RBX, RCX, RDX
Example (comments field omitted):

<table>
<thead>
<tr>
<th>FRAME ADDR</th>
<th>PREFIX</th>
<th>MNEMONIC</th>
<th>OPERANDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0003:</td>
<td>00206H</td>
<td>MOV</td>
<td>AL, BYTE PTR [0000H]</td>
</tr>
<tr>
<td></td>
<td>00200H-R</td>
<td>34H-DS</td>
<td></td>
</tr>
</tbody>
</table>

2. Memory operands have the following display format:

```
[ ] [ , ] [ ] [ , ] [ , ] [ , ]
```

Example: the display ES:BYTE PTR [BX] [SI] [+01H] represents the operand
BYTE ES:(BX + SI + 1)

More examples showing memory operand display.

<table>
<thead>
<tr>
<th>FRAME ADDR</th>
<th>PREFIX</th>
<th>MNEMONIC</th>
<th>OPERANDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000:</td>
<td>FF380H</td>
<td>ADD</td>
<td>ES: BYTE PTR [BX] [SI], AL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0025:</td>
<td>FF480H</td>
<td>ADD</td>
<td>ES: BYTE PTR [BX] [SI] [+01H], AL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0050:</td>
<td>FF580H</td>
<td>MOV</td>
<td>AL, BYTE PTR [0001H]</td>
</tr>
</tbody>
</table>

Notes on the memory operand format:

• The first field is the segment register field. It is only displayed if the
  instruction has a segment-override prefix.

• In the second field, an entry "? PTR" means that the type of the pointer
  cannot be determined from the context.
  Example: LEA AX,? PTR [34A0H]

• The base register (BX, BP) and index register (SI, DI) fields are not
  displayed for direct memory operands. When these fields are displayed,
  they are enclosed in brackets (shown as '[' and ']' in the format given
  earlier).

• The last field is either a 16-bit unsigned (word) number, or a signed 8-bit
  (byte) number. The entry is displayed enclosed in brackets.

• At least one of the last three fields (base register, index register, number) is
  displayed for any memory operand.

3. Immediate data is displayed as a byte or word number, without brackets.

Example:

<table>
<thead>
<tr>
<th>FRAME ADDR</th>
<th>Prefix</th>
<th>MNEMONIC</th>
<th>OPERANDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0932:</td>
<td>FF391H</td>
<td>TEST</td>
<td>AL, 07H</td>
</tr>
</tbody>
</table>

4. Labels for the JUMP and CALL instructions:

• Within 128 bytes of current address—$ ± xxH
  Example:
  0934: FF393H JE $-06H

• Within same 64K segment as current address—$ + xxxxH
  Example:
  0000: FF000H JMP $+1005H

• To a different segment—base:displacement
  Example:
  0978: FFFF0H JMP FF00:0096H

Note: the first two labels represent "SHORT" (intra-segment) branches, the third is
a "LONG" (inter-segment) branch.
Display of Cycles in Instruction Mode. After the instruction mnemonic and operands are displayed, the display shows succeeding cycles performed by the current instruction. Four cycles are shown per line of display; the display uses as many lines as needed to show all cycles.

The general format for cycles display is:

\[
\text{address-status-data-segment}
\]

Examples:

- **Read/Write**:
  - 12345H-R- 34H-DS (8-bit read of data 34H from address 12345H using DS)
  - 45100H-W-7000H-SS (16-bit write of data 7000H to address 45100H using SS)

- **Input/Output**: (no segment register; 16-bit address)
  - FF00H-I-01H (8-bit input of data 01H from port FF00H)
  - FFD AH-O-1234H (16-bit output of data 1234H to port FFD AH)

- **Interrupt Acknowledge**: no address field, “A” for “acknowledge” status, 8-bit interrupt type.

Example:

<table>
<thead>
<tr>
<th>FRAME</th>
<th>ADDR</th>
<th>PREFIX</th>
<th>MNEMONIC</th>
<th>OPERANDS</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0980</td>
<td>FF391H</td>
<td>TEST</td>
<td>AL,07H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0982</td>
<td>FF393H</td>
<td>JE</td>
<td>$-06H</td>
<td>; SHORT</td>
<td></td>
</tr>
<tr>
<td>0990</td>
<td>FF38DH</td>
<td>MOV</td>
<td>DX,FFEAH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0996</td>
<td>FF390H</td>
<td>IN</td>
<td>AL,DX</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FFEAH-I-00H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>A-FFH</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>A-FFH</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that:

a. The I cycle is part of the IN instruction; the rest of the cycles are the interrupt.

b. The “A” cycle is traced twice; ignore the first one.

c. Interrupt is type OFFH

d. The five cycles after the “A” cycle are as follows:
   - Read IP of interrupt vector
   - Read CS of interrupt vector
   - Write flags to stack
   - Write old CS to stack
   - Write old IP to stack

- **Fetch** cycles do not appear as cycles; they are used to display the opcode mnemonic and operands.

- **Halt** cycles never appear as cycles; they appear as the mnemonic HLT.

Gaps in Trace in Instruction Mode. In Instruction mode, a gap in trace data is shown as three asterisks (**`). A gap in trace is produced by tracepoints or by buffer overflow.

A gap in trace data also is reflected by a MARK = 1 in Frames mode.
Extended Example of Trace Displays

The following example (from SDK-86 Monitor) shows most of the features of trace displays discussed in this section:

| ONTRACE=FF00:96  |
| OFFTRACE=FFFF:0  |
| OFFT=FFFF0H A,I,O,H,F,R,W |
| ENABLE TRACE CONDITIONALLY NOW ON |
| GO TILL FF00:9E EXECUTED |
| EMULATION BEGUN |
| EMULATION TERMINATED, CS:IP=FF00:00A1H |

*BUF=03FDH

*A,I,O,H,F,R,W

---

**FRAME** | **ADDR** | **PREFIX** | **MENOMIC** | **OPERANDS** | **COMMENTS**
--- | --- | --- | --- | --- | ---
0928: | FF390H | FF390H | FF390H | FF390H | FF390H |
0932: | FF391H | FF391H | TEST | AL,07H | |
0934: | FF393H | FF393H | JE | $-06H | SHORT |
0942: | FF38DH | FF38DH | MOV | DX,FFEAH | |
0948: | FF390H | FF390H | IN | AL,DX | |
0952: | FF391H | FF391H | TEST | AL,07H | |
0954: | FF393H | FF393H | JE | $-06H | SHORT |
0962: | FF38DH | FF38DH | MOV | DX,FFEAH | |
0968: | FF390H | FF390H | IN | AL,DX | |
0972: | FF391H | FF391H | TEST | AL,07H | |
0974: | FF393H | FF393H | JE | $-06H | SHORT |
0982: | FF38DH | FF38DH | MOV | DX,FFEAH | |
0988: | FF390H | FF390H | IN | AL,DX | |
0992: | FF391H | FF391H | TEST | AL,07H | |
0994: | FF393H | FF393H | JE | $-06H | SHORT |

1004: | FF098H | FF098H | MOV | SS,WORD PTR [0092H] | |
1008: | FF092H-R-0007H-CS |
1012: | FF09CH | FF09CH | MOV | SP,0050H | |
1015: | FF09FH | FF09FH | MOV | BP,SP | |

**FRAME** | **ADDR** | **BHE/STS** | **QSTS** | **QDEPTH** | **DMUX** | **MARK**
--- | --- | --- | --- | --- | --- | ---
0996: | BF38BH | 0 | 0 | 0 | 0 | 0 |
0997: | FFFF0H | 0 | F | N | 0 | A | 0 |
0998: | 22EFAH | 0 | F | N | 0 | A | 0 |
0999: | FF098H | 0 | F | N | 0 | A | 0 |
1000: | 2168EH | 0 | F | F | 0 | A | 0 |
1001: | 2168EH | 0 | F | F | 0 | A | 0 |
1002: | 2188EH | 0 | F | F | 0 | A | 0 |
1003: | 2188AH | 0 | F | F | 0 | A | 0 |
1004: | 20092H | 0 | F | F | 0 | A | 0 |
1005: | 20092H | 0 | F | F | 0 | A | 0 |
1006: | FF09CH | 0 | F | F | 0 | A | 0 |
1007: | 250BCH | 0 | F | F | 0 | A | 0 |
1008: | 250BCH | 0 | F | F | 0 | A | 0 |
1009: | FF092H | 0 | F | F | 0 | A | 0 |
1010: | 20007H | 0 | F | F | 0 | A | 0 |
1011: | FF09EH | 0 | F | F | 0 | A | 0 |
1012: | 26B00H | 0 | F | F | 0 | A | 0 |
1013: | FFOA0H | 0 | F | F | 0 | A | 0 |
<table>
<thead>
<tr>
<th>Code</th>
<th>Value</th>
<th>Function</th>
<th>Count</th>
<th>Result</th>
<th>Code</th>
<th>Value</th>
<th>Function</th>
<th>Count</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014</td>
<td>22EECH</td>
<td>F</td>
<td>S</td>
<td>2</td>
<td>Q</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1015</td>
<td>22EECH</td>
<td>F</td>
<td>F</td>
<td>2</td>
<td>D</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1016</td>
<td>FF0A2H</td>
<td>F</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1017</td>
<td>21E8EH</td>
<td>F</td>
<td>S</td>
<td>2</td>
<td>Q</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1018</td>
<td>21E8EH</td>
<td>F</td>
<td>N</td>
<td>3</td>
<td>D</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1019</td>
<td>FF0A4H</td>
<td>F</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1020</td>
<td>2094H</td>
<td>F</td>
<td>N</td>
<td>5</td>
<td>D</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
ICE-86A Emulation and Trace Control Commands

Set TRACE Display Mode Command

\[
\text{TRACE} = \begin{cases} \text{FRAME} \\ \text{INSTRUCTION} \end{cases}
\]

Examples:

\[
\begin{align*}
\text{TRACE} &= \text{FRAME} \\
\text{TRACE} &= \text{INSTRUCTION}
\end{align*}
\]

TRACE A command keyword indicating that the mode of display for trace data is to be set.

FRAME A function keyword indicating that data in the trace buffer is to be displayed frame by frame.

INSTRUCTION A function keyword indicating that data in the trace buffer is to be displayed by instruction. Each instruction is equivalent to one or more machine cycles.

In the FRAME mode, trace data is displayed one frame per line, with fields for frame number, address/data, bus status, queue status, queue depth, type of frame (address, data or queue) and start/stop trace marker.

In the INSTRUCTION mode, trace is disassembled with instructions appearing as 8086 assembler mnemonics. All other cycle data other than instruction fetches, the address, status and data of the cycle are displayed. Memory fetches into the execution queue and queue activity are not shown explicitly. Instead, they are used to find the instruction bytes that were executed when the instruction is taken from the queue. Whenever it is impossible to disassemble frames, immediately before or after a frame with the START/STOP trace marker set, the gap is indicated by a line containing three asterisks ("***"). In either mode, status appears as "F", "R", "W", "I", "O", "H", or "A" corresponding to the match status(es) set in the tracepoint register, and addresses are displayed as 20-bit numbers is the displacement of the address from that base.


ENABLE/DISABLE TRACE Command

\[
\begin{align*}
\text{ENABLE} & \quad \text{DISABLE} & \quad \text{TRACE} & \quad \text{CONDITIONALLY} & \quad \text{NOW ON} & \quad \text{NOW OFF}
\end{align*}
\]

Examples:

- ENABLE TRACE
- ENABLE TRACE CONDITIONALLY
- ENABLE TRACE CONDITIONALLY NOW ON
- ENABLE TRACE CONDITIONALLY NOW OFF
- DISABLE TRACE

ENABLE      A command keyword that causes trace data collection to be conditionally or unconditionally enabled.
DISABLE     A command keyword that causes trace data collection to be disabled.
CONDITIONALLY A command modifier that specifies that trace will be turned on whenever the ONTRACE register matches and turned off whenever the OFFTRACE register matches.
NOW ON      Indicates that trace is turned on for the beginning of the next emulation (see Note).
NOW OFF     Indicates that trace is turned off for the beginning of the next emulation (see Note).
TRACE       Command modifier denoting that trace is to be enabled/disabled.

NOTES

If ENABLE TRACE CONDITIONALLY, the tracepoints will inadvertently match and turn trace on or off when entering emulation if the tracepoint is set to match on a Fetch at address 00008 or 00009, and when exiting emulation if the tracepoint is set to match on a Read at address 00008 or 00009. Conditional trace should not be setup ONTRACE/OFFTRACE tracepoints at memory locations 00008 or 00009, as the ICE-86A emulator uses these two memory locations when emulation is broken.

If neither NOW ON or NOW OFF is selected (i.e., ENABLE TRACE CONDITIONALLY), trace is left in its current state.

Upon normal termination of code execution with string operations, the ICE-86A emulator appears to hang (no prompt) immediately after display of CS:IP. It may take up to 40 seconds for the prompt to appear. No such hanging occurs when trace collection is disabled. The cause of this hanging is connected to the repetitive nature of string operations and the size of the trace buffer. The maximum 1021 allowed frames of trace information in the trace buffer can easily be surpassed when collecting trace information during execution of string instructions. The original opcode fetch of the string instruction is beyond the 1021 frames of trace information. Trace collection and CPU operation are out of sync. The trace buffer may be full, but there is no trace. This is the normal trace operation for string operations.
Display TRACE Command

TRACE

Example:

TRACE

TRACE

A command keyword that, if entered from the keyboard as a single token, causes the current TRACE mode (FRA for FRAME or INS for INSTRUCTIONS) to be displayed.

NOTES

Execution breakpoints are complicated by the need to trace the 8086 queue operations, and thus do not guarantee that execution will be terminated immediately after the specified instruction. The ICE emulator may slip past the breakpoint instruction and stop at the next instruction. This slippage is dependent on the current depth of the queue when the breakpoint instruction requires only two clock cycles for execution. Due to the complexity of the breakpoints and exact timing uncertainties, the ICE emulator will not detect this slip. The user may determine that the slippage has occurred by examining the trace data and comparing the next-to-last instructions executed to the potential break conditions.

Trace data does not display byte reads of absolute memory locations 08H through 0BH following single-step execution. Absolute memory locations 08H through 0BH contain the NMI vector for Interrupt 2. During single-step mode, which is the execution of single instructions halted via an Interrupt 2, the ICE-86 emulator accesses locations 08H and 09H to enter and exit emulation. The ICE software masks these reads out to conserve space in the trace buffer. The software does not distinguish between ICE emulator reads and user reads of these locations. As a result, user code reading these locations during the single-step mode is also masked out. The instructions are executed but do not appear in the trace data.
MOVE, OLDEST, and NEWEST Commands

MOVE [[ + ::-]decimal]
OLDEST
NEWEST

Example:

MOVE
MOVE +6
MOVE -11
OLDEST
NEWEST

MOVE

A command keyword that moves the buffer pointer one or more entries forward (toward the most recent entries) or backward (toward the earliest entries). An entry is a frame or instruction, depending on the TRACE mode in effect.

+ A unary operator specifying a forward movement. Plus is the default.

- A unary operator specifying a backward movement.

decimal A number, evaluated in decimal radix (if no explicit suffix is given), that gives the number of entries to be included in the MOVE.

OLDEST A command keyword that moves the pointer to the earliest entry in the buffer.

NEWEST A command keyword that moves the pointer to the latest entry in the buffer.
PRINT Command

PRINT \{ ALL \} \{ [+ : - ] decimal \}

Example:

PRINT
PRINT ALL
PRINT +5
PRINT 5
PRINT -10

PRINT A command keyword calling for a display of one or more entries from the trace data buffer. The entries are displayed as frames or instructions, depending on the current trace mode.

ALL A function keyword indicating that the entire trace buffer contents are to be displayed.

+ A unary operator directing the display of decimal entries below (entered later than) the current buffer pointer location. See DISCUSSION for details. Plus is the default.

- A unary operator directing the display of decimal-number entries above (entered earlier than) the current buffer pointer location. See DISCUSSION for details.

decimal A numeric constant, evaluated in decimal suffix, giving the number of entries to be displayed.

6-39
Chapter 7 contains discussions, examples, and syntax summaries for each of the ICE-86A interrogation and utility commands.

The following brief outline of Chapter 7 shows how the interrogation and utility commands have been classified.

**Utility Commands Involving ISIS-II**
- ICE86 Command
- EXIT Command
- LOAD Command
- SAVE Command
- LIST Command

**Number Bases and Radix Commands**
- Set or Display Console Input Radix Commands
- Set or Display Console Output Radix Commands

**Hardware Register Commands**
- Set Register Command
- RESET HARDWARE Command
- Set or Display RQ/GT Command
- Display BUS Command

**Memory Mapping Commands**
- MAP DISK Command
- MAP INTELLEC Command
- Set MAP Status Command
- Display MAP Status Command
- RESET MAP Command

**Set Memory and Port Content Commands**
- Set Memory Command
- Set Input/Output Port Command

**Symbol Table and Statement Number Table Commands**
- DEFINE Symbol Command
- Display Symbols Command
- Display Statement Numbers Command
- Display Modules Command
- Change Symbol Command
- REMOVE Symbols Command
- REMOVE Modules Command
- TYPE Command
- Set DOMAIN Command
- ENABLE/DISABLE SYMBOLICALLY Command
Display Commands

- Display Processor and Status Registers Command
- Decode CAUSE Command
- Display Memory Command
- Disassembly Command
- Display I/O Command
- Display STACK Command
- Display Boolean Command
- Display NESTING Command
- Evaluate Command

Utility Commands Involving ISIS-II

The Intel Systems Implementation Supervisor (ISIS-II) is the diskette operating system for the Intellec Microcomputer Development System. The ICE-86A emulator runs under ISIS-II control and can call upon ISIS-II for file management function.

The following commands are included in this section:

<table>
<thead>
<tr>
<th>Command</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICE86</td>
<td>Load ICE-86A program from diskette.</td>
</tr>
<tr>
<td>EXIT</td>
<td>Return control to ISIS-II.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Load user program into memory accessed by the ICE-86A emulator.</td>
</tr>
<tr>
<td>SAVE</td>
<td>Copy user program from memory onto diskette.</td>
</tr>
<tr>
<td>LIST</td>
<td>Copy ICE-86A emulation output to printer or file.</td>
</tr>
</tbody>
</table>

Discussion

ICE-86A commands can use ISIS-II pathnames to direct ISIS-II to a desired disk file or other output device.

For disk files, the format of pathname is as follows.

:drive:filename

The entry :drive: stands for one of the references to ISIS disk drives, in the form:

:Fn: where \( n \) is the drive number from 0-9.

Refer to the ISIS-II User's Guide for the various configurations allowed for different kinds of disk drives.

The entry filename must follow the second colon (after drive) without any intervening spaces. A filename has the following components.

identifier [extension]

The entry identifier is a name assigned by the user, and is made up of one to six alphanumeric characters. The extension is an optional part of the filename, consisting of one to three alphanumeric characters preceded by a single period. The extension must be used if it is present in the directory listing of the file on the diskette. If used, the extension follows the identifier without any spaces. Some extensions (e.g., .BAK) are assigned by system processors; others can be assigned at the desire of the user. An extension provides a second level of file identification; it can be used to identify different versions of the same program, or to give supplemental information about the file (e.g., author, data, version).
Fully compiled or assembled programs ready to run (emulate) do not have system-assigned extensions, although they may have extensions assigned by the user.

For devices other than disk files, the format of *pathname* is as follows:

:device:

The following devices are commonly accessed in ICE-86A commands:

:Device: Output Device
:LP: Line printer
:HP: High-speed tape punch
:TO: Teletypewriter printer
:CO: Console display

For more information on ISIS-II filenames and device codes, refer to the *ISIS-II System User's Guide*.

The ICE86 command, entered after an ISIS-II prompt, directs ISIS-II to load the ICE-86A program from the specified diskette drive into a reserved area in Intellec memory. The ICE-86A emulator begins operation as soon as it is loaded, initializing its hardware and program variables, and signaling readiness to accept ICE-86A commands by displaying an asterisk prompt.

The EXIT command ends the emulation session and returns control to ISIS-II. The command issues a hardware reset before exiting.

The LOAD command loads the object code from the named file and drive into the areas of memory specified by the memory map. Modules are loaded in the order of their appearance in the source file. The modules' names, symbols, and statement numbers are placed in reserved areas of Intellec memory. Symbols and statement numbers are grouped into tables by module in the order in which they appear. Both a base value and a displacement value are loaded for all symbols and statement numbers. Any symbol that has no type information is given no type specification in the symbol table.

If NOCODE is included, the program code is omitted from the load, e.g., it is already in ROM. If NOLINE is included, the program statement number table is not loaded. If NOSYMBOL is included, the program symbol table is not loaded. Any combination of one, two, or three of these modifiers may be included, although the command with all three modifiers represents a "null" command.

The command can include one or more modifiers to control what is to be loaded. NOCODE, NOSYMBOL, and NOLINE can be followed by the SELECTING modifier. The SELECTING modifier is intended to aid those users who are unable to fit their entire symbol table in memory. The user is allowed to specify which modules' symbols are to be loaded. The SELECTING keyword must be followed by a module-name, one or more module-ranges (module-name TO module-name), or one or more module-ranges followed by a module-name. When a module-name is given, the ICE-86A emulator begins loading symbol information (symbol names, addresses, and type specifications) when it reads from this module, and continues until end of file. When a module range is given, the ICE-86A emulator begins...
loading symbol information when it reads from the first module in the range, and
continues through the last module in the range. A warning is issued if the ICE-86A
emulator reads an end-of-file before encountering the end of a range. The
SELECTING modifier does not affect the loading of object code.

The SAVE command copies the user program currently loaded from memory onto
the specified file and drive. If the diskette installed on the given drive does not have
the named file in its directory, ISIS-II creates the file and opens it for write. If the
named file does exist on the diskette, the file is overwritten and the previous contents
are lost. If no explicit drive number is given, drive 0 is assumed.

The command can include one or more modifiers to control what is to be saved. If
NOSYMBOL is included, the symbol table is not copied from memory to diskette. If
NOLINE is included, the statement number table (for PL/M-86 programs) is not
saved. The modifiers NOCODE and partition are mutually exclusive: if one is used,
the other may not be included. If NOCODE is included, the program object code is
not copied to diskette. If partitions are included, only the code stored in the memory
addresses in the partitions (ranges of addresses) are saved. If neither NOCODE nor
Partition appears in the command, any code between the lower and highest
addresses in each 1K segment that has been previously loaded is saved. If no code
has been loaded, no code is saved. When more than one modifier is used, separate
them with spaces. No modifier may be used twice in the same SAVE command. The
SAVE operation does not alter the program code, symbol table, or statement
number table in memory.

The LIST command saves a record of the emulation session, including high-volume
data such as trace data, on a hard-copy device or on a diskette file in addition to
sending it to the console. Only one device or file other than the console can be
specified (active) at a given time.

The initial device is :CO:; output to the console. Other devices that can be specified
are a line printer (:LP:), high-speed paper tape punch (:HP:), and teletypewriter
printer (:TO:).

Instead of a hard-copy device, a diskette file can be specified. If the output is to a
diskette file, the file is opened when the LIST command is invoked, and output is
stored from the beginning of the file, writing over any existing data. Specifying a
new file or device in a later LIST command closes any existing open file and avoids
over-writing any more data. Specifying the same file in a later LIST causes the delete
of the file and starting over.

When LIST is in effect (with a device or file other than :CO:), all output from the
ICE-86A emulator, including system prompts, commands, and error messages, is
sent both to the named device or file and to the console display. To restore output to
the console only (no other device), use the command LIST :CO:
ICE86 Command

[:drive:]ICE86 [WORKFILES(:alt. drive:)]

Example:

:F1:ICE86
:F1:ICE86 WORKFILES(:F2:)

:drive: The number of the diskette drive containing the ICE-86A software diskette. The number is preceded by the letter F and enclosed in colons. This drive is also the default drive for the ICE temporary workfile.

ICE86 The name of the ICE-86A program file under ISIS-II. The filename follows the second colon without any intervening spaces.

WORKFILES Control keyword specifying that an alternate disk drive is to be used for the ICE temporary workfile.

:alt. drive: The number of the diskette drive containing the diskette where the temporary workfile is to be stored. The number is preceded by the letter F and enclosed in colons.

NOTE

Inspect the diskette containing the ICE-86A program prior to loading into the diskette drive. If the WORKFILES control is specified, the diskette containing the ICE-86A program may be write protected. If the WORKFILES control is not specified, the diskette containing the ICE-86A program must not be write protected or an ISIS ERR24 (write protect) will result. Ensure that the diskette has a write-enable tab covering the write protect slot on the square plastic diskette housing.
EXIT Command

EXIT

Example:

EXIT

EXIT

A command keyword that returns control from the ICE-86A emulator to ISIS-II. The command issues a hardware reset before exiting, and leaves the file used for DISK-mapped memory intact.
LOAD Command

LOAD[:drive:]filename \{ NOCODE NOSYMBOL NOLINE \} ...[SELECTING module-partition [, module-partition]...]

module-partition = \{ module-name module-name TO module-name \}

Examples:

LOAD :FO:TEST.VR1
LOAD :F1:MYPROG NOLINE
LOAD :F2:COUNT. ONE NOCODE NOLINE
LOAD :F3:NEWCOD NOSYMBOL
LOAD :F0:TEST.VRI SELECTING ONE TO FIVE, SEVEN

LOAD A command keyword that loads the software on the given file and drive into the combination of prototype and Intellec memory specified by a previous MAP command.

:drive: The diskette drive (:FO:, :F1:, :F2:, or :F3:) that contains the target file. If no drive is given, :FO: (drive 0) is the default.

filename The name of the desired program as compiled or assembled, linked, and located. The filename follows the second colon with no intervening spaces.

NOCODE A modifier specifying that program code is not to be loaded.

NOSYMBOL A modifier specifying that the program symbol table is not to be loaded.

NOLINE A modifier specifying that the program line number table (for PL/M-86 programs) is not to be loaded.

SELECTING A modifier that denotes that a range of modules whose symbols are to be loaded is to follow.

module-name A sequence of continuous alphanumeric characters that references a program module.

TO A connector that denotes that a module name is to follow that defines the end of a range of modules.

NOTE
In this command, module-name is not preceded by two periods as it is in other cases.

When compiling, linking and locating PL/M-86 programs on a Series III 8086 based development system (as opposed to running under ISIS-II on an 8085) the NOIC option must be used on the LOCATE command line. Otherwise, the LOCATE program produces a block of initialization code which is understood by the Series III monitor but not by the ICE-86A emulator. This initialization code will prevent ICE-86A from LOADing the program.
SAVE Command

```
SAVE [:drive:]filename NOCODE [NOSYMBOL NOLINE ][partition,partition]
```

Examples:

```
SAVE :F1:TEST
SAVE :F0:MYPROG 0800 TO 0FFF NOLINE
SAVE :F2:COUNT.TWO NOLINE NOSYMBOL
SAVE :F3:NEWSYM NOCODE NOLINE
SAVE :F1:TEST #1 TO #50..SUBR #1 TO ..SUBR #20
```

SAVE    The command keyword that directs the ICE-86A emulator to write
         the designated software elements to the indicated file and drive.

:drive: The diskette drive (:F0:, :F1:, :F2:, :F3:) holding the diskette that is
         to contain the saved software. If no explicit drive number is given,
         drive 0 is the default.

filename The name of the file that is to receive the saved information. The
         name of the file, including the extension if present, must follow the
         rules for naming files under ISIS-II. The filename immediately
         follows the second colon. If the filename does not exist on the
         designated diskette, ISIS-II creates the file and opens it for write. If
         it does exist, the current file is destroyed.

NOCODE  A modifier specifying that program code is not to be saved.

partition A construct specifying a range of one or more contiguous locations
            in memory; the contents of the specified locations are saved, but
            code in other locations is not copied.

NOSYMBOL A modifier specifying that the symbol table is not to be saved to
            diskette.

NOLINE   A modifier specifying that the line number table (for PL/M-86
            programs) is not to be saved.
LIST Command

\[
\text{LIST} \{ :device: \} \\
\{ :drive: \} \text{name}\]

Examples:

- LIST :LP:
- LIST :CO:
- LIST :F1:ICEFIL

\text{LIST} \quad \text{The command keyword directing all ICE-86A output to be sent to the specified device or file, and to the console.}

\text{:device:} \quad \text{An ISIS-II device code, indicating a hard-copy output device to receive the output.}

\text{:drive:} \quad \text{The diskette drive holding the diskette on which output is to be written. If no explicit drive is given, drive 0 is assumed.}

\text{name} \quad \text{The name of the file on the target diskette. The filename immediately follows the second colon without intervening spaces.}
Number Bases and Radix Commands

ICE-86A commands and displays involve several different number bases (*radixes*). This section describes the various radices used by the ICE-86A emulator and the commands used to control some of them. Most radices are set by the ICE-86A emulator and cannot be changed, but others are under your control:

This section gives details on the following commands:

<table>
<thead>
<tr>
<th>Command</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUFIX</td>
<td>Set or display console input radix.</td>
</tr>
<tr>
<td>BASE</td>
<td>Set or display console output radix.</td>
</tr>
</tbody>
</table>

Discussion

The commands given in detail in this section refer to the radices used for console input and console output.

Console Input Radixes: SUFIX Command

Any number entered from the console can include an *explicit* input radix. An explicit input radix consists of one of the following alphabet characters appended directly to the number as entered.

<table>
<thead>
<tr>
<th>Explicit Radix</th>
<th>Example</th>
<th>Radix Specified</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>1001Y</td>
<td>Binary (base 2)</td>
</tr>
<tr>
<td>Q, O</td>
<td>11Q</td>
<td>Octal (base 8)</td>
</tr>
<tr>
<td>T</td>
<td>9T</td>
<td>Decimal (base 10)</td>
</tr>
<tr>
<td>H</td>
<td>9H</td>
<td>Hexadecimal (base 16)</td>
</tr>
<tr>
<td>K</td>
<td>3K</td>
<td>Multiple of 1024 decimal</td>
</tr>
</tbody>
</table>

The *implicit* input radix is the base used by the ICE-86A emulator to interpret numbers entered from the console without an explicit radix.

To display the current implicit input radix, enter the command token SUFIX followed by a carriage return. The implicit input radix can be Y, Q, T, or H, as defined earlier. The initial implicit radix is hexadecimal.

You can change the implicit input radix by entering a command with the form `SUFFIX = suffix`, where *suffix* is any of the characters Y, Q, T, or H. This SUFIX command can be used where several numbers are to be entered in the same radix.

Note that K (multiple of 1024) cannot be specified as an explicit input radix.

For some kinds of entries from the console, the implicit input radix is always decimal (T). Entries with implicit decimal radix are:

- Numbers entered after MOVE and PRINT keywords.
- Program statement numbers.
- Value in COUNT command.
- Timeout value in RWTIMEOUT
- Segment numbers in MAP.
An explicit radix always takes precedence over the implicit radix. If the digits in the number entered cannot be interpreted in either the explicit or the implicit radix, an error message is displayed.

**Console Output Radixes: BASE Command**

Numeric information, such as memory and register contents, and data, is displayed in the current console output radix. The console output radix can be one of the following.

<table>
<thead>
<tr>
<th>Output Radix</th>
<th>Radix Specified</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>Binary</td>
</tr>
<tr>
<td>Q, O</td>
<td>Octal</td>
</tr>
<tr>
<td>T</td>
<td>Decimal</td>
</tr>
<tr>
<td>H</td>
<td>Hexadecimal</td>
</tr>
<tr>
<td>ASCII</td>
<td>ASCII character for each byte</td>
</tr>
</tbody>
</table>

The initial output radix is hexadecimal (H).

To display the current console output radix, enter the command token BASE followed by carriage return. The display consists of a single character, Y, Q, O, T, H, or A (for ASCII).

You can change the console output radix by entering a command with the form BASE = base, where base is one of the single characters Y, Q, O, T, or H, or the token ASCII. Once the radix is set with a BASE command, it stays in effect until another BASE command is entered.
Set or Display Console Input Radix Commands

SUFX

SUFX = Y::Q::O::T::H

Examples:

SUFX .

SUFX = Y

SUFX A command keyword referring to the implicit console input radix. The token SUFX alone displays the current setting (Y, Q, T, or H).

= The assignment operator, indicating that the new setting is to follow.

Y Binary radix.

Q, O Octal radix.

T Decimal radix.

H Hexadecimal radix.
Set or Display Console Output Radix Commands

BASE

BASE = Y::Q::O::T::H::ASCII

Examples:

BASE

BASE = Q

BASE

BASE = H

BASE

BASE = Y

BASE

BASE = T

BASE

BASE = O

BASE

BASE = ASCII

A command keyword referring to the system console output radix. The token BASE alone displays the current setting (Y, Q, T, H, or A).

The assignment operator, indicating that the new setting is to follow.

Binary radix.

Octal radix.

Decimal radix.

Hexadecimal radix.

Each byte represented by its corresponding ASCII character, without separators.
Hardware Register Commands

This section presents the keywords used in the ICE-86A emulator to refer to the following types of hardware registers and signals.

- 8086 Processor Register
- 8086 Status Flags
- ICE-86A Status Registers
- 8086 Pin Signals

The following commands that refer to hardware registers and signals are discussed in this section:

<table>
<thead>
<tr>
<th>Command</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set Register</td>
<td>Set (change) the contents of any of the writeable 8086 registers.</td>
</tr>
<tr>
<td>RESET HARDWARE</td>
<td>Reset ICE-86A hardware to initial state.</td>
</tr>
<tr>
<td>Set or Display RQGT</td>
<td>Specifies whether Request/Grant lines operate continuously or only during emulation time.</td>
</tr>
<tr>
<td>Display BUS Command</td>
<td>Displays current master of the system bus.</td>
</tr>
</tbody>
</table>

Discussion

Tables 7-1 through 7-6 show the tokens used to refer to any 8086 8-bit register, 16-bit register, or pin signal.

<table>
<thead>
<tr>
<th>Meta-term</th>
<th>Class of tokens</th>
</tr>
</thead>
<tbody>
<tr>
<td>general-register</td>
<td>16-bit and 8-bit work registers</td>
</tr>
<tr>
<td>pointer-register</td>
<td>16-bit pointer registers</td>
</tr>
<tr>
<td>index-register</td>
<td>16-bit index registers</td>
</tr>
<tr>
<td>segment-register</td>
<td>16-bit segment reference registers</td>
</tr>
<tr>
<td>status-register</td>
<td>8- and 16-bit status registers</td>
</tr>
<tr>
<td>pin-reference</td>
<td>8086 pin signals</td>
</tr>
<tr>
<td>flag-reference</td>
<td>8086 status flags</td>
</tr>
</tbody>
</table>

Table 7-1. 8086 General Registers

<table>
<thead>
<tr>
<th>reference</th>
<th>8086 Register and Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAX</td>
<td>16-bit Accumulator</td>
</tr>
<tr>
<td>RAH</td>
<td>High 8 bits of Accumulator</td>
</tr>
<tr>
<td>RAL</td>
<td>Low 8 bits of Accumulator</td>
</tr>
<tr>
<td>RBX</td>
<td>16-bit Base Register</td>
</tr>
<tr>
<td>RBH</td>
<td>High 8 bits of Base Register</td>
</tr>
<tr>
<td>RBL</td>
<td>Low 8 bits of Base Register</td>
</tr>
<tr>
<td>RCX</td>
<td>16-bit Count Register</td>
</tr>
<tr>
<td>RCH</td>
<td>High 8 bits of Count Register</td>
</tr>
<tr>
<td>RCL</td>
<td>Low 8 bits of Count Register</td>
</tr>
<tr>
<td>RDX</td>
<td>16-bit Data Register</td>
</tr>
<tr>
<td>RDH</td>
<td>High 8 bits of Data Register</td>
</tr>
<tr>
<td>RDL</td>
<td>Low 8 bits of Data Register</td>
</tr>
</tbody>
</table>
### Table 7-2. Pointer Registers

<table>
<thead>
<tr>
<th>reference</th>
<th>8086 Register and Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP</td>
<td>16-bit Stack Pointer</td>
</tr>
<tr>
<td>BP</td>
<td>16-bit Base Pointer</td>
</tr>
</tbody>
</table>

### Table 7-3. Index Registers

<table>
<thead>
<tr>
<th>reference</th>
<th>8086 Register and Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI</td>
<td>16-bit Source Index</td>
</tr>
<tr>
<td>DI</td>
<td>16-bit Destination Register</td>
</tr>
</tbody>
</table>

### Table 7-4. Segment Registers

<table>
<thead>
<tr>
<th>reference</th>
<th>8086 Register and Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>16-bit Code Segment Register</td>
</tr>
<tr>
<td>DS</td>
<td>16-bit Data Segment Register</td>
</tr>
<tr>
<td>SS</td>
<td>16-bit Stack Segment Register</td>
</tr>
<tr>
<td>ES</td>
<td>16-bit Extra Segment Register</td>
</tr>
</tbody>
</table>

### Table 7-5. Status Registers

<table>
<thead>
<tr>
<th>reference</th>
<th>Register and Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP</td>
<td>16-bit Instruction Pointer Register</td>
</tr>
<tr>
<td>RF</td>
<td>16-bit Flag Register</td>
</tr>
<tr>
<td>CAUSE (Read only)</td>
<td>8-bit Cause of last break in emulation</td>
</tr>
<tr>
<td>OPCODE (Read only)</td>
<td>8-bit Previous opcode executed</td>
</tr>
<tr>
<td>PIP (Read only)</td>
<td>16-bit Previous Instruction Pointer Register</td>
</tr>
<tr>
<td>TIMER (Read only)</td>
<td>Low 16 bits of emulation timer</td>
</tr>
<tr>
<td>HTIMER (Read only)</td>
<td>High 16 bit of emulation timer</td>
</tr>
<tr>
<td>BUFFERSIZE (Read only)</td>
<td>16-bit trace buffer size Register (Displayed in decimal only)</td>
</tr>
<tr>
<td>UPPER (Read only)</td>
<td>Highest available address in ICE-86A workspace</td>
</tr>
<tr>
<td>LOWER (Read only)</td>
<td>Lowest available address in ICE-86A workspace</td>
</tr>
</tbody>
</table>
Table 7-6. Pin References

<table>
<thead>
<tr>
<th>reference</th>
<th>8086 Pin (Read only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDY</td>
<td>READY</td>
</tr>
<tr>
<td>NMI</td>
<td>NMI</td>
</tr>
<tr>
<td>TEST</td>
<td>TEST</td>
</tr>
<tr>
<td>HOLD</td>
<td>HOLD</td>
</tr>
<tr>
<td>RST</td>
<td>RESET</td>
</tr>
<tr>
<td>MN</td>
<td>MN/MX (minimum/maximum configuration)</td>
</tr>
<tr>
<td>IR</td>
<td>INTR</td>
</tr>
<tr>
<td>RQGT, BUS</td>
<td>RQ/GT0, RQ/GT1 (HOLD, HLDA)</td>
</tr>
</tbody>
</table>

Table 7-7 Flag References

<table>
<thead>
<tr>
<th>reference</th>
<th>Flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFL</td>
<td>Auxiliary-carry out of low byte to high byte</td>
</tr>
<tr>
<td>CFL</td>
<td>Carry or borrow out of high byte</td>
</tr>
<tr>
<td>DFL</td>
<td>Direction of string manipulation instruction</td>
</tr>
<tr>
<td>IFL</td>
<td>Interrupt-enable (external)</td>
</tr>
<tr>
<td>OFL</td>
<td>Overflow flag in signed arithmetic</td>
</tr>
<tr>
<td>PFL</td>
<td>Parity</td>
</tr>
<tr>
<td>SFL</td>
<td>Sign of the result of an operation</td>
</tr>
<tr>
<td>TFL</td>
<td>Trap used to place processor in single step mode for debug</td>
</tr>
<tr>
<td>ZFL</td>
<td>Zero indicates a zero value result of an operation</td>
</tr>
</tbody>
</table>

To set (change) the content of one of the processor registers, use a command with the form:

```
reference = expr
```

Where `expr` is a numerical constant or numerical expression giving the desired new contents. Each of the registers that can be changed with this command has a definite size (16, 8, or 1 bits). If the new contents represents fewer bits than the destination register, the bits are right-justified in the register, and the remaining bits are set to zero. In other words the ICE-86A emulator assumes that the quantity represents the lowest-order bits, and sets any unspecified high-order bits to zero.

The RESET HARDWARE command is used to restore the ICE-86A hardware to the initial program load condition. One use for this command might be to reset the hardware when reconfiguring. The EXIT command includes the RESET HARDWARE function.
When a RESET HARDWARE command is issued, the ICE-86A emulator attempts to reset the hardware without disturbing any internal controls or user-specified setup (breakpoints, map, or enable/disable trace conditionally). If this attempt is successful, the ICE-86A emulator returns a prompt to the user immediately:

*CLOCK = INTERNAL
*RESET HARDWARE

;This reset will not encounter any problems.

;Prompt appears immediately, no internal
;setup affected.

The user may now continue his processing.

If, however, this attempt is unsuccessful, the ICE-86A emulator will warn the user that it is beginning to reinitialize the hardware. It then attempts to reset the hardware by using initialization procedures and then restoring internal controls and setup to the pre-reset state (trace, however, cannot be restored to its previous state, and will be enabled unconditionally). Although no internal registers or flags are changed, the integrity of user memory, ICE memory, and current disk-mapped memory cannot be guaranteed. If this attempt to reset the hardware is successful, the ICE-86A emulator will return a warning to the user that the hardware has been initialized followed by a prompt. The user may then examine memory for integrity, reload memory or continue processing.

NOTE

If the above reinitialization is successful, the ICE-86A emulator may require up to approximately 30 seconds to fully restore the map.

If the ICE-86A emulator detects an error during this attempt, it will return an error message and a prompt to the user. No warning that the hardware has been reinitialized will be returned. The user should attempt to resolve the error condition and MUST reissue the RESET HARDWARE command. The ICE-86A emulator will then go through the reinitialization as described above. The following example illustrates the procedures required to respond to error conditions:

*CLOCK = EXTERNAL
ERR 40:NO USER CLOCK
*RESET HARDWARE
WARN C8:REINITIALIZING - FAULT
ERR 40:NO USER CLOCK

;This command forces an error condition.
;Error response.
;Not able to reset, tries to reinitialize.
;Reports an error and no warning that hardware
;was reinitialized; thus, reinitialization was not
;able to complete. The user must clear the
;error condition and then reset the hardware
;again in order to get the hardware into a
;known state. Clears the error condition, must
;reset again. This reset must clear the
;incomplete reset from above.

*CLO = INT
*RESET HARDWARE

WARM C8:REINITIALIZING - FAULT
WARN C8:HARDWARE REINITIALIZED

;Note that the user is informed that the
;hardware has been reinitialized and that the
;user specified setup (map, breakpoints, etc.)
;has been restored. Memory contents (ICE
;memory, user memory, and current disk-
mapped memory) cannot be guaranteed. The
;user must verify the contents or reload his
;code and data.

WARNING

The RESET HARDWARE signal pulse may be cut short by an emulation halt, with undefined results. The reset pulse should be a minimum of four clock cycles in duration. If an emulation begins or stops while the reset
signal level is being changed, there is no guarantee to the user as to the validity of the register contents or flags. RESET HARDWARE signal pulses are not saved when an emulation halt occurs, and are not resynchronized when emulation recontinues. Frequent emulation halts in conjunction with Reset Pin level changes, of course, will heighten the chance of entering this undefined state, and should be avoided. (There is a four clock cycle window while entering or exiting emulation during which the Reset Pin should be stable to assure predictable behavior.)

The INITOUT/ line on the ICE-86A buffer box is activated by the RESET HARDWARE command. This signal (active low) can be used to reset user hardware working with the 8086 such as the 8087 NDP or the 8089 IOP. See the section on “Buffer Box Signals” in Chapters 1 and 2 for more information.

The 8086 processor can operate in minimum or maximum mode. In minimum mode, requests for the bus are made through the HOLD and HLDA lines. In maximum mode, these lines are relabeled RQ/GT0 and RQ/GT1, respectively (referred to together as the “Request/Grant lines”), and are used to support coprocessor requests for the bus.

Typical applications of the Request/Grant lines would be expansion of the 8086 processor’s arithmetic abilities to include floating point calculations by sharing the bus with an 8087 Numeric Data Processor, or providing more efficient handling of I/O by sharing the bus with an 8089 Input/Output Processor. See The 8086 Family User’s Manual Numerics Supplement, Manual Order Number 121586, for material on the use of the 8087 NDP as a coprocessor. The RBF-89 Real-Time Breakpoint Facility is a software superset of the ICE-86 emulator that aids in designing application systems based on an 8086 CPU used in combination with an 8089 IOP. See the 8089 Real-Time Breakpoint Facility Operating Instructions, Manual Order Number 162490, for material on this facility.)

NOTE

The request/grant operation is a three-phase sequence. First, the coprocessor desiring the bus pulses a request/grant line, either RQ/GT0 or RQ/GT1. Second, the 8086 CPU returns a pulse on the same line indicating that it is relinquishing the bus to the querying device. Third, when the coprocessor has finished with the bus, it sends a pulse to the 8086 CPU indicating that it may resume control. For the physical 8086 processor, these signals are recognized 85 ns. into their clock cycles; for the emulated 8086 processor (that is, the ICE-86A module), however, these signals are recognized after 100 ns.

The Set RQGT Command allows the user to specify whether the Request/Grant lines operate continuously in maximum mode or only when the ICE-86A emulator is performing emulation. The syntax of the command is

\[ RQGT = \text{CONTINUOUS} \]

\[ \text{EMULATIONTIME} \]

If RQGT is set to CONTINUOUS, then the ICE-86A emulator can respond to bus requests from coprocessors whether in Emulation mode or Interrogation and Utility mode. If RQGT is set to EMULATIONTIME, then the emulator will not respond to bus requests unless it is in Emulation mode. Pending requests are remembered and granted when the ICE-86A emulator next performs emulation. Initially, RQGT is set to EMULATIONTIME.

NOTE

The ICE-86A emulator’s response to bus requests is delayed by one clock cycle, whether RQGT is set to CONTINUOUS or
EMULATION TIME. There will always be a minimum of one clock cycle between the Request and Grant signals for the emulator, whereas the 8086 processor alone could drive the signals back to back. This can be critical to user's design. Also, the ICE-86A emulator tristates (surrenders the bus) one cycle earlier than the 8086 processor, thereby reducing the possibility of bus contention.

When in minimum configuration, the HOLD and HLDA lines are always enabled. That is, they are capable of receiving and responding to requests for the bus whether the ICE-86A emulator is in Emulation or Interrogation and Utility mode.

The user can display the state of RQGT by typing that keyword. The user can also display the current holder of the bus by typing the command BUS. The system will respond by displaying the characters 'BUS=8086,' 'BUS=HLDA,' or 'BUS=CH 0' or 'BUS=CH 1,' which correspond, respectively, to either the 8086 processor controlling the system bus, the device connected to the HOLD line controlling the system bus (only in minimum mode), or one of the devices on either of the Request/Grant channels controlling the system bus (only in maximum mode).

WARNING

The physical 8086 interrupt acknowledge sequence consists, in part, of two INTA bus cycles separated by two idle clock cycles; the address/data bus floats from T1 of the first bus cycle until T2 of the second bus cycle. The emulated 8086 CPU—that is, the ICE-86A module—does not precisely follow this sequence. The address/data bus is active for 20 to 30 nanoseconds at approximately the end of the first bus cycle and the start of the second bus cycle. Therefore, the operator should avoid trying to access the address/data bus with any other device during this time period.

Due to the capacitive loading factor on the RQGT pin, a load exceeding 15 picofarad cannot be placed on the pin, i.e., no more than one logic probe can be placed on the pin. If a problem is detected with the RQGT pin in local mode (using an 8087), a 3k ohm pull-up resistor should be put on the RQGT line to solve the problem.
Set Register Command

reference = contents

Examples:

RAX = 0000H
IP = F23AH
IP = IP + 1
RDL = FFH
CS = WORD .SAM

reference: The keyword name of any of the writable registers, as follows:
general registers (see Table 7-1).
pointer registers (see Table 7-2).
index registers (see Table 7-3).
segment registers (see Table 7-4).
status registers (see Table 7-5).

=: The assignment operator.

contents: A numeric expression.
RESET HARDWARE Command

RESET HARDWARE

Example:

RESET HARDWARE

RESET HARDWARE

A command keyword restoring its object to a reset condition.

A function keyword restoring ICE-86A hardware to the reset condition that occurs after the initial ICE-86A invocation.

NOTE

The INITOUT/ line on the ICE-86A buffer box is activated by the RESET HARDWARE command. This line can be used to reset user hardware working with the 8086, such as the 8087 NDP or the 8089 IOP. See the section on “Buffer Box Signals” in Chapters 1 and 2 for more information.
Set or Display RQGT Command

\[
\text{RQGT} = \left[ \begin{array}{l}
\text{CONTINUOUS} \\
\text{EMULATIONTIME}
\end{array} \right]
\]

Examples:

\begin{align*}
\text{RQGT} & \\
\text{RQGT} = \text{EMULATIONTIME} & \\
\text{RQGT} = \text{CONTINUOUS} & \\
\text{RQGT} = \text{CONTINUOUS} & \\
\text{RQGT} = \text{CONTINUOUS} & \\
\end{align*}

- RQGT  A command keyword indicating that the method of handling requests for the bus in maximum mode is to be displayed or set.
- =  The assignment operator.
- CONTINUOUS  Requests for the bus in maximum mode are responded to whether or not the ICE-86A emulator is in Emulation mode.
- EMULATIONTIME  Requests for the bus in maximum mode are responded to only when the ICE-86A emulator is in Emulation mode.
Display BUS Command

BUS

Examples:

BUS
BUS=8086

BUS A command keyword indicating that the current master of the bus is to be displayed.
Memory Mapping Commands

The commands in this section control ICE-86A memory map. The ICE-86A emulator uses the map to identify what user memory is installed and what types and sizes of memory are being "borrowed" from the ICE-86A emulator for testing purposes.

This section gives details on the following commands.

<table>
<thead>
<tr>
<th>Command</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAP DISK</td>
<td>Declare which disk file is available for mapping to.</td>
</tr>
<tr>
<td>MAP INTELLEC</td>
<td>Declare which physical Intellec segments are available for mapping memory to.</td>
</tr>
<tr>
<td>Set MAP Status</td>
<td>Assign up to 1024 1K segments of memory locations to USER, ICE, INTELLEC, DISK, or GUARDED status.</td>
</tr>
<tr>
<td>Display MAP Status</td>
<td>Display status of one or more memory segments.</td>
</tr>
<tr>
<td>RESET MAP</td>
<td>Restore the memory map to its initial condition, all GUARDED.</td>
</tr>
</tbody>
</table>

Discussion

A maximum of 1M byte (megabyte or 1,048,576 bytes) locations are accessible with the 20-bit addressing scheme used by the 8086 processor. The MAP commands allow this 1M logical address space to be mapped in 1K-byte segments (on 1K boundaries) to any of five locations: (1) physical memory in the user's system, (2) either of two 1K-byte segments of ICE-86A "real-time" memory, (3) a random-access disk file, (4) any 1K-byte segment in expansion Intellec memory (addresses at 64K or above), or (5) as guarded (i.e., the logical addresses do not physically exist).

The ICE-86A module supplies 2K bytes of high-speed static memory which may be mapped for "real-time" execution. The speed of this memory will allow near real-time operation. The 2K bytes may be mapped in 1K-byte segments into appropriate address space within the 8086's 1M-byte address space.

Disk-based memory and expansion Intellec memory both provide substantially slower execution speeds since all accesses to these memories are processed by the ICE-86A processor. The first 64K of Intellec memory is reserved for system and ICE-86A software. Therefore, any memory assigned to the user must reside in expansion Intellec memory above 64K.

The MAP commands are used to declare, set, display, and reset the ICE-86A memory mapping. The ICE-86A emulator has 1M logical addresses divided into 1024 logical address segments, each starting on a 1K boundary and representing 1K bytes of memory. Each segment is addressed by a decimal segment number, $n$. The value of $n$ is an integer value between 0 and 1023. For any given segment $n$, that segment contains addresses $n\times 1024$ through $(n+1)\times 1023$. For example, the lowest logical segment in memory space contains addresses 0 through 1023 (0K through 0K + 1023). In a like manner, logical segment 10 would contain addresses 10240 through 11263 (10K through 10K + 1023). All partitions used in MAP commands must contain segment numbers whose values lie between 0 and 1023.
If the diskette is to be used for user memory, the MAP DISK command must be used to declare the disk file to be used. The syntax of the MAP DISK command is:

```plaintext
MAP DISK = [:drive:] filename
```

The command opens the ISIS-II file specified by `filename`, checks how many physical segments will fit on the diskette, and reports this number to you. MAP DISK may only be declared initially and once following each RESET MAP command.

If Intellec memory is to be used for user memory, the MAP INTELLEC command must be used to specify the physical memory segments in extended Intellec memory to be used by user programs. The syntax of the MAP INTELLEC command is:

```plaintext
MAP INTELLEC = partition [, partition ]...
```

where `partition` is defined as:

```plaintext
partition = {physical-segment-number [TO physical-segment-number] | physical-segment-number LENGTH physical-segment-length}
```

This command declares physical memory segments in expanded Intellec memory and checks that the memory physically exists by writing to it and reading back. An error occurs if any `partitions` extend below 64K, as extended Intellec memory exists only at addresses 64K or above. Therefore the range of `physical-segment-number` values is 64-1023 (inclusive), the range of `physical-segment-length` values is 1-960 (inclusive). A warning is issued if the memory does not exist. INTELLEC declarations are cumulative between RESET MAP commands. Logical memory segments may not be set to the Intellec system or disk until the associated MAP INTELLEC or MAP DISK commands have been entered.

**NOTE**

When mapping to Intellec memory on the Model-800 or the Model 22x with the 1001194 IPB, the monitor prom circuitry does not decode the four high order bits of a 20-bit address. Therefore, addresses of the 20-bit form `XXXX 1111 lXXX XXXX XXXX` (where X is don’t care) will be overshadowed by the monitor and should not be used as addresses to be mapped. This does not occur on the Model-225 with the IPC or on the Model-22x with the 1002321 IPB.

The Set MAP Status command is then used to map logical memory segments to physical segments. The syntax of the Set MAP Status command is:

```plaintext
MAP partition = {GUARDED | USER [NOVERIFY] | ICE [physical-segment-number] [NOVERIFY] | INTELLEC [physical-segment-number] | DISK physical-segment-number [NOVERIFY]}
```

where

```plaintext
partition = {logical-segment-number [TO logical-segment-number] | logical-segment-number LENGTH logical-segment-length}
```

The Set MAP Status command sets the memory map by assigning logical segments to physical addresses in memory:

**USER**

The logical segments specified are set to exist in the user’s memory at the same physical addresses as those specified in the logical segments.
The logical segments specified are set to exist in ICE-86A “real-time” memory. The partition specified may only contain a maximum of two segments and the physical-segment-number value must be 0 or 1, if one is given.

The logical segments specified in the partition are set to exist in extended Intellec memory starting in the physical segment specified by the physical-segment-number in the command, if one is given.

The logical segments specified in the partition are set to exist on the disk file starting at the physical segment specified by the physical-segment-number in the command, if one is given.

All accesses to memory addresses in the segments specified by the input parameter, partition are error conditions. All memory is initially GUARDED.

Specifies that write-verification will not be performed when using the ICE-86A CHANGE command to change the contents of memory. This is useful when memory-mapped I/O is being used. Whenever a logical memory segment is mapped USER, ICE, INTELLEC, or DISK, it is write-verified unless explicitly NOVERIFY.

When mapping to ICE memory, INTELLEC memory, or DISK memory, if a physical-segment-number is given in the command, the first logical segment specified in the partition is set to the physical segment specified by the physical-segment-number and subsequent logical segments are set at subsequent physical segments. If more logical segments are specified than physical segments available, logical segments will be assigned to available physical segments and an error message is displayed indicating that the remaining logical segments are unassigned. If physical-segment-number is omitted in the command, the ICE emulator assigns from unassigned physical segments in the designated memory. If Intellec or disk memory is specified, an error occurs if the resulting physical segment is not one of those previously declared by a MAP INTELLEC or MAP DISK command. An error also occurs if there are insufficient physical segments unassigned to map the specified logical segments.

The Display MAP Status command displays the current setting of the map for the unguarded memory segments specified by partition, if given. If a partition is not given, all the unguarded segments for the entire range from 0 to 1023 are displayed. The display is to the following format. The segments are displayed, four segments per line, each of the form:

\[
\text{logical-segment} = \text{type physical-segment} [N]
\]

where:

\[
\text{logical-segment} = \text{four decimal digits with T suffix}
\]

\[
\text{type} = \text{ICE::USE::INT::DIS}
\]

\[
\text{physical-segment} = \text{four decimal digits with T suffix for ICE, INT, DIS and four}
\]

\[
\text{physical-segment} = \text{blanks for USE}
\]

Example 1.

\[
\text{MAP 0 TO 3}
\]
Display:

0000T = USE  0001T = ICE  0002T = INT  0064T  0003 = DIS  0000T
0004T = DIS  0001T  0004T = DIS  0002T  0006T = USE  0007 = USE

Example 2.

MAP

Display:

0000T = USE  0001T = ICE  0000T  0002T = INT  0064T  0003 = DIS  0000T
0004T = DIS  0001T  0004T = DIS  0002T  0006T = USE  0007 = USE

1023T = DIS

The RESET MAP sets the memory map to its initial condition, all GUARDED, and "undeclares" the DISK and INTELLEC memory available. Multiple logical segments may be mapped to the same physical segment. Reassignment of a logical segment to a different physical segment causes the physical segment originally mapped to become "guarded," or unused, and reassignable, providing no other logical segment is currently mapped to it.
MAP DISK Command

MAP DISK = [:drive: ]filename

Examples:

MAP DISK = :F0: MYPROG
MAP DISK = :F1: TEST1
MAP DISK = TEST2

MAP A command keyword referring to some operation on the ICE-86A map.

DISK A command modifier that specifies that an ISIS-II disk file is to be opened and available for mapping user memory to.

:drive: The diskette drive (:F0:, :F1:, :F2:, or :F3:) that contains the target file. If no drive is specified, :F0: (drive 0) is the default.

filename The name of the desired disk file that is to be opened. The filename follows the second colon with no intervening spaces.

= The assignment operator.
MAP INTELLEC Command

MAP INTELLEC = \{segmentno |TO| segmentno |LENGTH| segmentlen \} ... 

Examples:

MAP INTELLEC = 1023
MAP INTELLEC = 100 TO 123
MAP INT = 100 LENGTH 23
MAP INT = 65, 68 TO 76, 100 LEN 23, 200 TO 250, 260

MAP A command keyword referring to some operation on the ICE-86A map.
INTELLEC A command modifier specifying Intellec memory.

segmentno A segment number (64 to 1023) that specifies a physical memory segment in Intellec memory. It is used to map Intellec memory in one of the following ways:
- As the address of a single physical segment in Intellec memory.
- As the address of the first physical segment in Intellec memory of a partition of physical segments being mapped.
- As the address of the last physical segment in Intellec memory of a partition of physical segments being mapped.

TO A connector keyword that denotes that a segment number is to follow that defines the upper bound of a memory partition.

LENGTH A connector keyword that denotes that a segment length value is to follow.

segmentlen A segment length value (1 to 960) that defines the length of a partition of memory.

= The assignment operator.

NOTE

All mapping to Intellec memory is contingent upon the amount of expanded Intellec memory a user has in his system.
Set MAP Status Command

\[
\text{MAP} \begin{cases}
\text{logsegmentno} \ [\text{TO logsegmentno}] \\
\text{logsegmentno} \ \text{LENGTH segmentlen}
\end{cases} = \begin{cases}
\text{GUARDED} \\
\text{USER [NOVERIFY]} \\
\text{ICE [physegmentno] [NOVERIFY]} \\
\text{INTELLEC [physegmentno] [NOVERIFY]} \\
\text{DISK [physegmentno] [NOVERIFY]}
\end{cases}
\]

Examples:

- MAP 457 = ICE 0 NOVERIFY
- MAP 100 TO 200 = USER
- MAP 201 LEN 62 = INT 65 NOV
- MAP 263 LENGTH 87 = DISK 100
- MAP 351 TO 400 = DIS NOV
- MAP 401 TO 456 = GUARDED
- MAP 458 TO 1023 GUA

MAP

A command keyword referring to some operation on the ICE-86A map.

\text{logsegmentno}

A logical segment number (0 to 1023) that specifies a segment in logical address space. It is used to set the ICE-86A map in one of the following ways:

- As the address of a single segment of logical addresses.
- As the address of the first segment of a partition of logical addresses.
- As the address of the last segment of a partition of logical addresses.

\text{TO}

A connector keyword that denotes that a logical segment number is to follow that defines the upper bound of a partition of logical segments.

\text{LENGTH}

A connector keyword that denotes that a logical segment length value is to follow defining a partition of logical segments.

\text{segmentlen}

A segment length (1 to 1024) that defines the length of partition of memory.

\text{=}

The assignment operator

\text{GUARDED}

The initial state of all memory segments. Any reference to a guarded address causes an error message. In the emulation mode, accesses to a guarded location will cause emulation to terminate upon completion of the current instruction. In the interrogation mode, no access to the given location will be made.

\text{USER}

Refers to locations in user prototype memory.

\text{ICE}

Refers to locations in ICE-86A memory.

\text{INTELLEC}

Refers to locations in Intellec memory.

\text{DISK}

Refers to locations in diskette memory.
physegmentno  A physical segment number (0 to 1023) that specifies a physical segment of memory locations. Intellec expanded memory physical segment numbers are limited to a range of 1-960. If present in the command, the first logical segment in the partition is set equal to the value of physegmentno and the subsequent logical segments are set equal to the subsequent physical segment number values. If no physegmentno is entered, the ICE-86A emulator assigns physical segments from those declared but not yet mapped to.

NOVERIFY  A function keyword that suppresses the normal read-after-write verification of data loaded into the designated memory.
Display MAP Status Command

\[ \text{MAP} \{ \text{logsegmentno} \text{ [TO logsegmentno]} \text{ logsegmentno LENGTH logsegmentlen} \} \]

Examples:

- MAP
- MAP 0 TO 100
- MAP 123 LENGTH 200
- MAP 300 LEN 400

**MAP**

A command keyword referring to some operation on the ICE-86A map.

**logsegmentno**

A segment number (0 to 1023) that specifies a segment of addresses in logical address space. It is used in the following ways:

- As the address of a single segment of logical addresses.
- As the address of the first logical segment of a partition of logical segments.
- As the address of the last logical segment of a partition of logical segments.

**TO**

A connector keyword that denotes the following segment number defining the upper bound of a partition of logical segments.

**LENGTH**

A connector keyword that denotes the segment length value defining the length of a partition of logical segments.

**logsegmentlen**

A segment length (1 to 1024) that defines the length of a partition of memory.
RESET MAP Command

RESET MAP

Example:

RESET MAP

RESET MAP

As the object of RESET, the token MAP causes the memory map to be set to its initial condition, all GUARDED. The available DISK and INTELLEC memory is deleted from the map.
Set Memory and Port Content Commands

The commands in this section set new values or change the current content stored in designated memory locations or input/output ports. The commands discussed in this section are as follows. The purpose of each command is indicated by its title.

Command

Set Memory Contents

Set Input/Output Port Contents

Discussion

Memory Content References

A memory content reference has the form:

\[
\text{memory-type address} \\
[!\text{mod-name} \ | \!\text{symbol-name} \ldots]
\]

The meta-term \textit{memory-type} means one of the following ‘content-of’ modifiers for memory locations.

- **BYTE**: The content of a single byte (8-bit) memory location. The \textit{address} following BYTE is treated as a logical address; the physical address whose content is referenced is determined by look-up in the ICE-86A memory map (see Memory and I/O Port Mapping Commands).

- **WORD**: The content of two adjacent bytes in memory. The most-significant byte is located in the high address of the address pair; the least-significant byte is stored in the low address of the pair. The \textit{address} following WORD is treated as a logical address; the ICE-86A memory map is consulted to find the physical address whose content is referenced.

- **SINTEGER**: The same as BYTE except when displaying.

- **INTEGER**: The same as WORD except when displaying.

- **POINTER**: The content of four adjacent bytes in memory, interpreted as a base and displacement. The displacement is located at the low 2 bytes of the 4, and the base is at the high 2 bytes. The \textit{address} following POINTER is treated as a logical address; the ICE-86A memory map is consulted to find the physical address whose content is referenced.

- **REAL**: (Also called “Short Real” in some manuals.) The content of four adjacent bytes in memory, interpreted as a real number. The \textit{address} following REAL is treated as a logical address; the ICE-86A memory map is consulted to find the physical address whose content is referenced. The highest bit of the highest byte contains the \textit{sign} field. The \textit{exponent} field stretches from the second-highest bit of the highest byte through the highest bit of the second-highest byte (eight bits). The remaining twenty-three bits are dedicated to storing the \textit{significand} field.
ICE-86A Interrogation and Utility Commands

DREAL
(Also called “Long Real” in some manuals.) The content of eight adjacent bytes in memory, interpreted as a real number. The address following DREAL is treated as a logical address; the ICE-86A memory map is consulted to find the physical address whose content is referenced. The highest bit of the highest byte contains the sign field. The exponent field stretches from the second-highest bit in the highest byte through the fourth-highest bit in the second highest byte (eleven bits). The remaining fifty-two bits are dedicated to storing the significand field.

TREAL
(Also called “Temporary Real” in some manuals.) The content of ten adjacent bytes in memory, interpreted as a real number. The address following TREAL is treated as a logical address; the ICE-86A memory map is consulted to find the physical address whose content is referenced. The highest bit of the highest-addressed byte contains the sign field. The exponent field stretches from the second-highest bit of the highest byte to the lowest bit of the second-highest byte (fifteen bits). The remaining sixty-four bits are dedicated to storing the significand field.

Real numbers (type REAL, DREAL, or TREAL) are stored in three “fields”: the number’s significant digits are held in the significand field, the exponent field locates the binary point within the significant digits, and the sign field indicates whether the number is positive or negative. The most significant digits of each field are stored in the highest addresses. See figure 7-1 for the format of these types in memory.


The meta-term address means one of the following types of entries.

- numeric-expression The forms for numeric expressions are presented in Chapter 5. The result obtained when the expression is evaluated becomes an address modulo 64K.

- (mem-type address) A memory content reference with a form such as BYTE (WORD 1000) represents an indirect reference. The content of the address or address-pair inside the parentheses is treated as the address for the mem-type outside the parentheses.

To obtain the content of bytes, words, or pointers in a range of addresses, use the form:

- memory-type partition

A partition can be a single address or one of the following types of constructs:

- address TO address

- address LENGTH number-of-bytes (for BYTE and SINTEGER)

- address LENGTH number-of-words (for WORD and INTEGER)

- address LENGTH number-of-double-words (for POINTER)

The first form of partition uses the keyword TO. The address on the right of the keyword TO must be greater than or equal to the one on the left. With BYTE and SINTEGER, this form allows you to access the content of each byte location in the
range; the range includes both the first and last address in the partition. With WORD or INTEGER, the first address is treated as the low address of the first address pair in the range; subsequent pairs of addresses are accessed until the second address is reached. If the second address is the low address of a pair, the word formed from the content of that address and the next consecutive higher address is accessed; if the second address is not the low address of a pair (that is, if it turns out to be the high address of a pair already accessed in the range), the access ends after the last complete pair has been accessed. Word-length accesses can begin on either an even-numbered or an odd-numbered address. With POINTER, the first address is treated as the low address of the first address quadruple in the range; subsequent quadruples of addresses are accessed until the second address is reached. If the second address is the low address of a quadruple, the pointer formed from the content of that address and the next three consecutive higher addresses is accessed; if the second address is not the low address of the quadruple, the access ends after the last quadruple has been accessed. Pointer-length accesses can begin on either an even-numbered or an odd-numbered access.
The second, third and fourth forms use the keyword LENGTH. The *address* preceding the keyword LENGTH is the starting address in the range, as with the first form (using TO). The number or expression following the keyword LENGTH gives the number of addresses (when the controlling *memory-type* is BYTE or SINTEGER), the number of address pairs (for WORD or INTEGER), or the number of addresses quadruples (for POINTER). (Must be an integer value.)

**Setting Memory Contents**

To assign a new content to a byte, sinteger, word, integer, pointer or reallocation, use a command with the form:

```
{ mem-type address = new-content }
{ ![mod-name] | !symbol-name... }
```

The meta-terms *mem-type* and *address* represent the types of entries discussed earlier in this section.

The meta-term *new-content* represents one of the following types of entries (for single addresses, setting the content of a range of addresses will be discussed later on).

- **numeric-expression** A numeric expression evaluated by the ICE-86A emulator to a single number.

If *mem-type* is a POINTER, *new-content* must be a pointer value. Otherwise, *new-content* must be an integer value.

When a single byte address is to be set, the ICE-86A emulator treats the *new-content* as an 8-bit quantity. If *new-content* has more than eight bits, the least-significant eight bits in the quantity are used as the new content, and the other (higher) bits are lost. If *new-content* has fewer than eight bits, the bit values in the quantity are right-justified (placed in the low-order bits in the address), and the remaining (high) bits in the location are set to zeroes.

Here are some examples of setting byte contents. The first line of each example shows the command that sets the new contents; the second line gives a command that produces a display of the contents just set; the third line shows the resulting display. The output radix is assumed to be H (hexadecimal).

```
*BYTE 1000H = FFH
*BYTE 1000H
BYT 0000:1000H=FFH

*BYTE 1010H = RAL + 1
*BYTE 1010H
BYT 0000:1010H=F1H

*BYTE 1020H = FF11H
*BYTE 1020H
BYT 0000:1020H=11H

*BYTE 1030H = 1Y
*BYTE 1030H
BYT 0000:1030H=01H

*BYTE 1040H = 'A'
*BYTE 1040H
BYT 0000:1040H=41H

(or)*BYTE 0100:0000 = FFH
*BYTE 0100:0000
BYT 0100:0000H=FFH

(or)*BYTE 100:10H = RAL + 1
*BYTE 100:10H
BYT 0100:0010H=F1H

(or)*BYTE 100:20 = FF11H
*BYTE 100:20
BYT 0100:0020H=11H

(or)*BYTE 103:0 = 1Y
*BYTE 103:0
BYT 0103:0000H=01H

(or)*BYTE 104:0 = 'A'
*BYTE 104:0
BYT 0100:0040H=41H
```
Interrogation and Utility Commands

You can change the radix used to display the contents using the Set Output Radix (BASE) command.

When a single word address is to be set, the ICE-86A emulator treats the new-content as a pair of bytes. The least-significant byte is loaded into the low address in the pair, and the most-significant byte is loaded into the high address in the pair. If new-content has fewer than 16 bits, the bit values are loaded starting with the low address and right-justified. The remaining (high) bits in the address pair are set to zeroes. The following examples demonstrate some of the possibilities for the setting address pairs:

\[
\begin{align*}
&\text{BYTE 1050H} = \text{BYTE 1000H} \\
&\text{BYTE 1050H} = \text{BYTE 1000H} \\
&\text{BYTE 0000:1050H} = \text{FFH} \\
&(\text{or}) \text{BYTE 100:50H} = \text{BYTE 100:0H} \\
&\text{BYTE 105:0} = \text{BYTE 1000:0050H} = \text{FFH} \\
&\text{BYTE 105:0} = \text{BYTE 1000:0050H} = \text{FFH}
\end{align*}
\]

When a single pointer is to be set, the ICE-86A emulator treats the new-content as a displacement and base. The least-significant byte is loaded into the low address in the quadruple, and most-significant byte is loaded into the high address. The following examples demonstrate some of the possibilities for setting pointers:

\[
\begin{align*}
&\text{WORD 1000H} = 1122H \\
&\text{WORD 1000H} = 1122H \\
&\text{WORD 1010H} = FFH \\
&\text{WORD 1010H} = FFH \\
&\text{WORD 1030H} = \text{WORD 1000H} \\
&\text{WORD 1030H} = \text{WORD 1000H} \\
&\text{WORD 1030H} = \text{WORD 1000H} \\
&(\text{or}) \text{WORD 0:1000H} = 1122H \\
&(\text{or}) \text{WORD 0:1000H} = 1122H \\
&(\text{or}) \text{WORD 0:1000H} = 1122H \\
&(\text{or}) \text{WORD 0:1000H} = 1122H
\end{align*}
\]

Assume that X and Y refer to any symbol name. A command of the form BYTE X = BYTE Y copies the content of the address Y to the content of address X where addresses X and Y are either integer or pointer values as shown in the examples above. A command of the form WORD X = WORD Y copies the content of address Y to location X, and the content of address (Y+1) to location (X+1). A command of the form POINTER X = POINTER Y copies the content of location Y through (Y+3) to locations X through (X+3) respectively. A command of the form BYTE X = WORD Y copies the content of address Y to location X; the content of location (X+1) is unchanged. A command of the form WORD X = BYTE Y copies the content of address Y to location X; the content of location (X+1) is set to a byte of zeroes. POINTER X = BYTE Y copies (Y) to (X) zeroes in (X) + 1 to (X) + 3.

This also works for REALs of the same type. A command of the form DREAL X = DREAL Y copies the content of the address Y to the content of address X.

The commands used to set a range of addresses differ in some details.

One way to set a range of addresses is with the command of the form:

\[
\text{mem-type address } = \text{list of new-content values}
\]

With this form the address on the left side of the equals sign gives the starting location, and the number of values in the list to the right of the equals sign tells the ICE-86A emulator how many consecutive addresses to load. Consecutive locations
are changed to the values of the new-contents in left-to-right order. The list of new content values can consist of expressions, multi-character strings, and memory partitions.

Here are some examples showing the use of this form of the set memory contents command.

*BYTE 1000H = 11H, 22H, 33H, 44H, 55H, 66H, 'AB'
*BYTE 1000H LEN 8T
BYT 0000:1000H=11H 22H 33H 44H 55H 66H 41H 42H

*WOR 200:0H = FFFFH, WORD 100:0H
*WOR 200:0H LENGTH 2T
WOR 0200:0000H=FFFFH 2211H

*POI 4000:20H = 1122:3344H, WOR 1002H, BYT 1002
*POI 4000:020H = 1122:3344 0000:4433 0000:0033

*REAL 100H = -9.9, 44.3E12
*REAL 100 LEN 2
REAL 0000:0100H = -9.899999962E + 0 + 4.42999998E + 13

*TRE 2000 = 1.0, 2.0, 3.0, 4.1E-5
*TRE 2000 LEN 4
TRE 0000:2000H=+1.00000000000000000E + 0 + 2.00000000000000000E + 0
TRE 0000:2014H=+3.00000000000000000E + 0 + 4.10000000000000000E- 5

To set a range of addresses all to the same new value, use a command of the form:

\textit{mem-type partition = new-content}

The forms of partition are discussed above in this section. All addresses in the partition are set to the single new-content value. The following examples show some of the possible results obtained with this command form:

*BYT 1000H TO 1004H =FFH
*BYT 1000H LEN 5H
BYT 0000:1000H=FFH FFH FFH FFH FFH

*WORD 200:0 LENGTH 6T = AA00H
*WOR 200:0H TO 200AH
WOR 0200:0000H=AA00H AA00H AA00H AA00H AA00H AA00H

*POINTER 3000H LEN 3T = 1234:5678H
POI 0:3000H TO 0:300BH
WOR 0000:3000H=1234:5678 1234:5678 1234:5678

*REA 2000 LEN 8 = 1.0, 2.0
*REA 2000 LEN 8
REA 0000:2000H=+1.00000000E + 0 + 2.00000000E + 0
REA 0000:2008H=+1.00000000E + 0 + 2.00000000E + 0
REA 0000:2010H=+1.00000000E + 0 + 2.00000000E + 0
REA 0000:2018H=+1.00000000E + 0 + 2.00000000E + 0

*DRE 2000 LEN 4=1.0E-10
*DRE 2000 LEN 4
DRE 0000:2000H=+1.00000000000000000E-10 + 1.00000000000000000E-10
DRE 0000:2010H=+1.00000000000000000E-10 + 1.00000000000000000E-10
The last form of the set memory contents command sets the contents of each address in a range (partition) to the corresponding new-content in a list of values. This form is as follows:

\[ \text{mem-type partition} = \text{list of new-content values} \]

This form combines the two forms discussed above. The list of new-content values can consist of expressions, multi-character strings and memory partitions.

If the number of locations in the partition is equal to the number of values in the new-content list, the addressed locations are set to the corresponding values in the list, in left-to-right order.

If the number of locations in the range is greater than the number of new values in the list, the locations are filled with the values from left-to-right, repeating the values in left-to-right order as necessary to fill all the locations. The maximum number of bytes that can be repeated is 128. With more than 128 bytes, the data is transferred but not repeated, and an error message is displayed.

If the number of new values in the list is greater than the number of locations in the partition, the lowest location receives the first value, and successive locations in the range receive values in left-to-right order until all locations in the range have received values. The excess values are then detected by the ICE-86A emulator as an error condition, and an error message is displayed. The excess values are lost.

Here are a few examples showing this form of command:

- BYT 1000H TO 1004H = 'ABCDE'
- BYT 1000H LEN 5T
  BYT 0000:1000H=41H 42H 43H 44H 45H

- WORD 200:0H LENGTH 6T = 1122H, 'AB'
- WOR 200:0H TO 200:AH
  WOR 0220:0000H=1122H 0041H 0042H 1122H 0041H 0042H

- BYTE 1000H TO 1002H = 11H, 22H, 33H, FFH
  ERR 97:EXCESSIVE DATA
- BYT 100:0 LEN 4T
  BYT 1000:0000=11H 22H 33H 44H

In the third example, note that the byte at location 1003H retains the value set in the first example in the group of examples (44H rather than the FFH given in the command.)

Port Content References

The set port contents commands parallel those of the set memory contents commands with the exception of port addressing. There are a total of 65536 8-bit ports available for input/output in the ICE-86A emulator. The ports are referenced by the mnemonic PORT. These ports can be referenced as 16-bit ports by the mnemonic WPORT. Each port is referenced by a port-number that is an integer value in the range of 0 through 65535.

To assign a new content to an 8-bit or 16-bit port, use the following command with the form:

\[ \text{port-type port-number} = \text{new-content} \]
The meta-terms *port-type* and *port-number* are used to specify individual ports.

**port-type**

Defines the port type and size:

- **PORT** An 8-bit port.
- **WPORT** A 16-bit port.

**port-number**

An integer value specifying a specific port.

The following are examples of the use of this command form:

- PORT 123 = FFH
- WPORT 123 = FFFFH

One way of setting a range of ports is with the command of the form:

```
port-type port-number = list of new-content values
```

With this form the *port-number* on the left side of the equals sign gives the starting port location, and the list to the right of the equals sign tells the ICE-86A emulator how many consecutive ports to load. Consecutive ports are changed to the values of the *new-contents* in left-to-right order.

Here are some examples showing the use of this form:

- PORT 1000H = 11, 22, 33H, 44H, 55H, 66H
- WPORT 1000H = 1122H, 3344H, 5566H

To set a range of ports all to the same new value, use a command of the form:

```
port-type partition = new-content
```

The following are examples of this form:

- PORT 1000H TO 1005 = FFH
- WPORT 2000H LENGTH 20H = FFFFH

The last form of the set port contents sets the contents of each port in a range (*partition*) to the corresponding *new-content* in a list of values. This form is as follows:

```
port-type partition = list of new-content values
```

If the number of ports in the partition is equal to the number of values in the *new-content* list, the addressed ports are set to the corresponding values in the list, in left-to-right order.

If the number of ports in the range is greater than the number of new values in the list, the ports are filled with the new values from left-to-right, repeating the values in left-to-right order as necessary to fill all the ports.

If the number of new values in the list is greater than the number of ports in the *partition*, the lowest numbered port receives the first value, and successive ports in the range receive values in left-to-right order until all ports in the range have received values. The excess values are then detected by the ICE-86A emulator as an error condition, and an error message is displayed. The excess values are lost.
Here are a few examples showing this form of command:

PORT 1000 TO 1005H = 'ABCDE'

WPORT 2000H LEN 6T = 1122H, 'AB'

PORT 1000H TO 1002H = 11H, 22H, 33H, FFH
(an error message such as EXCESS VALUES is displayed)

NOTE
Byte, Word, and Port commands respond with DONE timeouts if
RWTIMEOUT = INFINITE and no user ready occurs for 15 seconds. However, the 8086 is still active on the user bus until the RESET HARDWARE command is entered.
Set Memory Command

\[ \text{mem-type partition}=\text{new-content}[\text{, new-content}] \ldots \]
\[ \text{typed-mem-ref} = \text{numeric-expression} \]

Examples:

BYTE 0800H = FFH
BYTE 7000H LENGTH 16T = 00H
BYTE 0800 TO 0805 = 12H, 34H, 56H, 78H, 9AH, BCH
WORD 70FFH = IP
WOR 7000H = PIP +1
POINTER 8000H = ABCD:1234H
BYTE 0800H = ‘ABCDE’
POI 7000H = POI 4000H LEN 20H
BYTE #56 = FAH
IVAR = 75
IX = IX + 1
!!MODA !PTR = SS:SP
REA 1000H = -12345.6789E-5

\text{mem-type} \quad \text{One of the nine memory ‘content-of’ modifiers BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, DREAL, or TREAL.}

\text{partition} \quad \text{One or more contiguous locations in memory.}

\text{new-content} \quad \text{One of the following types of entries, to be used as the new contents of the memory location:}
\begin{itemize}
  \item \text{numeric-expression}
  \item \text{‘string’}
  \item \text{mem-type partition}
  \item \text{port-type partition}
\end{itemize}

\text{typed-mem-ref} \quad \text{See Typed Memory Reference in Chapter 5.}
Set Input/Output Port Contents Command

port-type partition = new-content [, new-content]...

Examples:

```
PORT 0800H = FFH
PORT 7000H LENGTH 16T = 00H
POR 0880 TO 0885 = 12H, 34H, 56H, 78H, 9A, BCH
WPORT 70FFH = IP
WPO 7000H = PIP + 1
PORT 0800H = 'ABCDE'
PORT #56 = FAH
```

port-type  One of the two port ‘content-of’ modifiers PORT or WPORT.
partition  One or more contiguous ports (must be integers).
new-content One of the following types of entries, to be used as the new contents of the port:

- numeric-expression
- ‘string’
- mem-type partition
- port-type partition
Symbol Table and Statement Number Table Commands

The ICE-86A emulator maintains a symbol table and source program statement number table to allow you to refer to memory addresses and other values by using symbolic references and statement references in the ICE-86A commands.

This section gives details on the following commands:

Command

- DEFINE Symbol
- Display Symbols
- Display Statement Numbers
- Display Modules
- Change Symbol
- REMOVE Symbols
- REMOVE Module
- TYPE
- Set DOMAIN
- RESET DOMAIN
- ENABLE/DISABLE Symbolic Display

Discussion

The ICE-86A symbol table receives symbols from two sources: the symbol table associated with the user program can be copied to the ICE-86A symbol table when the program is loaded, and the user can define additional symbols for use during the emulation session.

Corresponding to each symbol in the table is a number that you can interpret and use either as an address or as a numeric value (variable or constant). The next few paragraphs discuss the kinds of symbols that can appear in the table, and the interpretation of the corresponding symbol table quantity (address or value).

Instruction and statement labels are loaded with the program code. The symbol table gives the address of the instruction corresponding to the label.

A program variable is a symbol for a quantity that can have its value changed as a result of an instruction in the program. Program variables are LOADED with the program code. The symbol table gives the address where the variable value is stored.

A program constant is a symbol for a label set to a constant value (for example, using the assembler directive EQU or SET). Program constants are loaded into the symbol table when the program code is loaded. The symbol table gives the constant value associated with the symbol.

A module name is the label of a simple DO block that is not nested in any other block (for PL/M-86), or a label that is the object of a NAME directive (in 8086 assembly language). If no NAME directive is given, the module name is the same as the source file name without the extension. For example, if the source file name is ":F1:MYPROG.A86", the module name will be "MYPROG".

A module name itself does not have a corresponding address value in the symbol table. However, symbols contained in a module are considered to be 'local' to that module; the ICE-86A emulator thus allows you to reference multiple occurrences of the same symbol name in different modules, by using the module name as a modifier in the symbolic reference.
The ICE-86A symbol table is organized to preserve the modular structure present in the program. Initially (before any code is loaded), the symbol table consists of one 'unnamed' module. Any symbols defined without a specific module name are stored in the unnamed module in the order they were defined. The unnamed module is always the first module in the symbol table. Following the unnamed module, named modules are stored in the symbol table in the order that the modules were loaded into the ICE-86A emulator. Symbols local to each named module are stored in the order they appear in the module.

In addition to the symbols stored when the program code is loaded, you can use the DEFINE Symbol command to define new symbols for your use during the emulation session. The rules for user-defined symbols are as follows.

The name of the new symbol (symbol-name) can be defined with a maximum of 122 characters. However, the ICE-86A emulator truncates each symbol-name to the first 31 characters. Thus, to be different, two symbols must be unique in the first 31 characters.

The first character in the new symbol-name must be an alphabetic character, or one of the two characters @, underscore (_), dollar sign ($), or ?. The remaining characters after the first can be these characters or numeric digits.

You can specify the module that is to contain the new symbol you define. Symbols defined without a module are placed in the unnamed module at the head of the table, in the order they were defined. Symbols defined with an existing module name are placed in that module's section of the table; the module named must already exist in the table.

The new symbol name cannot duplicate a symbol name already present in the module specified. You can, however, have two or more symbols of the same name in different modules.

When you define a new symbol, you also specify the value corresponding to it in the table. You can treat the value you assign as an address or as a numeric value for use other than addressing.

The DEFINE Symbol command has the following form:

```
DEFINE symbolic-reference = address::value[OF memory-type]
```

The forms of symbolic-reference are shown in table 7-8. The meaning of each form is as follows. Not all forms can be used in a DEFINE Symbol command.

A simple symbolic-reference has the form .symbol-name. The ICE-86A emulator searches for this form of reference starting with the first symbol in the unnamed module. If the symbol is not in the unnamed module, the ICE-86A emulator searches through the named modules in the order they were loaded, and takes the first occurrence of the symbol in the first (earliest) module that contains it.

When you define a symbol without a module, it is placed in the unnamed module.

The symbolic-reference can include a module-reference. The module reference immediately precedes the symbol name; the module-name is identified by a prefix consisting of a double period (...). When you define a symbol with a module reference, the symbol is added to the symbols under that module. A later reference to a symbol with a module name restricts the search to that module.

The meta-term address/value as used in the DEFINE Symbol command means one of the forms of numeric expressions given in Chapter 4.
Table 7-8. Symbolic References and Statement References

<table>
<thead>
<tr>
<th>Type of Reference</th>
<th>Meta-notation</th>
<th>Example</th>
<th>Display</th>
<th>DEFINE</th>
<th>Change</th>
<th>REMOVE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbolic</td>
<td>.symbol-name</td>
<td>.ABC</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Symbolic</td>
<td>.. module.symbol-name</td>
<td>..MAIN.DEF</td>
<td>YES, if module is already present in table.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Symbolic</td>
<td>.symbol-name.symbol-name</td>
<td>.XX.YY</td>
<td>YES</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Statement</td>
<td>#statement-number</td>
<td>#56</td>
<td>YES</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>Statement</td>
<td>.. module#stmt-number</td>
<td>..MAIN#4</td>
<td>YES</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
</tr>
</tbody>
</table>

The meta-term memory-type is one of the following memory types: BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, DREAL, or TREAL.

Once a symbol has been defined or loaded, any reference to that symbol is equivalent to supplying its corresponding address or value.

To display the value from the symbol table corresponding to any symbol, enter the appropriate symbolic reference followed by a carriage return. The ICE-86A emulator displays the symbol table value on the next line.

To display the entire ICE-86A symbol table, enter the command SYMBOL followed by a carriage return. Symbols are displayed module by module, starting with the unnamed module. The address/value corresponding to each symbol is also displayed.

Example 1:

```
*.SAM
.SAM=0200:1FE2H OF INT
```

Example 2:

```
*..MYPROG .SAM
.SAM=0200:1FE2H OF INT
```

Example 3:

```
*SYMBOL
.TEMP=0000:0001H
MODULE ..MAIN
.BEGIN= 0800:0050H
.VAR=0800:0100H OF BYT
MODULE ..SUBR
.PROC=0800:0069H
.X=0800:0101H OF WOR
```

The ICE-86A emulator also maintains a statement number table for user programs written in PL/M-86 source code. The statement numbers are assigned by the PL/M-86 compiler. Corresponding to each source statement number in the table is the address of the first instruction generated by that source statement.

Table 7-8 shows the forms used to refer to statement number in the ICE-86A emulator. The simplest form is the statement-number prefixed by a number sign (#). A module-reference can precede the statement reference, since the statement number table preserves any modular structure in the program. Thus, two modules compiled separately can have the same statement numbers; the module reference tells the ICE-86A emulator which statement number to use.
To display the address corresponding to a statement-number, enter the appropriate statement number reference followed by a carriage return.

The ICE-86A emulator does not allow you to change the address corresponding to any existing statement number, to define any new statement numbers, or to delete (REMOVE) any statement numbers.

To display the value from the statement number table of any statement number, enter the appropriate statement number reference followed by a carriage return. The ICE-86A emulator displays the statement number value on the next line.

Example 1:

```
*#1
#1=0800:0050H
```

Example 2:

```
* .. MAIN #2
#2=0800:0057H
```

To display the addresses of all the statement numbers in the statement number table, enter the keyword LINE. The ICE-86A emulator displays all the statement number addresses starting on the line following the command.

Example:

```
*L1NE
MODULE .. MAIN
#1=0800:0050H
#2=0080:0057H
MODULE .. SUBR
#1=1140:0012H
#2=1140:0037H
#3=1140:00DFH
```

To display the names of all the modules currently in the ICE-86A module table, enter the keyword MODULE. The ICE-86A emulator displays the names of all the modules currently in the table.

Example:

```
*MODULE
MODULE .. MAIN
MODULE .. SUBR
```

You can change the address/value corresponding to an existing symbol by entering a command of the form:

```
symbolic-reference=address::value [OF memory-type ]
```

Any of the three forms of symbolic-reference shown in table 7-7 can be used to identify the symbol whose value is to be changed. The symbol must already exist as referenced.

The forms of address::value are discussed earlier in this section. Any of these forms may be used to change the value of an existing symbol.
Where multiple occurrences of the same symbol name exist in the table, the rules for table search given earlier determine which or the several instances of the symbol is to receive the new address value.

To delete one or more symbols from the table, use a command of the form:

```plaintext
REMOVE list of symbolic-references
```

The `symbolic-references` in the list are separated by commas. The ICE-86A emulator searches the table for each reference using the search rules given earlier, deleting the first occurrence of each symbol name that fits the type of reference given.

Note that deleting a symbol from the ICE-86A symbol table makes that symbol inaccessible to the ICE-86A emulator but does not affect the program code.

To delete the entire ICE-86A symbol table and the statement number table, enter the command `REMOVE SYMBOL`.

To delete one or more modules, enter the following command:

```plaintext
REMOVE MODULE module-name [, module-name ]...
```

Removing a module removes all symbols and statement numbers in the module, but does not affect object code.

Example 1:

```plaintext
REMOVE MODULE ..MAIN
```

Example 2:

```plaintext
REM MOD ..MAIN, ..SUBR
```

The `TYPE` command allows you to assign or change the memory type of any symbol in the symbol table. The `TYPE` command is entered in the following format:

```plaintext
TYPE symbolic-reference = memory-type
```

The referenced symbol is assigned the memory type entered in the command.

Example:

```plaintext
TYPE ..MYPROG .SAM = WORD
```

The symbol `.SAM` now is memory type WORD.

The Set DOMAIN command establishes a specified module as the default module for statement numbers. The RESET DOMAIN command establishes the first module in the module table after the unnamed module as the default for statement numbers, if there is a module other than the unnamed module; otherwise it establishes the unnamed module as the default. This is the initial domain.

Setting the domain should be especially useful for avoiding having to use module names on statement numbers from a particular module while debugging that portion of the program.

When symbolic display is enabled, the ICE-86A emulator attempts to display values in pointer format in terms of symbols stored in the symbol table and statement numbers stored in the statement number table. Given an address `b:d` to represent, the ICE-86A emulator linearly searches first the symbol table and then the statement...
number table for symbols or statement numbers associated with base \( b \) and the largest displacement less than or equal to \( d \). If more than one such symbol or statement number is found, then the ICE-86A emulator displays the first located item.

The display is in the form:

\[
\text{module-name} \{ \text{symbol} \#\text{decimal-10} \} + \text{remainder} \text{ (if greater than 0)}
\]

where \( \text{remainder} \) is the number of bytes difference between \( d \) and the displacement associated with the symbol or statement number.

In the case of a memory display, only if an exact address match is found (\( \text{remainder} = 0 \)) is the symbolic information displayed. The display occurs on the line immediately preceding the normal address reference.

Example:

\[
\begin{align*}
* \text{BYTE} 100 &= 05H \\
* \text{DEF} .Z &= 100H \text{OF WORD} \\
* \text{BYTE} 100 .Z &= \\
\text{BYT} 0000:0100H &= 05H
\end{align*}
\]

In the case of a register display, an exact address match is not necessary (i.e., \( \text{remainder} \) does not have to equal 0). The symbolic information is displayed instead of the address.

Example:

\[
\begin{align*}
* \text{DEF} .Z &= 100H \text{OF POI} \\
* \text{GO} \text{ EMULATION BEGUN <esc>} \\
\text{EMULATION TERMINATED, CS:IP=} .Z + 053DH
\end{align*}
\]

Observe that the symbolic display is not affected by whether or not the symbol or memory reference is of type pointer; symbolic display occurs whenever a value is to be displayed in pointer format. If no symbol or statement number can be found that has associated with it an address with base equal to \( b \), then normal display occurs.

Symbolic display is initially disabled. To enable symbolic display, type ENABLE SYMBOLICALLY. To disable symbolic display again, type DISABLE SYMBOLICALLY.
**DEFINE Symbol Command**

**DEFINE** `[module-name] symbol = expression [OF memory-type ]`

Examples:

```plaintext
DEFINE ..MAIN .BEGIN = F3H OF BYTE
DEF .CAR = 0000:0F00H
DEF .VAR = 123T OF WOR
DEF .ENT1 = .VAR + 10 OF WOR
DEF .CAT2 = 0700:0050H OF POI
DEF ..SUBRA .CAT2 = 0000:00F0H OF POI
DEF .RE = 0001T OF REAL
```

**DEFINE**
A command keyword that tells the ICE-86A emulator to enter the new symbol in the appropriate module table, and assign the symbol the initial value given.

**module-name**
A sequence of contiguous alphanumeric characters, prefixed by a pair of periods (..) that references a program module.

**symbol**
A sequence of contiguous alphanumeric characters, prefixed by a period (.) that references a location in a symbol table.

**=**
The assignment operator.

**expression**
A numeric expression.

**OF**
A command modifier keyword denoting that a specification of memory type is to follow.

**memory-type**
A specification of the memory type of the symbol: BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, DREAL, or TREAL. If omitted, symbol has no type.
Display Symbols Command

SYMBOL

(module-name) symbol [symbol] ...

Examples:

SYMBOL
  .TEMP=0000:0001H
  MODULE ..MAIN
  .BEGIN=0800:0050H
  .VAR=0800:0100H OF BYT
  MODULE ..SUBR
  .PROG=0800:0069H
  .X=0800:0101H OF WOR

SYMBOL A command keyword that tells the ICE-86A emulator to display the entire ICE-86A symbol table, module by module.

module-name A sequence of continuous alphanumeric characters, prefixed by a pair of periods (..) that reference a program module.

symbol A sequence of contiguous alphanumeric characters, prefixed by a period (.) that references a location in a symbol table.
Display Statement Numbers Command

LINE

(module-name)#decimal-10

Examples:

LINE

#54
..MAIN#44

A command keyword that tells the ICE-86A emulator to display all statement numbers and associated absolute addresses in the current domain.

module-name A sequence of contiguous alphanumeric characters, prefixed by a pair of periods (..) that reference a program module.

# The 'number' sign designating the reference as a statement number.

decimal-10 The (source) statement number (a numeric constant). The default suffix is always decimal.
Display Modules Command

MODULE

Example:

MODULE

MODULE A command keyword that tells the ICE-86A emulator to display the names of all the modules currently in the ICE-86A module table.
Change Symbol Command

\[ \text{module-name | symbol [symbol ]... = expression [OF memory-type ]} \]

Examples:

```
..ABC = 2000H
..MAIN.DEF = AAFFH OF WOR
..SUBR.PARM = ..ABC + 10
..TEMP = ..ABC + ..MAIN.DEF OF WORD
..R = 1001H OF REAL
```

- **module-name**: A sequence of contiguous alphanumeric characters, prefixed by a pair of periods (..) that references a program module.
- **symbol**: A sequence of alphanumeric characters, prefixed by a period (.) that references a location in the symbol table.
- **=**: The assignment operator.
- **expression**: A numeric expression.
- **OF**: A command modifier keyword denoting that a specification of memory type is to follow.
- **memory-type**: A specification of the memory type of the changed symbol: BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, DREAL, or TREAL. If omitted, do not change symbol's type.
REMOVE Symbols Command

REMOVE [module-name | symbol | symbol]...[, [module-name | symbol | symbol]...]

REMOVE SYMBOL

REMOVE MODULE module-name [, module-name]...

Examples:

REMOVE .ABC
REMOVE ..MAIN.DEF
REMOVE .HIJ,.PARM1,.MAIN.TWO,.CARS,.CARS1..SUBR.XX
REMOVE SYMBOL
REMOVE MODULE ..MAIN...SUBR..CALC

REMOVE module-name | symbol | symbol A command keyword causing the symbols that follow to be deleted from the ICE-86A symbol table.

module-name A sequence of alphanumeric characters, prefixed by a pair of periods (..) that references a program module.

symbol A sequence of alphanumeric characters, prefixed by a period (.) that references a location in the symbol table.

SYMBOL A command modifier that tells the ICE-86A emulator to delete the entire current ICE-86A symbol table.

MODULE A command modifier that tells the ICE-86A emulator to delete all the symbols and lines of the named module from the ICE-86A tables but does not affect object code.
**TYPE Command**

TYPE [module-name] symbol [symbol]... = memory-type

Examples:

```
TYPE .ABC = POINTER
TYPE .MAIN.DEF = WOR
TYPE .SUBR.PARM..XX..YY = BYT
TYPE .R = REAL.
```

**TYPE**
A command keyword that allows the user to assign or change the memory type of any symbol in the symbol table.

**module-name**
A sequence of alphanumeric characters, prefixed by a pair of periods (..) that references a program module.

**symbol**
A sequence of alphanumeric characters prefixed by a period (.) that references a location in the symbol table.

**=**
The assignment operator.

**memory-type**
A specification of the memory type to be assigned to the referenced symbol: BYTE, WORD, SINTEGER, INTEGER, POINTER, REAL, DREAL, or TREAL.
Set DOMAIN Command

DOMAIN module-name

Example:

DOMAIN ..MAIN

DOMAIN A command keyword that causes the ICE-86A emulator to establish the named module as the default module for statement numbers.

module-name A sequence of alphanumeric characters prefixed by a pair of periods (..) that references a program module.
RESET DOMAIN Command

RESET DOMAIN

Example:

RESET DOMAIN

RESET A command keyword restoring its object to a reset condition.

DOMAIN A modifier keyword that causes the ICE-86A emulator to establish the first module after the unnamed module as the default module for statement numbers. If there are no named modules, the unnamed module is established as the default module.
ENABLE/DISABLE SYMBOLICALLY Command

\[
\begin{aligned}
&\{ \text{ENABLE} \} \quad \text{SYMBOLICALLY} \\
&\{ \text{DISABLE} \} \\
\end{aligned}
\]

Examples:

\[
\begin{aligned}
\text{ENABLE SYMBOLICALLY} \\
\text{DISABLE SYMBOLICALLY} \\
\end{aligned}
\]

ENABLE A command keyword that causes symbolic display to be enabled.

DISABLE A command keyword that causes symbolic display to be disabled.

SYMBOLICALLY Command modifier denoting that symbolic display is to be enabled/disabled.
Display Commands

This section presents the ICE-86A commands that allow you to reference and display the following systems elements:

- 8086 Processor Registers
- ICE-86A Status Registers
- 8086 Pin Signals
- Memory
- Ports
- Status Flags
- RQGT and Bus Status

The following commands are discussed in this section:

<table>
<thead>
<tr>
<th>Command</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display Processor and Status Registers</td>
<td>Display the current contents of any of the 8086 processor registers and ICE-86A status registers.</td>
</tr>
<tr>
<td>Display CAUSE</td>
<td>Display strings representing the state of the CAUSE register.</td>
</tr>
<tr>
<td>Display Memory</td>
<td>Display the contents of a range of memory.</td>
</tr>
<tr>
<td>Display I/O</td>
<td>Display the contents of a range of I/O locations.</td>
</tr>
<tr>
<td>Display STACK</td>
<td>Display the contents of the user's stack.</td>
</tr>
<tr>
<td>Display Boolean</td>
<td>Display boolean values.</td>
</tr>
<tr>
<td>Display NESTING</td>
<td>Display the start and return address of all currently active procedures.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Display numeric constant or expression in all five possible output radixes.</td>
</tr>
<tr>
<td>Display RQGT</td>
<td>Display whether Request/Grant lines operate continuously or only while in emulation mode.</td>
</tr>
<tr>
<td>Display BUS</td>
<td>Display what device currently controls the system bus.</td>
</tr>
</tbody>
</table>

Discussion

Registers

The 8086 register structure contains three files of four 16-bit registers and a set of miscellaneous registers. The three files of registers are the general register file, the pointer and index file, and the segment register file. The miscellaneous set consists of the instruction pointer, flag register, CAUSE register, OPCODE register, PIP register, TIMER register, HTIMER register, and BUFFERSIZE register. The register structures are described in the following paragraphs.
### Table 7-9. Classes of Hardware Elements

<table>
<thead>
<tr>
<th>Class Name</th>
<th>Hardware Elements</th>
</tr>
</thead>
<tbody>
<tr>
<td>general-register</td>
<td>16-bit work register</td>
</tr>
<tr>
<td>pointer-register</td>
<td>16-bit address register</td>
</tr>
<tr>
<td>index-register</td>
<td>16-bit address register</td>
</tr>
<tr>
<td>segment-register</td>
<td>16-bit segment reference register</td>
</tr>
<tr>
<td>status-register</td>
<td>8- and 16-bit status registers</td>
</tr>
</tbody>
</table>

**General Register File.** The RAX, RBX, RCX, and RDX registers compose the General Register File. These registers participate interchangeably in 8086 arithmetic and logical operations. These registers are assigned the following mnemonics:

- RAX: Accumulator
- RBX: Base Register
- RCX: Count Register
- RDX: Data Register

The general registers are unique within the 8086 as their upper and lower bytes are individually addressable. Thus the general registers contain two 8-bit register files called the H file and L file as illustrated below:

![General Register File](image)

**General Register File**

**Pointer and Index Register File.** The BP, SP, SI, and DI set of 16-bit registers is called the Pointer and Index Register File. The registers in this group are similar in that they generally contain offset addresses used for addressing within a segment. They can participate interchangeably in 16-bit arithmetic and logical operations. They are also used in address computation. The mnemonics associated with these registers are:

- SP: Stack Pointer
- BP: Base Pointer
- SI: Source Index
- DI: Destination Index

The pointer and index registers are illustrated below:

![Pointer and Index Register File](image)
Segment Register File. The CS, DS, SS, and ES registers constitute the Segment Register File. These registers provide a significant function in the memory addressing mechanisms of the 8086. They are similar in that they are used in all memory address computations. The mnemonics associated with these registers are:

- **CS**: Code Segment Register
- **DS**: Data Segment Register
- **SS**: Stack Segment Register
- **ES**: Extra Segment Register

The contents of the CS register define the current code segment. All instruction fetches are taken to be relative to CS using the instruction pointer (IP) as an offset.

The contents of the DS register define the current data segment. All data references except those involving BP, SP, or DI in a string instruction, are taken by default to be relative to DS.

The contents of the SS register define the current stack segment. All data references which implicitly or explicitly involve SP or BP are taken by default to be relative to SS.

The contents of the ES register define the current extra segment. The extra segment has no specific use, although it is usually treated as an additional data segment.

The segment registers are illustrated below:

```
15   0
CS: __________________________
DS: __________________________
SS: __________________________
ES: __________________________
```

**Status Register**

The instruction pointer, flag register, CAUSE register, OPCODE register, PIP register, TIMER register, HTIMER register, BUFFERSIZE register, UPPER register, and LOWER register constitute the status register set. These registers provide a variety of functions to the emulator. These registers are assigned the following mnemonics:

- **IP**: Instruction Register
- **RF**: Flag Register
- **CAUSE**: CAUSE Register
- **OPCODE**: OPCODE Register
- **PIP**: Previous Instruction Register
- **TIMER**: TIMER Register
- **HTIMER**: HTIMER Register
- **BUFFERSIZE**: BUFFERSIZE Register
- **UPPER**: UPPER Register
- **LOWER**: LOWER Register

The content of the IP register defines the offset to the CS register in instruction address computations. The Flag Register contains the status flag values. The CAUSE register is used to retain the cause of the last break in emulation. The OPCODE register stores the opcode fetched in the last instruction-fetch cycle in trace data. The Previous Instruction Register is used to store the displacement part
of the address of the last instruction-fetch in trace data. TIMER contains the lower-order 16 bits of the 2-MHz timer indicating how long emulation has run (read only). HTIMER contains the high-order 16 bits of the timer (read only). BUFFERSIZE contains the count (displayed in decimal only) of frames of valid trace data collected in the trace buffer (16 bit, read only). The UPPER register contains the highest available address in ICE-86A workspace below the symbol table. The LOWER register contains the lowest address available in ICE-86A workspace above the ICE software.

The status registers are illustrated below:

```
15  7  0
IP:  
RF:  
CAUSE:  
OPCODE:  
PIP:  
TIMER:  
HTIMER:  
BUFFERSIZE:  
UPPER:  
LOWER:  
```

**Status Registers**

The Flag Register (RF) contains nine status values, each one a bit in length. The following mnemonics are assigned to each of the status values in the register:

AFL: Auxiliary-carry
CFL: Carry
DFL: Direction
IFL: Interrupt-enable
OFL: Overflow
PFL: Parity
SFL: Sign
TFL: Trap
ZFL: Zero

AFL is set if an instruction caused a carry out of bit 3 and into bit 4 of a resulting value. CFL is set if an instruction caused a carry or a borrow out of the high order bit. DFL controls the direction of the string manipulation instructions. IFL enables or disables external interrupts. OFL is used to denote an overflow condition in a signed arithmetic operation. SFL is used to indicate the sign of the result of an operation. TFL is used to place the processor in a single-step mode for program debugging. ZFL is used to indicate a zero valued result of an instruction. The position of the status bits in the RF Register are shown below:

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
OFL DFL IFL TFL SFL ZFL AFL PFL CFL
```

**Flag Registers**
ICE-86A Interrogation and Utility Commands

The CAUSE Register is used to store the cause for the last break in emulation. The byte returned by the "Read Break Cause" hardware command contains the following bit values: if bit = 1, then the specified condition is true, otherwise false. Each bit has associated with it a message that is displayed if the bit is true when the software command, CAUSE, is entered.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Condition</th>
<th>String</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Breakpoint 0 matched</td>
<td>'BR0'</td>
</tr>
<tr>
<td>1</td>
<td>Breakpoint 1 matched</td>
<td>'BR1'</td>
</tr>
<tr>
<td>2</td>
<td>Both breakpoints matched sequentially</td>
<td>'SEQ'</td>
</tr>
<tr>
<td>3</td>
<td>Guarded memory access occurred</td>
<td>'GUARD'</td>
</tr>
<tr>
<td>4</td>
<td>User aborted processing</td>
<td>'ABORT'</td>
</tr>
<tr>
<td>5</td>
<td>Timeout on user READY</td>
<td>'RDYTO'</td>
</tr>
<tr>
<td>6</td>
<td>Timeout on user HOLD</td>
<td>'HLDTO'</td>
</tr>
<tr>
<td>7</td>
<td>External Break</td>
<td>'EXTRN'</td>
</tr>
</tbody>
</table>

BR0 and BR1 occur when emulation is halted due to matching the condition set in the corresponding break register. Use of the breakpoint registers is discussed in Chapter 6. SEQ occurs when emulation is halted due to matching both breakpoint registers during the same instruction. For example, BR0 can be set for the address of an instruction while BR1 is set for the value at that address, i.e., the instruction opcode. Then, when the specified instruction is fetched from the specified address, SEQ is the break condition displayed. GUARD occurs when memory that was not mapped is accessed. Memory mapping is discussed in Chapter 7. ABORT occurs when the user presses the escape key to halt emulation. RDYTO occurs when emulation is halted because of a ready timeout error. See Chapter 6 and Appendix B. HLDTO occurs when emulation is halted because of a hold timeout error. See Appendix B. EXTRN occurs when the user halts emulation through the external break line in the buffer box. See Chapter 1 for a description of this line.

Pin References

In addition to the status registers, the ICE-86A emulator provides access to eight 8086 pins. The following mnemonics are assigned to reference the 8086 processor pins shown below:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>8086 Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDY</td>
<td>READY</td>
</tr>
<tr>
<td>NMI</td>
<td>NMI</td>
</tr>
<tr>
<td>TEST</td>
<td>TEST</td>
</tr>
<tr>
<td>HOLD</td>
<td>HOLD</td>
</tr>
<tr>
<td>RST</td>
<td>RESET</td>
</tr>
<tr>
<td>MN</td>
<td>MN/MX</td>
</tr>
<tr>
<td>IR</td>
<td>INTR</td>
</tr>
<tr>
<td>RQGT, BUS</td>
<td>RQ/GT0, RQ/GT1 (HOLD, HLDA)</td>
</tr>
</tbody>
</table>

General Formats for Numeric Values

The ICE-86A emulator displays numeric values in a variety of formats depending upon the type of the numeric value. Table 7-10 defines the display formats for each of the non-real numeric types.
Interrogation and Utility Commands

Table 7-10. Numeric Value Display Formats

<table>
<thead>
<tr>
<th>Type</th>
<th>Class Name</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>byte</td>
<td>An 8-bit value displayed in the current base.</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>sinteger</td>
<td><em>sign byte-number</em> (short integer number)</td>
</tr>
<tr>
<td>WORD</td>
<td>word</td>
<td>A 16-bit value displayed in the current base.</td>
</tr>
<tr>
<td>INTEGER</td>
<td>integer</td>
<td><em>sign word</em></td>
</tr>
<tr>
<td></td>
<td>sign</td>
<td>+ : -</td>
</tr>
<tr>
<td></td>
<td>bit</td>
<td>0 : 1</td>
</tr>
<tr>
<td>POINTER</td>
<td>pointer</td>
<td>base : <em>displacement</em> H</td>
</tr>
<tr>
<td></td>
<td>base</td>
<td>4 hexadecimal digits (the base value of pointer)</td>
</tr>
<tr>
<td></td>
<td>displacement</td>
<td>4 hexadecimal digits (the displacement value of pointer)</td>
</tr>
</tbody>
</table>

If the high order bit of an INTEGER or SINTEGER is 1, the numeric value is complemented and the sign is set negative ("-"'). For example, FFH is displayed as -01H as SINTEGER and F000H is displayed as -0FFFH as INTEGER.

In base ASCII, a pair of apostrophes enclose a single character in the case of a byte value or encloses two characters if a word value is to be displayed. In the case of a word, the high order byte appears on the left of the character pair.

In the four numeric bases, the BYTE and WORD values have a suffix and sufficient leading zeroes to contain the following number of digits.

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Decimal</th>
<th>Octal</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>2</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>WORD</td>
<td>4</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

The real numeric types are REAL, DREAL, and TREAL. In general, these types share the same characteristics. Any real value is entered in decimal base (no matter what the current base is), may be preceded by a sign, and must consist of at least a single digit followed by a decimal point. The decimal point may be followed, in order, by several more digits, the letter E (flagging the start of an exponent), a sign, and a few more digits representing the magnitude of the exponent. Signs are optional; their absence is interpreted as meaning a positive value. Exponent digits cannot be entered without the letter E preceding them, and the letter E cannot be entered without at least one digit preceding it and one digit directly following it.

Examples:

*REA 100H = 2., 52., 124341.23E27, -1.2307, + 4.00172E-25, 123243.0E12

The display of real values follows the same rules as their entry, with the added restrictions that only one digit precedes the decimal point, the maximum allowable number of digits directly follows the decimal point, and there is always a signed exponent value.
Example:

*REA 100 LEN 6
REA 0000:0100H=+2.00000000E+0 +5.20000000E+1
REA 0000:0108H=+1.2341231E+32 -1.23970002E+0
REA 0000:0110H=+4.00117203E-25 +1.23243004E+17

The real numeric types differ both in the precision and the magnitude of the absolute values they may represent. The maximum number of digits that may surround the decimal point and follow the letter E varies for each of the real types. Their format is displayed below:

REAL = <sign> <digit> . <eight digits> E <sign> <two digits>
DREAL = <sign> <digit> . <sixteen digits> E <sign> <three digits>
TREAL = <sign> <digit> . <seventeen digits> E <sign> <four digits>

The minimum positive and negative values (the values closest to zero) and the maximum positive and negative values (the values closest to infinity) are shown in the chart below in normalized form:

<table>
<thead>
<tr>
<th>Minimum Positive and Negative Values</th>
<th>Maximum Positive and Negative Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>REAL ±1.75494356E-38</td>
<td>±3.40282347E + 38</td>
</tr>
<tr>
<td>DREAL ±2.2250738565072014E-308</td>
<td>±1.7976931348623157E + 308</td>
</tr>
<tr>
<td>TREAL ±3.36210314311209351E-4932</td>
<td>±1.18973149535723176E + 4932</td>
</tr>
</tbody>
</table>

If the maximum values (positive or negative) are exceeded, an overflow error message is displayed:

ERR BF: REAL NUMBER OVERFLOW

However, if the minimum values (positive or negative) are exceeded, no error message is displayed and the value 0 is used.

NOTE

The ICE-86A emulator does not support expressions containing real values. While real values may be entered into memory or displayed from memory, no arithmetic can be performed involving them.

The Display Processor and Status Register Command allows you to display any of the 8-bit and 16-bit registers, the status flags and 8086 pin values. All referenced items are displayed on one line separated by spaces. However, if any displayed value would extend beyond column 80, a new line of display is initiated. Each reference is displayed according to the appropriate format shown below. The names are truncated to three characters.

8-bit-register-name = byte
16-bit-register-name = word
status-flag-name = bit
pin-name = bit

Example 1:

*RAX, RBH, SP, CAUSE, AFL, HTIMER, BUFFERSIZE
Display:

\[ \text{RAX}=0001\text{H} \quad \text{RBH}=2\text{FH} \quad \text{SP}=\text{FFE7H} \quad \text{CAU}=\text{NONE} \quad \text{AFL}=1 \quad \text{HTI}=008\text{EH} \quad \text{BUF}=\text{D1A2H}\text{H} \]

Example 2:

*RREGISTER

Display:

\[ \text{RAX}=0000\text{H} \quad \text{RBX}=00A2\text{H} \quad \text{RCX}=0001\text{H} \quad \text{RDX}=0010\text{H} \quad \text{SP}=000\text{AH} \quad \text{BP}=0000\text{H} \quad \text{SI}=0123\text{H} \quad \text{DI}=0000\text{H} \quad \text{CS}=0000\text{H} \quad \text{DS}=\text{FF1E}\text{H} \quad \text{SS}=0000\text{H} \quad \text{ES}=0000\text{H} \quad \text{RF}=0000\text{H} \quad \text{IP}=\text{FABCH} \]

Example 3:

FLAG

Display:

\[ \text{CLF}=0 \quad \text{PFL}=0 \quad \text{AFL}=0 \quad \text{ZFL}=0 \quad \text{SFL}=0 \quad \text{TFL}=1 \quad \text{IFL}=0 \quad \text{DFL}=0 \quad \text{OFL}=0 \]

Example 4:

PIN

Display:

\[ \text{RDY}=1 \quad \text{NMI}=0 \quad \text{TES}=1 \quad \text{HOL}=0 \quad \text{RST}=0 \quad \text{MN}=1 \quad \text{IR}=0 \]

Example 5:

UPPER

Display:

\[ \text{UPP}=\text{F680H} \]

In the case of the \textit{CAUSE} register, the appropriate messages are displayed instead of the actual value stored in the register. (If \textit{CAUSE} is typed prior to running emulation, then the string 'NONE' is returned.) No more than one string can be displayed at any given time (there can be only one cause for emulation halt at any given time).

Examples:

\begin{verbatim}
CAUSE
CAU=NONE
GO
EMULATION BEGUN <esc>
EMULATION TERMINATED, CS:IP = <XXXXH>+<XXXXH>
CAUSE
CAU=ABORT
\end{verbatim}

The \textit{CAUSE} register, however, can still be used as part of expressions; in this context, the actual value stored in the \textit{CAUSE} register is accessed.

Examples:

\begin{verbatim}
CAU
CAU=ABORT
\end{verbatim}
The Display Memory command enables you to display a range of one or more memory locations. When displaying memory, the format of the display depends upon the memory type, given either explicitly by a mem-type or implicitly by the type of a symbol in a typed-memory-reference. For example, suppose that ten consecutive bytes of memory contain A5H, 81H, 34H, 0C0H, 15H, 0FFH, 77H, 86H, 45H, and 54H. The following are sample outputs in each of the four bases: hexadecimal, decimal, octal and binary:

<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Hexadecimal</th>
<th>Decimal</th>
<th>Octal</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>A5H</td>
<td>165T</td>
<td>245Q</td>
<td>10010101Y</td>
</tr>
<tr>
<td>WORD</td>
<td>81A5H</td>
<td>33169T</td>
<td>100645Q</td>
<td>1000000110100101Y</td>
</tr>
<tr>
<td>INTEGER</td>
<td>-5BH</td>
<td>-91T</td>
<td>-133Q</td>
<td>-10101011Y</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>-7E5BH</td>
<td>-32347T</td>
<td>-77133Q</td>
<td>-011111101011011Y</td>
</tr>
<tr>
<td>POINTER</td>
<td>C034:81A5H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DREAL</td>
<td></td>
<td>-1.6921176799917261E-277</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TREAL</td>
<td></td>
<td>+2.32856798329006744E+1562</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In addition to displaying real numeric values, there are three character strings that may be displayed for real values under special circumstances. These are "++", "--", ".." which refer, respectively, to positive infinity, negative infinity, and not a number (NAN).

The user cannot enter these character symbols (++, --, and ..) directly as values for real numbers. However, infinity can be entered indirectly by typing the byte value of the representation of a floating point number that overflows the intended real numeric data type. The following examples illustrate how this can be done when REAL is the intended data type. The overflow value can be entered with the BYTE command.

```
* BYTE 0 = 0, 0, 80, 7F
* REAL
  REA 0000:0000H=++
```

The result in this case is positive infinity.

```
* BYTE 0003H=0FFH
* REAL
  REAL 0000:0000H=--
```

Changing the MSB to 0FFH changes the sign to produce negative infinity.

```
* BYTE 0000H=0FFH, 0FFH, 0FFH, 0FFH
* REAL
  REA 0000:0000H=..
```

Storing binary 1 in all four bytes results in NAN or not a number.

Usually, these conditions occur when the 8087 NDP is used with the 8086. The 8087 may return infinity as the overflow result of a computation or as the result of a divide by zero computation. A NAN may be generated by the 8087 as an indefinite result, for example, when an uninitialized variable is detected.
These data types are discussed in detail in *The 8086 Family User's Manual Numerics Supplement*, Manual Order Number 121586. Further information on real data-type memory storage is also available in “Set Memory and Port Content Commands” in Chapter 7.

The Display memory command permits you to display more than one line of memory values. Each line of display contains the memory address of the first value displayed on that line followed by a maximum number of values as indicated by Table 7-11.

<table>
<thead>
<tr>
<th>Table 7-11. Display Values Per Line</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Hexadecimal</strong></td>
</tr>
<tr>
<td>BYTE</td>
</tr>
<tr>
<td>WORD</td>
</tr>
<tr>
<td>SINTEGER</td>
</tr>
<tr>
<td>INTEGER</td>
</tr>
<tr>
<td>POINTER</td>
</tr>
</tbody>
</table>

Table 7-1 refers only to non-real memory types. Real memory types—REAL, DREAL, and TREAL—display only in decimal base and always display a maximum of two values per line.

REAL, DREAL, and TREAL values can be accessed and modified independent of the present base; BASE = T is always implied for REALs.

Following are examples of memory display in all four bases. As displays of real numeric type memory will always appear in decimal format, no matter what the current base is, examples of REAL, DREAL, and TREAL will be given only in the section where BASE=T; this is not meant to imply that real values cannot be accessed when BASE is not set to T.

Assume that the following memory locations contain the values shown below (in hexadecimal):

<table>
<thead>
<tr>
<th>Address</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000H</td>
<td>00H 41H 42H 43H 45H 20H 30H 3DH 74H 68H 65H 72H 20H 43H 61H 6CH</td>
</tr>
<tr>
<td>00010H</td>
<td>69H 66H 6FH 72H 6EH 69H 61H 0DH 0AH 20H 20H 20H 20H 20H 20H</td>
</tr>
<tr>
<td>00020H</td>
<td>20H 20H 20H 6CH 61H 77H 20H 70H 72H 6FH 76H 69H 64H 65H 64H 20H</td>
</tr>
<tr>
<td>00030H</td>
<td>66H 6FH 72H 20H 70H 72H 6FH 67H 72H 61H 6DH 73H 20H 6FH 66H 20H</td>
</tr>
<tr>
<td>00040H</td>
<td>74H 68H 69H 73H 20H 73H 6FH 72H 74H 6EH 20H 20H 54H 68H 69H 73H</td>
</tr>
</tbody>
</table>

The following commands display the above memory values with BASE = H:

**Example 1:**

BYTE 0000:0030

Display:

BYT 0000:0030H=66H
Example 2:

BYT 0:30 TO 0:3F

Display:

BYT 0000:0030H=66H 6FH 72H 72H 72H 6FH 67H 72H 61H 6DH 73H 20H 6FH 66H 20H

Example 3:

WORD 0000:30

Display:

WOR 0000:0030H=6F66H

Example 4:

WORD 0:30 LEN 10H

Display:

WOR 0000:0030H=6F66H 2072H 7270H 676FH 6172H 736DH 6F20H 2066H
WOR 0000:0040H=6874H 7369H 7320H 726FH 2E74H 2020H 6854H 7369H

Example 5:

POINTER 0:30

Display:

POI 0000:0030H=2072:6F66H

Example 6:

POI 0:30 TO 0:3C

Display:


Example 7:

POI 0:30 TO 0:50

Display:

POI 0000:0040H=7369:6874H 726F:7320H 2020:2E74H 7369:6854H
POI 0000:0050H=756F:6420H

The following examples illustrate display in decimal (BASE=T):

Example 8:

BYTE 0000:0030

Display:

BYT 0000:0030H=102T
Example 9:

BYT 0:30 TO 0:3F

Display:

BYT 0000:0030H=102T 111T 114T 032T 112T 114T 11T 103T
BYT 0000:0040H=114T 097T 109T 115T 032T 111T 102T 032T

Example 10:

WORD 0:30

Display:

WOR 0000:0030H=28518T

Example 11:

WORD 00:30 TO 00:4E

Display:

WOR 0000:0030H=28518T 08306T 29296T 26479T 24946T 29549T 28448T 08294T
WOR 0000:0040H=26740T 29545T 29472T 29295T 11892T 08224T 26708T 29545T

Example 12:

POINTER 0:30

Display:

POI 0000:0030H=2072:6F66H

Example 13:

POINTER 0:30 TO 0:3C

Display:

(same as Example 6.)

Example 14:

REAL 0:30

Display:

REA 0000:0030H=+2.05350560E-19

Example 15:

REAL 0:30 TO 0:3F

Display:

REA 0000:0030H=+2.05350560E-19 +1.13075659E+24
REA 0000:0038H=+1.88072324E+31 +1.95185260E-19
Example 16:

DREAL 0:30 TO 0:3F
Display:

DRE 0000:0030H=+1.7514059685946888E+190 +1.3385686327532207E−152

Example 17:

TREAL 0:30 TO 0:3F
Display:

TRE 0000:0030H=+0.42394727402142709E+2578 +0.11708909595879081E+3963

The following examples illustrate memory displays in octal (BASE=Q).

Example 18:

BYTE 0000:0030
Display:

BYT 0000:0030H=146O

Example 19:

BYTE 0:30 LEN 10H
Display:

BYT 0000:0030H=146O 157O 162O 040O 160O 162O 57O 147O
BYT 0000:0040H=162O 141O 155O 163O 040O 157O 146O 040O

Example 20:

WOR 0:30
Display:

WOR 0000:0030H=067546Q

Example 21:

WORD 0:30 LEN 10H
Display:

WOR 0000:0030H=067546Q 020162Q 071160Q 063557Q
WOR 0000:0038H=060562Q 071555Q 067440Q 020146Q
WOR 0000:0040H=064164Q 071551Q 071440Q 071157Q
WOR 0000:0048H=027164Q 020040Q 064124Q 071551Q

Example 22:

POINTER 0:30 LEN 0D
Display:

(same as Example 6.)

The following examples illustrate memory displays in binary (BASE=Y).

Example 23:

BYTE 0:30

Display:

BYT 0000:0030H=0110010Y

Example 24:

BYTE 0:30 TO 0:3F

Display:

BYT 0000:0030H=0110010Y 01101111Y 01110010Y 00100000Y
BYT 0000:0034H=01101000Y 01110010Y 01101111Y 01100111Y
BYT 0000:0038H=01101110Y 01100001Y 01110111Y 01100110Y
BYT 0000:003CH=00100000Y 01101011Y 01100110Y 00100000Y

Example 25:

WOR 0:30

Display:

WOR 0000:0030H=0110111101100110Y

Example 26:

WOR 0:30 LEN 10H

Display:

WOR 0000:0030H=0110111101100110Y 0010000001110010Y
WOR 0000:0034H=0111001001110000Y 011010001110000Y
WOR 0000:0038H=0110111011111011Y 0110001011110110Y
WOR 0000:003CH=01101111100010000Y 0010000001101111Y
WOR 0000:0040H=0110100011110000Y 0110100011110000Y
WOR 0000:0044H=0110111110111111Y 0110100011110000Y
WOR 0000:0048H=0010110010111000Y 0010000000100000Y
WOR 0000:004CH=0110100001010100Y 01110101101001Y

Example 27:

POINTER 0:30

Display:

POI 0000:0030H=2072:6F66H (Always displayed in hexadecimal.)

The Display I/O command enables you to display byte ports (PORT) and word ports (WPORT) in a manner similar to the Display memory command. Single port contents or the contents of a range of ports may be displayed. However, only a
single integer is required to specify the port address. The following examples illustrate the Display I/O command. The implied suffix in these examples is H (hexadecimal) for address specification.

Example 1:

BASE = Y
PORT 120H

Display:

POR 0129H=10111111Y

Example 2:

PORT 120 LEN 10

Display:

POR 0120H=10111111Y 10111111Y 10111111Y 01111111Y 01111111Y
POR 0124H=10111111Y 10111111Y 10111111Y 01111111Y 01111111Y
POR 0128H=10111111Y 10111111Y 10111111Y 01111111Y 01111111Y
POR 012CH=10111111Y 10111111Y 10111111Y 01111111Y 01111111Y

Example 3:

BASE = Q
PORT 120

Display:

POR 0120H=277Q

Example 4:

PORT 120 TO 12F

Display:

POR 0120H=2270 277Q 277Q 177Q 277Q 177Q 277Q 177Q 277Q 177Q
POR 0128H=277Q 177Q 277Q 177Q 277Q 177Q 277Q 177Q

Example 5:

BASE = T
PORT 120

Display:

POR 0120H=191T

Example 6:

PORT 120 TO 12F

Display:

POR 0120H=191T 127T 191T 127T 191T 127T 191T 27T
POR 0128H=191T 127T 191T 127T 191T 127T 191T 127T
Example 7:

BASE = H
PORT 120

Display:

POR 0120H=BFH

Example 8:

PORT 120 TO 12F

Display:

POR 0120H=BFH 7FH BFH 7FH BFH 7FH BFH 7FH BFH 7FH BFH 7FH BFH 7FH

Example 9:

BASE = Y
WPORT 120

Display:

WPO 0120H=011110111011111Y

Example 10:

WPORT 120 TO 12E

Display:

WPO 0120H=011110111011111Y 011111111011111Y
WPO 0124H=0111111110111111Y 0111101110111111Y
WPO 0128H=0111111110111111Y 0111101110111111Y
WPO 012CH=0111111111111111Y 0111101110111111Y

Example 11:

BASE = O
WPORT 120

Display:

WPO 0120H=0776770

Example 12:

WPORT 120 TO 13E

Display:

WPO 0120H=077677Q 077677Q 077677Q 075677Q 075677Q 075677Q 075677Q 075677Q
WPO 0130H=077677Q 077677Q 075677Q 075677Q 075677Q 075677Q 075677Q 075677Q

Example 13:

BASE = T
WPORT 120
Display:
   WPO 0120H=32703T

Example 14:
   WPORT 120 TO 13E

Display:
   WPO 0120H=32703T 32703T 32703T 31679T 32703T 31679T 32703T
   WPO 0130H=32703T 32703T 31679T 32703T 31679T 32703T

Example 15:
   BASE = H
   WPORT 120

Display:
   WPO 0120H=7FBFH

Example 16:
   WPORT 120 TO 13E

Display:
   WPO 0120H=7FBFH 7FBFH 7FBFH 7BBFH 7FBFH 7BBFH 7FBFH
   WPO 0130H=7FBFH 7BBFH 7FBFH 7BBFH 7FBFH 7BBFH 7FBFH

The Display STACK causes the top \( n \) words of the user’s stack (i.e., user memory pointed at by SS:SP) where \( n \) is an integer value in the command that specifies the number words in the stack to be displayed.

Example:
   STACK 10

Display:
   WOR 0000:0000H=4100H 4342H 2045H 3D30H 6874H 265H 4320H 6C61H
   WOR 0000:0010H=6669H 726FH 696EH 0061H 200AH 2020H 2020H 2020H

The Display Boolean command is used to display the boolean value of an integer value contained in the command:

Example:
   BOOL FFH

Display:
   TRUE

Example:
   BOOL !X = !Y
The Display NESTING Command

The Display NESTING command enables you to display the starting and return addresses of all procedures that are currently active. The user is scanned for procedure starting and return addresses as follows (all references to stack manipulations are restricted to the scope of the nesting module only):

1. Set \( b = CS \)
2. Set \( d = SP \) (word at the top of the user stack). If the 5 bytes from \((b,d-5)\) through \((b,d-1)\) can be interpreted as a short call (direct or indirect) (2,3, or 4 bytes), then \( b,d \) is assumed to be a return address.
3. Set \( \text{WORD} temp\!b:d = \) next word on the user stack. If the 5 bytes from \((temp\!b-d)\) through \((temp\!b,d-1)\) can be interpreted as a long call (direct or indirect) (2,3,4 or 5 bytes), INT (1 or 2 bytes), or INTO, then \( b,d \) (and the next word in the stack for INT and INTO) can be assumed to be a return address.
4. The return address, type of call (i.e., short call direct), INT, or INTO, and the starting address (for direct only) are displayed.

The above procedure is repeated until 16 iterations fail to find a return address or the stack memory enters guarded memory. Care should be taken in using this command as the above method is susceptible to error.

The EVALUATE Command

The EVALUATE command handles the arithmetic computation involved in translating integers from one radix to another and computes the 20-bit address of a pointer. This command has the form EVALUATE expr, where expr is any numeric constant or numeric expression. The expr can also be a predefined reference keyword such as UPPER or LOWER, or it can be an expression containing reference keywords. Upon receiving this command, the ICE-86A emulator evaluates any expression to a single number. If it is an integer, it displays the result in the four bases Y, Q, T, and H, and the corresponding ASCII characters, all on one line. For ASCII, the characters are enclosed in single quotes (''); printing characters are displayed (ASCII codes 20H through 7EH after bit 7 is masked off), while non-printing characters are suppressed.

When the EVALUATE command is followed by the keyword 'SYMBOLICALLY' (preceding the carriage return), the numeric value output by the command is displayed as a symbol or statement number plus a remainder. The ICE-86A symbols and statement numbers are searched to find the one with the same base whose value is closest to but not greater than the value being output. In the event that a symbol and a statement number have the same value, the symbol is used. The value is then displayed as either the selected symbol plus a numeric-constant or the selected statement number plus a numeric-constant, where the numeric-constant is the remainder in the current output base. If no symbol or statement number has a value less than or equal to the number being output, the value is output as a numeric-constant. If the remainder is zero, the numeric constant is omitted.

If the numeric expression has a non-zero base, the value is displayed as a pointer (base:disp).

Here are several examples of the use of the EVALUATE command, with the display produced by each one.
Example 1:

EVALUATE 123T

Display:

1111011Y 173Q 123T 7BH ','

Example 2:

EVA FFH + 256T

Display:

11111111Y 777Q 511T 1FFH ""

Note that the addition was performed first, then the result was displayed in the four bases. The result contained only non-printing ASCII characters, displayed as empty quotes.

Example 3:

EVA 111:0222H SYMBOLICALLY

Display:

0111:0222H

This example assumes that no symbol or statement number match.

Example 4:

EVA 111:222H SYM

Display:

.MOD1.SAM + 0021H

This example assumes that a matching symbol with an address at 111:201 has been selected.

Example 5:

EVA UPPER-LOWER

Display:

110110010111Y 154240Q 6935T 1817H()

This command will display the difference between UPPER and LOWER, which will be the total memory available for symbols and macro expansion. The display will be in all bases.

NOTE

The EVALUATE command does not process real values. That is, real numbers in decimal base cannot be translated by the ICE-86A emulator into binary, octal, or hexadecimal, or corresponding ASCII characters. Attempting to evaluate a real number produces an error message.
The Disassembly Command

The Disassembly Command allows the user to display instructions in memory in disassembled format. (See Display of Trace Data in Instruction Mode, Chapter 6, for definition of format.) The syntax of the command appears below:

```
DASM address [TO address LENGTH length]
```

The user may specify a single address, or a partition of addresses, to be disassembled and displayed.

The DEFINE DASM Command

The DEFINE DASM Command is intended to support disassembly of opcodes normally executed by an 8087 Numeric Data Processor. The command alerts the ICE-86A disassembler to the hardware/software configuration of the user prototype application system as it impacts floating point instruction handling. The syntax of the command is given below:

```
DEFINE DASM {86 87 EMULATOR}
```

Initially, DASM is set to “86”; this indicates to the disassembler that no special floating point hardware or software exists with the 8086 processor, i.e., no special interpretation of 8086 ESCape or INTerrupt instructions is required of the disassembler in this setting. If the user combines an 8087 NDP with the 8086 CPU, then DASM should be defined as “87”; the disassembler then interprets ESCape instructions as floating point instructions. If the user combines the 8087 emulator software package with the 8086 CPU, then DASM should be defined as “EMULATOR”; the disassembler then interprets INTerrupt instructions as floating point instructions.

NOTE

The operator should not display trace when TRA=INS while DASM is defined as “EMULATOR” (i.e., the user’s application system is based on an 8086 CPU in local mode with the software emulator for the 8087 NDP). The trace facility is not capable of interpreting INTerrupt instructions properly in this system configuration. That is, when the trace buffer is disassembled, it will show that an FP instruction has been executed but the operand values will be wrong and the trace will be out of synchronization with the actual instruction stream which can be misleading to the user.

The user should also be aware that when DASM is defined as “87” (i.e., the user’s application system is based on an 8086 CPU in local mode with the hardware 8087 NDP), then the trace facility will not record bus activities while the 8087 NDP controls the system bus. (As a general principle, the trace facility is incapable of recording bus activities whenever a device other than the ICE-86A emulator controls the system bus.)
Display Processor and Status Registers Command

\[
\{ \text{REGISTER, FLAG, PIN} \}.
\]

Examples:

- UPPER
- RAX
- RBH, SI, AFL, HOL
- REGISTER
- R
- FLA
- PIN
- BUS

**reference** Any of the reference keywords that reference processor registers, status registers, and pins. Also can include memory and I/O in list.

**REGISTER** A command keyword requesting the display of the thirteen 16-bit 8086 registers and RF.

**FLAG** A command keyword requesting the display of the nine status flags.

**PIN** A command keyword requesting the display of the contents of the seven input pins.
Display Memory Command

```
memory-designator address [TO address

LENGTH length]
```

Examples:

BYTE 1000:100H
WORD 0:123 TO 0:200
SIN 100:0 LENGTH 200
INT 200:200
POINTER 200:200
POI 200:200 TO 200:2FE

- **memory-designator**
  - One of the following keywords that specify the size and type of memory referenced:
    - **BYTE**
      - A 1-byte (8-bit) integer value.
    - **WORD**
      - A 2-byte (16-bit) integer value.
    - **SINTEGER**
    - **INTEGER**
      - A 2-byte (16-bit) integer value.
    - **POINTER**
      - A 4-byte (two 16-bit integer) value.
    - **REAL**
      - A 4-byte (32-bit real) value.
    - **DREAL**
      - An 8-byte (64-bit real) value.
    - **TREAL**
      - A 10-byte (80-bit real) value.

- **address**
  - A pointer value containing a base and a displacement that together specify an address of a memory location.

- **TO**
  - A **partition** keyword that denotes that an address is to follow. This address defines the upper bound of the required range of addresses in the partition.

- **LENGTH**
  - A **partition** keyword that denotes that a **length** value is to follow.

- **length**
  - An integer value specifying the number of addresses to be contained in the **partition** (bytes, words or pairs of words, depending on **memory-designator**).
Display I/O Command

\[
\begin{align*}
\text{PORT} \quad & \text{address} \\
\text{WPORT} \quad & \text{TO} \text{ address} \\
\text{LENGTH} \quad & \text{length}
\end{align*}
\]

Examples:

PORT FF12H
POR FF00 TO FFFF
POR 1000 LEN 200
WPORT 123H
WPO 100 TO 200
WPO 100 LENGTH 101

PORT 
Keyword reference to 8086 8-bit I/O port(s).

WPORT 
Keyword reference to 8086 16-bit I/O port(s).

address 
An integer value that specifies the address of an 8086 port.

TO 
A partition keyword that denotes that an address is to follow. This address defines the upper bound of the required range of port addresses in the partition.

LENGTH 
A partition keyword that denotes that a length value is to follow.

length 
An integer value specifying the number of port addresses (byte or word ports) to be contained in the partition.
Display STACK Command

STACK expression

STACK 10H
STA .SAM
STACK .SAM + 20

STACK A command keyword that requests the display of the contents of the user's stack. The stack is located in user memory referenced by the pointer value SS:SP.

expression An integer expression. The value of this expression defines the number of words at the top of the STACK that are to be displayed.
Display Boolean Command

BOOL expression

Examples:

BOOL FFH
BOOL CS=DS AND IP > 50
BOOL BYTE .X = F2H
BOOL !SAM
BOOL2 CFL

BOOL

A command keyword requesting the display of the boolean value (TRUE, FALSE) of the input value, expression.

expression

A boolean expression. The value of this expression is evaluated to a boolean value. If the least significant bit of the expression = 1, the boolean value is TRUE, otherwise the boolean value is FALSE.
Display NESTING Command

NESTING

Example:

NESTING

A command keyword that causes the display of each CALL, INT, and INTO instruction that is currently active.
EVALUATE Command

EVALUATE numeric-expression [SYMBOLICALLY]

Examples:

EVALUATE UPPER-LOWER
EVALUATE 123T
EVALUATE 4142H
EVALUATE FFH + 256T

EVALUATE A command keyword that directs the ICE-86A emulator to evaluate the expression and display the result in all four number bases and ASCII.

numeric expression A numeric expression, numeric constant, predefined reference keyword, or an expression containing such a keyword.

SYMBOLICALLY This keyword causes each numeric value output by the command to be displayed as a symbol or source statement number plus a remainder. The ICE-86A symbols and source statement numbers are searched for the one with the same base whose value is closest to but not greater than the value being output. In case a symbol and a statement number have the same value, the symbol is used. The value is then displayed as either a symbolic reference plus a numeric constant or a source statement number plus a numeric constant where the numeric constant is the remainder in the current output base. If no symbol or statement number has a value less than or equal to the number being output, then the value is output as a numeric constant. If the remainder is zero, the numeric constant is omitted.
Disassembly Command

\[ \text{DASM } \text{address} \text{ TO address} \]
\[ \text{LENGTH } \text{length} \]

Examples:

DASM 1000:123
DASM 1000:123 TO 1000:400
DASM 2000:0000 LEN 100

**DASM**
A command keyword specifying the display of instructions in disassembled format.

**address**
A pointer value containing a base and displacement that together specify an address of a memory location.

**TO**
A partition keyword that denotes that an address is to follow. This address defines the upper bound of the required range of addresses in the partition.

**LENGTH**
A partition keyword that denotes that a length value is to follow.

**length**
An integer value specifying the number of addresses to be contained in the partition (bytes, several bytes in succession, words, or pairs of words, depending on memory type).
DEFINE DASM Command

```
DEFINE DASM { 86
                87
                EMULATOR }
```

Examples:

```
DEFINE DASM 86
DEF DASM 87
DEF DASM EMULATOR
```

**DEFINE** Command keyword that informs the ICE-86A emulator that the value of the following facility is to be set.

**DASM** Command keyword that indicates the mode of disassembly.

**86** Indicates that the user's application system consists of an 8086 processor without hardware or software support of floating point arithmetic.

**87** Indicates that the user's application system consists of an 8086 processor in local configuration with an 8087 NDP.

**EMULATOR** Indicates that the user's application system consists of an 8086 processor equipped with the software package that emulates the 8087 NDP.
The command features described in this chapter enhance the operation of the ICE-86A emulator by extending the power of the simple ICE-86A commands.

ICE-86A emulator enhancements are of two kinds: compound commands and macro commands. These features are as follows.

Compound commands

- REPEAT command
- COUNT command
- IF command

Macro commands

- DEFINE MACRO command
- Invoke macro command
- Display macro command
- ENABLE/DISABLE EXPANSION command
- Macro directory command
- REMOVE MACRO command
- PUT MACRO command

Please note that the examples in this chapter are independent of each other. The introduction to each example gives the initial conditions for that example, and does not assume any results or conditions from any previous examples.

Compound Commands

A compound command is a control structure that contains zero or more commands. The compound commands discussed in this chapter are the REPEAT, COUNT, and IF commands; the DEFINE MACRO command is also a type of compound command. As the command titles indicate, REPEAT and COUNT are looping commands, and IF establishes conditional execution, and DEFINE MACRO establishes a named command block. All compound commands can have a "local" setting for the default SUFFIX (console input radix), as described under Local and Global Defaults in this chapter.

REPEAT Command

The REPEAT command executes zero or more ICE commands in a loop; the loop can also contain zero or more logical conditions for termination.

The REPEAT command consists of the REPEAT keyword, zero or more commands of any type, zero or more exit conditions using WHILE or UNTIL, and the keyword END. Enter each of these elements on its own line of the console display; terminate each input line with an intermediate carriage return (shown as cr in the command syntax). The syntax for REPEAT can be shown as follows:

```
REPEATcr
[command cr
WHILE boolean-expression cr
UNTIL boolean-expression cr]
... END
```
After each intermediate carriage return, the ICE emulator begins the next line with a period (giving an indented appearance), then the asterisk prompt to signal readiness to accept the next element. After the END keyword, enter a final carriage return to begin the sequence of execution. The final carriage return after END is not shown in the syntax, since all commands terminate with a final carriage return. The END keyword can be entered as ENDR or ENDREPEAT; the characters after END serve as a form of "comment" to indicate which loop is being terminated.

The elements to be repeated are shown in brackets in the syntax. Each element can be a command, a WHILE clause, or an UNTIL clause. You can mix these elements in any order, using any number of each type of element.

Each command is executed when it is encountered on each iteration. After the command has been completely executed, the loop proceeds to the next element.

The WHILE and UNTIL keywords introduce exit clauses. The WHILE clause terminates execution of the loop when its boolean-expression evaluates FALSE. The UNTIL clause terminates the loop when its boolean-expression evaluates TRUE.

In both the WHILE and UNTIL clauses, the boolean-expression is evaluated each time the clause is encountered; that is, once per iteration. Evaluation at each iteration involves looking up the values of any references in the expression. Thus, the result can change with each evaluation. Refer to Chapter 5 for an explanation of how expressions are evaluated.

The choice of WHILE or UNTIL is usually a matter of convenience—there is always a way to convert one into the other. For example, "WHILE bool-expr" is equivalent to "UNTIL NOT (bool-expr)".

NOTE

To terminate execution of a REPEAT (or COUNT) loop, press the ESC key at the console. The ICE command currently executing halts wherever it happens to be; if you are emulating, the current instruction is completed before the break. The ICE emulator responds to the ESC with the asterisk prompt.

Here are some brief examples of the REPEAT command.

Example 1: Generate an ASCII table similar to Table 5-2.

```
DEFINE .TEMP = 40H
REPEAT
  WHILE .TEMP <= 7EH
  EVALUATE .TEMP
  .TEMP = .TEMP + 1
ENDR
```

Example 2: Single-step through the user program and display the trace data collected for each instruction until a repetitious routine (.DELAY) is reached.

```
TRACE = INSTRUCTIONS
CS = SEG .START
IP = OFF .START
REPEAT
  UNTIL CS:IP = .DELAY
  STEP
  PRINT -1
ENDR
```
Example 3: Using a complex combination of conditions in the boolean expression.

```
REPEAT
  UNTIL (CS:IP > .END XOR !VAR1 = 0) AND (.TEMP > 0 XOR !VAR2 = 1)
  STEP
  REGISTER
ENDR
```

Example 4: Emulate from the start of the program (.START) until a breakpoint (.END EXECUTED) is reached, display status registers, then continue emulating, halting, and displaying status until a terminating condition (BYTE .VAR = 2) is reached.

```
CS = SEG .START
IP = OFF .START
REPEAT
  GO TILL .END EXECUTED
  REGISTER
  UNTIL !VAR = 2
ENDR
```

**COUNT Command**

Like REPEAT, the COUNT command sets up a loop. In addition to the WHILE and UNTIL clauses discussed under REPEAT, COUNT includes a loop counter that terminates the loop if no exit condition is met before the counter runs out.

The COUNT command has the form:

```
COUNT arithmetic expression cr
  command cr
  WHILE boolean-expression cr
  UNTIL boolean-expression cr
  ... END
```

The *arithmetic-expression* after COUNT controls the (maximum) number of iterations to be performed. If a numeric constant is used (for example, COUNT 10), the ICE emulator interprets it in implicit decimal radix; in other words, any number entered after COUNT without an explicit radix is interpreted as a decimal number.

If the entry after COUNT is an *arithmetic-expression*, it is evaluated to give the number of iterations. The COUNT expression is evaluated once, before any loop elements are encountered. It is not evaluated again on any iteration. The COUNT expression uses the values of any references it contains as they stand at the time of evaluation. For example, consider the following command sequence:

```
DEFINE .XX = 2
COUNT .XX
  .XX = .XX + 1
END
```

This loop goes through two iterations, although .XX has value 4 when the loop terminates.

The loop terminates when the number of iterations given by the COUNT expression has been performed or when an exit condition is tested and causes exit, *whichever comes first*. The following example illustrates this concept:
To show that the loop terminates on the WHILE condition before the COUNT expression is exhausted, we can "track" the loop in operation. Table 8-1 shows the track.

Table 8-1. Tracking a COUNT Command

<table>
<thead>
<tr>
<th>Iteration</th>
<th>.XX</th>
<th>.XX &lt; 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>TRUE</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>TRUE</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>TRUE</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>FALSE</td>
</tr>
</tbody>
</table>

The loop terminates during the fourth iteration, when .XX < 5 becomes FALSE.

Conversely, the COUNT expression specifies the maximum number of iterations to be performed in case no exit clause produces an exit on any iteration. For example:

```
TRACE = INSTRUCTION
CS = SEG .START
IP = OFF .START
COUNT 10
  UNTIL CS:IP = . DELAY
  STEP
  PRINT -1
END
```

In this command, the COUNT expression specifies a maximum of ten STEPs, in case the first instruction at .DELAY is not reached during any iteration.

With a REPEAT command or with a COUNT command that includes one or more clauses, there may be no direct way to tell how many iterations occurred before the loop terminated. For these cases, you can insert a loop counter as a loop element. For example, to obtain table 8-1 as a display (or LIST file output), you could use the following sequence:

```
BASE = T
DEFINE . ITER = 0
DEFINE .XX = 1
COUNT 10
  .XX = .XX + 1
  . ITER = .ITER + 1
  . ITER
  .XX
  BOOL .XX < 5
  WHILE .XX < 5
END
```

The command BOOL .XX < 5 produces a display of TRUE or FALSE.

The following example emulates to a breakpoint, displays status registers, then continues emulating, breaking, and displaying status for a definite number of iterations:

```
CS = SEG .START
```
IF Command

The IF command permits conditional execution in a command sequence. The IF command has the form:

```
IF boolean-expression [THEN] cr
  [command cr] ...
[ORIF boolean-expression [THEN] cr ] ... 
  [command cr] ...
[ELSE cr 
    [command cr] ... ]
END
```

The command must have the IF clause; the ORIF and ELSE clauses are optional. The command can include as many ORIF clauses as desired. The IF and ORIF clauses each contain a single condition (boolean expression). Any clause can contain none, one, or more commands. A clause with no commands simply produces an exit when its condition is TRUE.

The ICE emulator examines each boolean expression in turn, clause by clause, looking for the first TRUE condition. If a TRUE condition is found, the commands in that clause are executed and the IF command terminates. If none of the conditions is TRUE, the commands in the ELSE clause are executed and the IF command terminates. If the ELSE clause is omitted and no condition is TRUE, the IF command terminates with no commands executed.

The END keyword is required to close off the IF command; it can be written as ENDIF to clarify nesting.

Here is an example of the IF command:

```
BASE = T
IP = 1
IF IP < 1
  EVALUATE 1
ORIF IP < 2
  EVALUATE 2
ORIF IP < 3
  EVALUATE 3
ELSE
  EVALUATE 4
END
```

This example displays the result of EVALUATE 2 and then terminates. The first condition (IF IP < 1) is FALSE, so EVALUATE 1 is skipped. The second condition (ORIF IP < 2) is TRUE, so EVALUATE 2 is executed and the IF command terminates. The third condition (ORIF IP < 3) is not tested, even though it happens to be TRUE.
In practice, however, the IF command is useful when it is nested in a REPEAT or COUNT loop rather than appearing at the “top” level. The reason for this is that you want to test conditions that can change (due to other commands in the loop), whereas at the top level the TRUE or FALSE state of any condition is known, or can be determined with the BOOL command. Thus, the result from the previous example can be obtained with fewer steps:

```
BOOL IP < 1  (Displays FALSE)
BOOL IP < 2  (Displays TRUE)
EVALUATE 2
```

### Nesting Compound Commands

The REPEAT, COUNT, and IF commands can be nested to provide a variety of control structures.

Each nested compound command must have its own END keyword. When entering a nested command sequence, you may wish to use the keywords ENDR, ENDC, and ENDF, to help you keep straight which command you intend to close off. The ICE emulator does not check nesting levels at entry, and if an END is omitted, the resulting error makes it necessary to enter the entire command again.

Each nested REPEAT or COUNT command can contain its own exit clauses (WHILE or UNTIL). Each such exit clause can terminate the loop that contains it, but has no effect on any outer loops or commands.

As an example of nesting, suppose you want to STEP through a program with trace display, but skip a repetitive timeout routine, .DELAY, that is called with an 8086 short-call instruction several times during program execution. One way to achieve this effect is with the following command sequence:

```
TRACE = INSTRUCTION
CS = SEG .START
IP = OFF .START
REPEAT
  IF CS:IP = .DELAY
  IP = WORD SS:SP
  SP = SP + 2
ENDIF
STEP
PRINT -1
ENDR
```

At each call to .DELAY in the program, the displacement of the return address for the call is pushed on the stack. The keyword SP refers to the stack pointer, and SS is the stack segment register; SS:SP is the address of the top of the stack where the return address is stored. The effects of the commands IP = WORD SS:SP and SP = SP + 2 are to load the return address back into IP and reset the stack pointer just as if the return instruction at the end of .DELAY had been executed.

As another example of nesting, suppose the user code at statements #21 and #22 is incorrect or not written yet. The following sequence emulates to the point where substitute code is to be inserted, inserts the code (equivalent to IF MARK > 0 THEN PTR = PTR + 2 in PL/M), then continues emulating beginning with statement #23 (the insertion is made any time emulation reaches statement #21):

```
GO FROM .START Till #21 EXECUTED
REPEAT
```
IF !MARK > 0
    !PTR = !PTR + 2
ENDIF
GO FROM #23
ENDR

An exit can be made only when a condition is tested, not when it occurs. To cause an exit, the test must be placed at the point in the loop where the condition occurs. For example, consider the following command sequence:

```
CS = SEG .START
IP = OFF .START
REPEAT
    UNTIL IP = 1000H
    STEP
ENDR
```

In this command the condition IP = 1000H is tested after every STEP. If the sequence of STEPs reaches IP = 1000H as the next instruction, the loop will terminate. By contrast, consider this example:

```
CS = SEG .START
IP = OFF .START
REPEAT
    UNTIL IP = 1000H
    COUNT 10
    STEP
ENDC
ENDR
```

In the second example, the condition IP = 1000H is tested after every ten STEPs. The loop exits only if IP = 1000H occurs at the end of some group of ten instructions. If IP = 1000H occurs during one of the groups of ten STEPs, the loop does not terminate because that condition is changed by subsequent STEPs before the test can be made.

If the command has more than one exit clause, each exit clause is tested when it is encountered. If the result at the moment of the test causes an exit, the loop terminates; otherwise, the loop proceeds to the next element.

The loop exits only when the current test causes it, even though some other clause in the loop would cause an exit if it could be tested at that moment. Consider this (artificial) example:

```
DEFINE .ZZ = 0
CS = 0
IP = 0
REPEAT
    UNTIL IP > 10H
    COUNT 5
    STEP
    ENDC
    PRINT -10
    WHILE .ZZ = 0
    .ZZ = .ZZ + 1
ENDR
```

Assume for this example that the code being emulated (with STEP) contains only two-byte instructions. Then, after the first time through the loop, IP = 0AH (10T) and .ZZ = 1. On the second iteration, the test IP > 10H is FALSE when it is...
encountered, so the STEP and PRINT commands are executed again. At this point, IP > 10H is TRUE but since it is not tested, no exit occurs. Instead, the condition .ZZ = 0 is tested, found to be false, and the loop exits.

**Macro Commands**

A macro is a block of commands. When a block of commands is defined as a macro, it is stored on diskette so that it can be executed more than once without having to enter the commands each time. The macro commands described in this chapter allow you to perform the following functions:

- Define a macro, specifying the macro name, the command block, and any formal parameters (points where text can be filled in at the time of the macro call).
- Invoke (call) a macro by name, giving actual parameters to fill in the blank fields in the macro definition, to begin the execution of the command block.
- Display the text of any macro as it was defined.
- Enable or disable the display of the text of macros when they are invoked.
- Display the names of all macros currently defined.
- Remove one or more macros.
- Save one or more macro definitions on an ISIS-II file.

In addition, the off-line facility (INCLUDE command) allows you to enter macro definitions from diskette files for use in the current test sequence.

**Defining and Invoking Macros**

Each macro is defined once in the test session. The syntax of the DEFINE MACRO (DEF MAC) command is as follows:

```
DEF MAC macro-name cr
    [command cr]...
EM
```

Once it is defined, you can invoke (call) a macro as often as desired. The syntax of a macro call is:

```
:macro-name [actual-parameter-list]
```

The macro definition command causes the macro name and block of commands to be stored in a table of macro definitions in a temporary ISIS-II file named MAC.TMP. (This file is removed by the ICE EXIT command).

**WARNING**

If you have a file on the ICE diskette named MAC.TMP, it will be lost when you enter the ICE-86A emulator.

A *macro-name* must begin with an alphabet letter, or with one of the character "?" or "@". The characters after the first character can be alphabet letters, "?", "@", or numeric digits. The macro name must not duplicate a previously-defined macro name.

A macro definition may not appear within any other command (REPEAT, COUNT, IF, or another macro definition). The command block in the macro definition can include any command except another DEF MAC command or a REMOVE MACRO command.
The macro name in the macro invocation must be the name of a previously-defined macro. The form of actual-parameter-list is discussed later in this chapter.

Here is a simple macro definition:

```
DEF MAC GOER
REPEAT
  GO FROM .START TILL BR0
END
EM
```

To invoke this macro and cause its command block to begin executing, enter the macro name preceded by a colon (:). For example:

```
:GOER
```

A macro definition can include calls to other macros, but a macro cannot call itself recursively. Any macros called from within a macro must have been defined when the calling macro is invoked. Macro calls can be nested; i.e., one macro calls another, which calls another, and so on. The level of nesting is limited only by the memory space required to contain the macro expansions and "stack" the macro calls.

When a macro is called as an outer level command, the following operations occur:

- System default (SUFFIX) is saved in case a new default is set inside the macro.
- The text of each actual parameter in the call is substituted for the corresponding formal parameter in the definition.
- The expanded command block is executed if all commands are valid as expanded.
- When the last command has finished, the former system default is restored.
- The macro exits. Control returns to the console (asterisk prompt).

The next several sections provide details on these operations, including the treatment of nested macro calls.

### Local and Global Defaults

The system default can have a "local" setting within a macro; this default is as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>Refers to:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUFFIX</td>
<td>Default radix for console input.</td>
</tr>
</tbody>
</table>

When a macro is called (or any compound command is executed), the current "global" setting of SUFFIX is saved so that it can be restored after the macro finishes executing its commands. The global default continues in effect within the macro unless and until a new (local) default is set with a SUFFIX command in the macro. Defaults other than SUFFIX are changed globally when they are set within a macro.

When the macro finishes executing its command block, the previous SUFFIX default is restored. Thus, any SUFFIX default that is set within a macro has no effect after that macro has exited.
Here is an (artificial) example of a macro with a local default:

```
DEF MAC SET0
  SUFFIX = H
  BYTE 0 TO 10 = 0
EM
```

Without the local SUFFIX command, the range of addresses to be set would depend on the global SUFFIX in effect when the macro SET0 is called. The global SUFFIX is restored after SET0 exits.

**Formal and Actual Parameters**

A formal parameter marks a place in an ICE command where variable text can be "filled in" when the macro is called. A formal parameter can represent part of a token or a field of one or more tokens. A macro definition can contain up to ten formal parameters. A formal parameter has the form:

```
%n
```

where \( n \) is a decimal digit, 0 to 9.

Formal parameters can appear in the macro definition in any order, and each one can appear any number of times. In most cases, the formal parameters form a complete numeric sequence with %0 as the lowest numbered parameter (even if % is not the first parameter to appear). However, one or more parameters can be omitted from the sequence; the effect of omitting a formal parameter from the sequence is to ignore the actual parameter in the call that corresponds to the omitted formal parameter.

The macro call can contain as many actual parameters as desired. Enter multiple parameters as a list, with entries separated by commas. The first actual parameter in the list is substituted at all points that %0 appears in the macro definition; the second parameter substitutes for %1, and so on.

An actual parameter can be "null", causing the ICE emulator to substitute a null for the formal parameter to which it corresponds. You can pass a null parameter to a macro in two ways:

- Enter no actual parameter between consecutive commas.
- Omit one or more parameters from the end of the list.

If too few actual parameters are entered, the ICE emulator supplies nulls for the extra formal parameters. If too many actual parameters are entered, the extra actual parameters are ignored.

If any actual parameter contains a carriage return, a comma, or a single quote mark, the entire parameter must be enclosed in single quotes to identify it as a single actual parameter. In other words, parameters with these characters must be entered as *strings*. A single quote within a string is entered as (").

Here are some examples to demonstrate the use of formal and actual parameters:

**Example 1:**

```
DEF MAC MEM
  %0INTEGER %1
EM
```
In the call to this macro, parameter %0 can become "S" or null. Parameter %1 can be any valid address or partition. Examples of calls to this macro:

<table>
<thead>
<tr>
<th>Macro call</th>
<th>Expansion</th>
</tr>
</thead>
<tbody>
<tr>
<td>:MEM S, 1000H</td>
<td>SINTEGER 1000H</td>
</tr>
<tr>
<td>:MEM, 1000H TO 100FH</td>
<td>INTEGER 1000H TO 100FH</td>
</tr>
</tbody>
</table>

**Example 2:**

```
DEF MAC RPT
REPEAT
%0
%1
%2
%3
%4
%5
%6
%7
%8
%9
END
EM
```

Macro RPT can accept up to ten commands to be repeated. For example:

```
:RPT GO TILL BR0, PRINT -1, REGISTERS, GO TILL BR1, PRINT -10
```

If fewer than ten commands are given, as in the example above, the extra formal parameters are ignored (treated as nulls). This shows how to do REPEAT on one line with no end required.

**Example 3:**

```
DEF MAC BRS
BR%0 = %1
EM
```

Use of macro BRS may require parameters entered as strings, since some ways to set breakpoints involve embedded commas. For example:

```
:BRS 0, 1000H EXECUTED
```

This parameter is valid, but this one:

```
BRS 0, FFH, .START LEN 100H
```

results in the expansion:

```
BR0 = FFH
```

To obtain the correct expansion, make the parameter a string:

```
:BRS 0, 'FFH, .START LEN 100H'
```

This results in the expansion:

```
BR0 = FFH, .START LEN 100H
```
Details on Macro Expansion

The syntax and semantics of commands in a macro block are ignored at the point of definition; they are not determined until invocation, and may be different on each invocation through the use of formal parameters.

When a macro is called, its definition is expanded by adding the text of any actual parameters in the call at the points indicated by formal parameters in the definition. If the expanded macro contains any calls to other macros, the text of any such macros is also expanded, forming in effect one overall block of commands. Expansion continues until the last EM is reached. If the expansion results in a set of complete, valid commands, the commands are executed. An error results if any command is incomplete or invalid after expansion.

A macro invoked in a REPEAT, COUNT, or IF command is expanded immediately after the macro call command is entered. Thus, a macro called in a REPEAT or COUNT command is expanded only once, and a macro called in an IF command is expanded whether the condition in the IF or ORIF clause that contains the macro call is TRUE or FALSE.

The ENABLE/DISABLE EXPANSION Command

The ENABLE/DISABLE EXPANSION command controls the display of macros after they have been called. If EXPANSION is enabled, the fully-expanded macro is displayed when it is invoked. If EXPANSION is disabled, then no display occurs. A macro that is not displayed when it is invoked is termed a “silent” macro.

EXPANSION is initially disabled. The state of EXPANSION does not affect the execution of macros, i.e., execution occurs if there are no syntax errors, regardless of whether EXPANSION is enabled or disabled. The syntax of the command is:

```
ENABLE EXPANSION
DISABLE EXPANSION
```

Examples:

```
*ENABLE EXPANSION
*DISABLE EXPANSION
```

Macro Table Commands

The macro table contains the name and text of all macros currently defined. The text is stored as it is defined, and does not contain any expansions.

The DEFINE MACRO (DEF MAC) command adds the macro defined to the end of the table. The syntax of this command appears earlier in this chapter. The DEF MAC command may not appear with any other command.

The REMOVE MACRO (REM MAC) command removes one or more macro definitions from the table. The syntax of this command is:

```
REM MAC [macro-name[,macro-name]...]
```

If the list of macro-names is omitted, all macros are removed. The REM MAC command may not appear within any other command.
The display macro command displays the name and definition of one or more
macros from the macro table. The syntax is:

\[ \text{MAC} \{ \text{macro-name}, \text{macro-name} \ldots \} \]

If the list of macro-names is omitted the definitions of all macros in the table are
displayed.

The macro directory command displays the names of all macros in the table. The
syntax is:

\[ \text{DIR MAC} \]

Here are some examples of these commands (assume that the table contains all the
macro examples defined thus far in this chapter):

**Example 1:**

- *DIR MAC
  - GOER
  - SET0
  - MEM
  - RPT
  - BRS

**Example 2:**

- *MAC GOER
  - DEF MAC GOER
  - REPEAT
  - GO FROM .START TILL BR0
  - END
  - EM

**Example 3:**

- REM MAC BRS

**Example 4:**

- *DIR MAC
  - GOER
  - SET0
  - MEM
  - RPT

**Example 5:**

- *DEF MAC NULL
  - *EM

**Example 6:**

- *DIR MAC
  - GOER
  - SET0
  - MEM
  - RPT
  - NULL
Saving Macros

The PUT MACRO (PUT MAC) command causes one or more macro definitions to be copied from table to an ISIS-II diskette file. The syntax is:

```
PUT [:drive:] filename MACRO [macro-name[,macro-name][...]]
```

If any macro names are entered, those macro definitions are saved. If no list of macro names is given, all macros in the table are saved. The definitions in the macro table are not affected by the operation.

The file containing the saved macro can later be edited or brought into another session with the INCLUDE command, discussed later in this chapter.

If the named file does not exist, it is created by the PUT command. If the file does exist on the diskette, the file is opened for input and the macros in the list are written on the file, destroying the previous contents of that file.

Further Examples

Here are a few more examples of macros. These macros simulate stack operations, calls, and returns in the ICE-86A emulator.

A stack is an area of memory, indexed (addressed) by a register called the stack pointer (SP) and stack segment register (SS). The stack is used to save status information required for an orderly return from a procedure call.

In the ICE-86A emulator, the stack is in mapped memory. The bottom (first available location) is the highest address in the stack area; the stack expands as needed into successively lower addresses. The stack pointer points to the address (word) at the top of the stack; this address contains the last item pushed on the stack. As each new word is pushed on the stack, SP is decremented to point to the new top address. Most of the values that need to be saved on the stack are 16-bit values. The high byte is stored in the address pointed to by (SS:SP – 1), and the low byte is stored in the next lower address (equivalent to SS:SP – 2).

The MCS-86 assembly language PUSH rp instruction sets SP to the next available word, then stores the content of the given register pair rp in adjacent addresses at that position. We can simulate this action with a macro, as follows:

```
DEF MAC PUSH86
    SP = SP – 2T  ; decrement SP
    WORD SS:SP = %0  ; low byte in low address, high byte in high address.
    EM
```

The formal parameter %0 lets us use PUSH86 to save any register pair or other 16-bit value; for example:

```
::PUSH86 IP  ; save instruction register
::PUSH86 RAX  ; save RAX
::PUSH86 RBX  ; save RBX
::PUSH86 RCX  ; save RCX
```

The complementary MCS-86 POP rp instruction copies the contents of the two top bytes back into the given register pair, then increments SP to the new top of the stack. A macro for this function is:

```
DEF MAC POP86
    %0 = WORD SS:SP
```
ICE-86A ICE-86A Enhancements

SP = SP + 2T
EM

Here are some calls to POP86, corresponding to the PUSH86 calls given earlier:

:POP86 RCX
:POP86 RBX
:POP86 RAX
:POP86 IP

Here are some macros that use PUSH86 and POP86.

1. Macro to "call" (short-call) a procedure:
   
   DEF MAC CALL86
   :PUSH86 IP
   GO FROM CS:%0
   EM
   
   This macro can be invoked with or without a halt condition:
   :CALL86 .PROC or
   :CALL86 .PROC TILL BR0

2. Macro to "call" (long-call) a procedure:
   
   DEF MAC LCALL86
   :PUSH86 CS
   :PUSH86 IP
   GO FROM %0
   EM
   
   To invoke this macro:
   :LCALL86 .PROC or
   :LCALL86 .PROC TILL BR1

3. Macro to "return" (short-return) from a procedure:
   
   DEF MAC RET86
   :POP86 IP
   GO %0
   EM
   
   To invoke this macro:
   :RET86 or
   :RET86 TILL BR0

4. Macro to "return" (long-return) from a procedure:
   
   DEF MAC LRET86
   :POP86 IP
   :POP86 CS
   GO %0
   EM
   
   To invoke this macro:
   :LRET86 or
   :LRET86 TILL BR0

5. Macro to single-step through user code, skipping over a specified procedure whenever that procedure is called from the user program, and printing the instruction just executed each time:
   
   DEF MACRO SKIP
   REPEAT
   IF CS:IP = %0
     :POP86 IP (short-called procedure)
   ENDIF
ICE-86A Enhancements

Suppose the user program contains a respective timer routine named DELAY that is called from several places in the program. The following macro invocation causes the ICE emulator to step through the program without emulating the timer routine:

:SKIP .DELAY

Off-line Facilities

In addition to the compound and macro commands described above, the INCLUDE command allows you to access macro definitions stored in diskette files and to cause them to be executed from these files rather than the console.

INCLUDE Command

The INCLUDE command causes input to be taken from the file specified until the end-of-file, at which point input continues to be taken from the previous source, normally the console.

The syntax of the INCLUDE command is:

```
INCLUDE { [drive:] filename [device:] }
```

Nesting of INCLUDE command is permitted. For example:

```
IP = .START
REPEAT
  UNTIL IP = .HALT
  INCLUDE PROGA.INC
  INCLUDE PROGB.INC
ENDR
```

The console (:CI:) may be given as the `filename`, in which cases control-Z must be used as end-of-file. The files are echoed on the console.

As macros can be complex and editing may be required on the macro definition, the INCLUDE command allows you to access offline macro definitions and to create online macros, which combine to form the macro suite for a particular debugging session. However, command lines may appear in the INCLUDE file, not just macro definitions.
Write Command

The WRITE command writes one or more list elements to the console and to the list file at run time.

The syntax of the WRITE command is:

```
WRITE list-element [,list-element]
```

where

```
list-element = string :: expr :: BOOL expr
```

For example:

```
WRITE $CTIME, 'SECONDS SINCE LIGHT CHANGE'
```

would output a message showing the time in seconds (in CARS2) (see Chapter 3) since the traffic light changed.

This command writes the list-element (s) to the console all on the same line except when the nest-element will not fit into the remaining character space on the current line. In this event, a carriage return and a line feed will be inserted. If the list-element is a string, it will be displayed. If the list-element is an expr, the value of the expression is displayed in the current base. A single character string is displayed as a string. When a single character string is used in an expression, its corresponding hexadecimal value is used in evaluating the expression, and the value of the expression is displayed.

If the list-element is BOOL expr, the ICE emulator displays the boolean value TRUE when the least-significant bit (LSB) of the result is 1, FALSE when the LSB is 0; no spaces are provided either before or after the boolean value.

The WRITE command can also be used to display values which are typed as REAL, DREAL, or TREAL.

For example:

```
*REA 2010 = 1.23E-5
`

```
*WRITE REA 2010
+1.23000000E-5
```
<table>
<thead>
<tr>
<th>ICE-68A™ Keywords</th>
<th>Their Abbreviations</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSOLUTE</td>
<td>ABS</td>
</tr>
<tr>
<td>ACKNOWLEDGE</td>
<td>ACK</td>
</tr>
<tr>
<td>ADDR</td>
<td>ADD</td>
</tr>
<tr>
<td>AFL</td>
<td>AFL</td>
</tr>
<tr>
<td>ALL</td>
<td>ALL</td>
</tr>
<tr>
<td>AND</td>
<td>AND</td>
</tr>
<tr>
<td>ASCII</td>
<td>ASC</td>
</tr>
<tr>
<td>ASM</td>
<td>ASM</td>
</tr>
<tr>
<td>BASE</td>
<td>BAS</td>
</tr>
<tr>
<td>BHE</td>
<td>BHE</td>
</tr>
<tr>
<td>BOOL</td>
<td>BOO</td>
</tr>
<tr>
<td>BP</td>
<td>BP</td>
</tr>
<tr>
<td>BR</td>
<td>BR</td>
</tr>
<tr>
<td>BR0</td>
<td>BR0</td>
</tr>
<tr>
<td>BR1</td>
<td>BR1</td>
</tr>
<tr>
<td>BUFFERSIZE</td>
<td>BUF</td>
</tr>
<tr>
<td>BUS</td>
<td>BUS</td>
</tr>
<tr>
<td>BYTE</td>
<td>BYT</td>
</tr>
<tr>
<td>CAUSE</td>
<td>CAU</td>
</tr>
<tr>
<td>CFL</td>
<td>CFL</td>
</tr>
<tr>
<td>CLOCK</td>
<td>CLO</td>
</tr>
<tr>
<td>CONDITIONALLY</td>
<td>CON</td>
</tr>
<tr>
<td>CONTINUOUS</td>
<td>CON</td>
</tr>
<tr>
<td>COUNT</td>
<td>COU,C</td>
</tr>
<tr>
<td>CS</td>
<td>CS</td>
</tr>
<tr>
<td>DASM</td>
<td>DASM</td>
</tr>
<tr>
<td>DEF</td>
<td>DEF</td>
</tr>
<tr>
<td>DFL</td>
<td>DFL</td>
</tr>
<tr>
<td>DI</td>
<td>DI</td>
</tr>
<tr>
<td>DIR</td>
<td>DIR</td>
</tr>
<tr>
<td>DISABLE</td>
<td>DIS</td>
</tr>
<tr>
<td>DISK</td>
<td>DIS</td>
</tr>
<tr>
<td>DMUX</td>
<td>DMU</td>
</tr>
<tr>
<td>DOMAIN</td>
<td>DOM</td>
</tr>
<tr>
<td>DOWN</td>
<td>DOW</td>
</tr>
<tr>
<td>DREAL</td>
<td>DRE</td>
</tr>
<tr>
<td>DS</td>
<td>DS</td>
</tr>
<tr>
<td>ELSE</td>
<td>ELS</td>
</tr>
<tr>
<td>EM</td>
<td>EM</td>
</tr>
<tr>
<td>EMULATIONTIME</td>
<td>EMU</td>
</tr>
<tr>
<td>EMULATOR</td>
<td>EMU</td>
</tr>
<tr>
<td>ENABLE</td>
<td>ENA</td>
</tr>
<tr>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td>ERROR</td>
<td>ERR</td>
</tr>
<tr>
<td>ES</td>
<td>ES</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>EVA</td>
</tr>
<tr>
<td>EXECUTED</td>
<td>EXE,E</td>
</tr>
<tr>
<td>EXIT</td>
<td>EXI</td>
</tr>
<tr>
<td>EXP</td>
<td>EXP</td>
</tr>
<tr>
<td>EXTADDR</td>
<td>EXT</td>
</tr>
<tr>
<td>EXTERNAL</td>
<td>EXT</td>
</tr>
<tr>
<td>FETCHED</td>
<td>FET</td>
</tr>
<tr>
<td>FLAG</td>
<td>FLA</td>
</tr>
<tr>
<td>FOREVER</td>
<td>FOR</td>
</tr>
<tr>
<td>FRAME</td>
<td>FRA</td>
</tr>
<tr>
<td>FROM</td>
<td>FRO,F</td>
</tr>
<tr>
<td>GO</td>
<td>G</td>
</tr>
<tr>
<td>GR</td>
<td>G</td>
</tr>
<tr>
<td>GUARDED</td>
<td>GUA</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>HALT</td>
<td>HAL,H</td>
</tr>
<tr>
<td>HARDWARE</td>
<td>HAR</td>
</tr>
<tr>
<td>HOLD</td>
<td>HOL</td>
</tr>
<tr>
<td>HTIMER</td>
<td>HTI</td>
</tr>
<tr>
<td>ICE</td>
<td>ICE</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>INCLUDE</td>
<td>INC</td>
</tr>
<tr>
<td>INFINITE</td>
<td>INF</td>
</tr>
<tr>
<td>INPUT</td>
<td>INP,J</td>
</tr>
<tr>
<td>INSTRUCTION</td>
<td>INS</td>
</tr>
<tr>
<td>INTEGER</td>
<td>INT</td>
</tr>
<tr>
<td>INTERNAL</td>
<td>INT</td>
</tr>
<tr>
<td>IP</td>
<td>IP</td>
</tr>
<tr>
<td>IR</td>
<td>IR</td>
</tr>
<tr>
<td>LENGTH</td>
<td>LEN</td>
</tr>
<tr>
<td>LINE</td>
<td>LIN</td>
</tr>
<tr>
<td>LIST</td>
<td>LIS</td>
</tr>
<tr>
<td>LOAD</td>
<td>LOA</td>
</tr>
<tr>
<td>LOWER</td>
<td>LOW</td>
</tr>
<tr>
<td>MACRO</td>
<td>MAC</td>
</tr>
<tr>
<td>MAP</td>
<td>MAP</td>
</tr>
<tr>
<td>MARK</td>
<td>MAR</td>
</tr>
<tr>
<td>MASK</td>
<td>MAS</td>
</tr>
<tr>
<td>MATCH</td>
<td>MAT</td>
</tr>
<tr>
<td>MN</td>
<td>MN</td>
</tr>
<tr>
<td>MOD</td>
<td>MOD</td>
</tr>
<tr>
<td>MODULE</td>
<td>MOD</td>
</tr>
<tr>
<td>MOVE</td>
<td>MOV,M</td>
</tr>
<tr>
<td>NESTING</td>
<td>NES</td>
</tr>
<tr>
<td>NEWEST</td>
<td>NEW,N</td>
</tr>
<tr>
<td>NMI</td>
<td>NMI</td>
</tr>
<tr>
<td>NOCODE</td>
<td>NOC</td>
</tr>
<tr>
<td>NOERROR</td>
<td>NOE</td>
</tr>
<tr>
<td>NOLINE</td>
<td>NOL</td>
</tr>
<tr>
<td>NOSYMBOL</td>
<td>NOS</td>
</tr>
<tr>
<td>NOT</td>
<td>NOT</td>
</tr>
<tr>
<td>NOVERIFY</td>
<td>NOV</td>
</tr>
<tr>
<td>NOW</td>
<td>NOW</td>
</tr>
<tr>
<td>OBJECT</td>
<td>OBJ</td>
</tr>
<tr>
<td>OFF</td>
<td>OF</td>
</tr>
<tr>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>OFFSET</td>
<td>O</td>
</tr>
<tr>
<td>OFFTRANCE</td>
<td>OFF</td>
</tr>
<tr>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>OLDEST</td>
<td>OLD,O</td>
</tr>
<tr>
<td>ONCE</td>
<td>ON</td>
</tr>
<tr>
<td>ONTRANCE</td>
<td>ONT</td>
</tr>
<tr>
<td>OPCODE</td>
<td>OPC</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>ORIF</td>
<td>ORI</td>
</tr>
<tr>
<td>ORIGIN</td>
<td>ORI</td>
</tr>
<tr>
<td>OUTPUT</td>
<td>OUT,O</td>
</tr>
<tr>
<td>P</td>
<td>P</td>
</tr>
<tr>
<td>PFL</td>
<td>PFL</td>
</tr>
<tr>
<td>PIN</td>
<td>PIN</td>
</tr>
<tr>
<td>PIPE</td>
<td>PIP</td>
</tr>
<tr>
<td>PORT</td>
<td>POR</td>
</tr>
<tr>
<td>PRINT</td>
<td>PRI,F</td>
</tr>
<tr>
<td>PRU</td>
<td>PRU</td>
</tr>
<tr>
<td>Q</td>
<td>Q</td>
</tr>
<tr>
<td>QDEPOT</td>
<td>QDEPOT</td>
</tr>
<tr>
<td>R</td>
<td>R</td>
</tr>
<tr>
<td>RAH</td>
<td>RAH</td>
</tr>
<tr>
<td>READ</td>
<td>REA</td>
</tr>
<tr>
<td>REAL</td>
<td>REA</td>
</tr>
<tr>
<td>REGISTER</td>
<td>REG,R</td>
</tr>
<tr>
<td>REMOVE</td>
<td>REM</td>
</tr>
<tr>
<td>REPEAT</td>
<td>REP</td>
</tr>
<tr>
<td>RESET</td>
<td>RES</td>
</tr>
<tr>
<td>RF</td>
<td>RF</td>
</tr>
<tr>
<td>RG</td>
<td>RG</td>
</tr>
<tr>
<td>RQGT</td>
<td>RQGT</td>
</tr>
<tr>
<td>RST</td>
<td>RST</td>
</tr>
<tr>
<td>RWTIMEOUT</td>
<td>RWT</td>
</tr>
<tr>
<td>SAVE</td>
<td>SAV</td>
</tr>
<tr>
<td>SEGMENT</td>
<td>SEG</td>
</tr>
<tr>
<td>SELECTING</td>
<td>SEL</td>
</tr>
<tr>
<td>SFL</td>
<td>SFL</td>
</tr>
<tr>
<td>SI</td>
<td>SI</td>
</tr>
<tr>
<td>SINTEGER</td>
<td>SIN</td>
</tr>
<tr>
<td>SP</td>
<td>SP</td>
</tr>
<tr>
<td>SS</td>
<td>SS</td>
</tr>
<tr>
<td>STACK</td>
<td>STA</td>
</tr>
<tr>
<td>STEP</td>
<td>STE,S</td>
</tr>
<tr>
<td>STS</td>
<td>STS</td>
</tr>
<tr>
<td>SYM</td>
<td>SYM</td>
</tr>
<tr>
<td>SYMBOLICALLY</td>
<td>_SYM</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>TEST</td>
<td>TEST</td>
</tr>
<tr>
<td>TES</td>
<td>TES</td>
</tr>
<tr>
<td>TFL</td>
<td>TFL</td>
</tr>
<tr>
<td>THEN</td>
<td>THEN</td>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
</tr>
<tr>
<td>TO</td>
<td>TO</td>
</tr>
<tr>
<td>TRACING</td>
<td>TRA</td>
</tr>
<tr>
<td>TREAT</td>
<td>TRE</td>
</tr>
<tr>
<td>TYPE</td>
<td>TYP</td>
</tr>
<tr>
<td>UNTIL</td>
<td>UNT</td>
</tr>
<tr>
<td>UP</td>
<td>UP</td>
</tr>
<tr>
<td>UPPER</td>
<td>UPP</td>
</tr>
<tr>
<td>USE</td>
<td>USE</td>
</tr>
<tr>
<td>USER</td>
<td>USER</td>
</tr>
<tr>
<td>VALUE</td>
<td>VAL</td>
</tr>
<tr>
<td>WHILE</td>
<td>WHI</td>
</tr>
<tr>
<td>WORD</td>
<td>WOR</td>
</tr>
<tr>
<td>WPORT</td>
<td>WPO</td>
</tr>
<tr>
<td>WRITE</td>
<td>WR</td>
</tr>
<tr>
<td>WRITEN</td>
<td>WRI,W</td>
</tr>
<tr>
<td>XOR</td>
<td>XOR</td>
</tr>
<tr>
<td>ZFL</td>
<td>ZFL</td>
</tr>
<tr>
<td>86</td>
<td>86</td>
</tr>
<tr>
<td>87</td>
<td>87</td>
</tr>
</tbody>
</table>
The following is a list of error messages.

ERR 10: RSLTS BLK INACCESSIBLE
A bus timeout was detected on an attempt to write the results block.

ERR 11: XMIT BLK INACCESSIBLE
A bus timeout was detected on an attempt to read the transmit block.

ERR 16: DVC CD FORMAT ERROR
The format byte of device code table was determined to be non-zero.

ERR 17: DVC NOT IN DVC CD TABLE
A device code corresponding to this ICE was not found in the device code table.

ERR 21: COMMAND NOT ALLOWED NOW
The command code in the parameter block cannot be processed at this time.

NOTE
This error can occur after pressing the ESC key if the buffer box is not properly grounded to the user system via the buffer box grounding cable.

ERR 30: PGM MEMORY FAILURE
Data read back from program memory did not agree with data written.

ERR 31: DATA MEMORY FAILURE
Data read back from data memory did not agree with data written.

ERR 32: BREAKPOINT MEM FAILURE
Data read back from breakpoint memory did not agree with data written.

ERR 33: MEMORY MAP FAILURE
Data read back from memory map did not agree with data written.

ERR 34: CABLE FAILURE
Cable diagnostic program detected a failure in the cable.

ERR 35: CONTROL CIRCUIT FAILURE
Control diagnostic program detected a failure in the control circuitry (see note 1).

ERR 36: PAGE FAULT
Not an error. Access was made to disk mapped memory and firmware doesn’t have page containing that location.

ERR 37: INTELLEC MEMORY FAILURE
Intellec memory does not verify when written to: it may be missing, non-writable, or bad memory.

ERR 40: NO USER CLOCK
In external clock mode, the CPU clock is not present.

ERR 41: NO USER VCC
In external clock mode, the user Vcc is not present.
ERR 42: GUARDED ACCESS
Access was made to a guarded memory or I/O location.

ERR 43: PROCESSOR NOT RUNNING
In external clock mode, the user ready signal is not present.

ERR 48: READY TIMEOUT
In external clock mode with timeout on ready selected, a command timeout occurred.

ERR 49: HOLD SEQUENCE ERROR
A hold request was initiated and removed before hold ACK became active (see note 2).

ERR 4A: HOLD TIMEOUT
Cannot exit emulation or examine user memory because hold is inactive too long in the user system (see note 1).

ERR 4B: RESET TIMEOUT
Cannot exit emulation because reset is inactive (see note 1).

ERR 80: SYNTAX ERROR
The token flagged is not one that is allowed in the current context.

ERR 81: INVALID TOKEN
The token flagged does not follow the rules for a well-formed token.

ERR 82: NO SUCH LINE NUMBER
The specified line number does not exist in the current module.

ERR 83: INAPPROPRIATE NUMBER
The value is not appropriate in the current context.

ERR 84: PARTITION BOUNDS ERROR
The partition values entered in a command are not correct. Either the left part of the partition is greater than the right part, or the values of the partition extremes are out of range in the current context.

ERR 85: ITEM ALREADY EXISTS
The item entered in a define command is currently defined in the symbol table.

ERR 86: ITEM DOES NOT EXIST
The item printed on the preceding line does not reside in the symbol table.

ERR 87: DUPLICATE CHANNEL
The channel specified appears more than once in a channel list.

ERR 88: MACRO PARAMETER ERROR
Too many macro parameters or macro parameter too long.

ERR 89: MISSING CR-LF IN FILE
Include file doesn’t end in carriage-return line-feed.

ERR 8A: FORMAT ALREADY EXISTS
The format specified in a define command is already defined.

ERR 8B: FORMAT DOES NOT EXIST
The format specified has not been defined.
ERR 8C: COMPARE MODE NOT ACTIVE
Find command was issued while compare trace mode was not active.

ERR 8D: EMPTY TRACE BUFFER
Trace buffer is uninitialized.

ERR 8E: INVALID TRACE REFERENCE
Trace reference made while trace buffer uninitialized.

ERR 8F: NON-NULL STRING NEEDED
A null string was used where a non-null string is required.

ERR 90: MEMORY OVERFLOW
Memory requirements of all dynamic tables exceed the amount of memory available.

ERR 91: STACK OVERFLOW
The capacity of a statically allocated stack internal to the diagnostic program has been exceeded.

ERR 92: COMMAND TOO LONG
The capacity of the statically allocated intermediate code buffer has been exceeded.

ERR 93: MODULE DOES NOT EXIST
Module specified does not exist in symbol table.

ERR 94: NON-CHANGEABLE ITEM
An attempt was made to change an item that may not be changed.

ERR 95: INVALID OBJECT FILE
File specified in a load command is not a valid object file.

ERR 96: INVALID WITHIN ACTIVATE
The command is not valid within an activate block.

ERR 97: EXCESSIVE DATA
The amount of data attempted to be inserted into a partition exceeded the size of the partition.

ERR 98: MORE THAN 16 CHANNELS
More than 16 channels specified in a channel list.

ERR 99: EXCESSIVE ITERATED DATA
The amount of data to be repeated throughout a range of memory exceeds the size of the buffer allocated to hold such data.

ERR 9A: TOO MANY GROUPS
Number of groups defined by user may not exceed 43.

ERR 9B: TOO MANY CHANNELS
Number of channels defined by user may not exceed 128.

ERR 9C: UNSUITABLE EXECUTE FILE
The file referenced in an execute command either contains code that is out-of-bounds for the execute command, or it is a main module.

ERR 9D: LINE TOO LONG
Command line was longer than 122 characters.
ERR 9E: HOST-ONLY COMMAND
The command issued is not allowed in an activation list.

ERR 9F: PROCESS ALREADY ACTIVE
Attempt made to activate a process that was already active.

ERR A0: TOO MANY PARTITIONS
Number of partitions or single breakpoints in a breakpoint register exceed maximum permissible value.

ERR A1: PARTITION CROSSES PAGE
Breakpoint partition was not contained on a single page.

ERR A2: ILLEGAL CLOCK VALUE
Value specified for clock is not a permissible value.

ERR A3: PROCESS ALREADY DORMANT
Attempt made to suspend or terminate a dormant process.

ERR A4: MACRO FILE FULL
Macro file contains more than 64K characters.

ERR A7: INAPPROPRIATE TYPE
The type and value entered are inconsistent. Note: Error A7 displayed the string “POINTER VALUE REQUIRED” in previous 8086 emulators.

ERR A8: INTEGER VALUE REQUIRED
A non-integer (i.e., pointer with non-zero base) value was used in a context that must use an integer.

ERR A9: CANNOT REDECLARE MAP
An attempt was made to declare the disk map after it was already declared—the map must be reset in order to redeclare.

ERR AA: MEMORY UNAVAILABLE
The Intellec or disk memory explicitly given in a set-map command was never declared, or no explicit memory was given and there is no more Intellec, disk, or ICE memory available for ICE-86A to assign.

ERR AC: TAKES TOO MANY BRS
A match condition was given that requires more breakpoint registers than is allowed in the current context; either it required more than one register in a set breakpoint command, or required more than two registers in a till clause.

ERR AD: DIFFERING BASES
Two pointers with different bases were used in a context where they must have the same base, e.g., the lower and upper bounds of a partition.

ERR AE: INVALID "AND" IN GO-REG
The GO-register is "TILL BR0 AND BR1" during a GO command, but either (1) BR0 or BR1 contains an execution-type match condition, or (2) BR0 contains a data-time condition and BR1 contains an address-time condition.

ERR B2: INVALID BASE
The base used in the display breakpoint/tracepoint command is out of range for part or all of the addresses in the register (e.g., "BR0 BASE 0" when BR0 contains address 10000H).

ERR B3: SYMBOL HAS NO TYPE
A symbol being used in a typed memory reference (e.g., "!X") has no type.
ERR B5: BLOCK IS EMPTY

ERR BB: INVALID REAL NUMBER
   The syntax of the real number is incorrect.

ERR BC: REAL NUMBER TOO LONG
   The real number had greater than 30 digits of mantissa without an exponent or
greater than 25 digits of mantissa with an exponent.

ERR BD: EXPONENT TOO LARGE
   The exponent generated for a real number was greater than the 4 digits allowed.

ERR BE: MIXED REAL TYPES
   REAL, DREAL, and TREAL values were mixed illegally, e.g., REA 1000 =
   TRE 2000.

ERR BF: REAL NUMBER OVERFLOW
   A real number that was not in the allowed range for reals was generated by the
   system or entered by the operator. The memory is not modified if this error
   occurs.

WARN C0: UNSATISFIED EXTERNALS
   The program just loaded contains externals which were not satisfied at link
   time. The program was loaded correctly except for references to the unsatisfied
   externals.

WARN C1: MAPPING OVER SYSTEM
   The user has modified the map so that part of his address space includes either
   the ISIS system or the GID software package.

WARN C2: HARDWARE MISSING
   An attempt was made to initialize the device whose generic device code number
   is printed on the previous line but no device responded. A generic device code is
   the first of four consecutive device codes reserved for a specific type of device.

WARN C3: MULTIPLE HARDWARE
   An attempt was made to initialize the device whose device code number is
   printed on the previous line but more than one device responded.

WARN C4: INVALID "AND" IN GR
   The GO-register is as described for ERR AE after GR, BR0 or BR1 was
   changed.

WARN C5: INTELLEC MEM FAILURE
   The Intellec memory whose physical segment number is on previous line does
   not verify when written to: it may be missing, non-writable, or bad memory.

WARN C6: HARDWARE REINITIALIZED
   The hardware has been reinitialized, setting trace buffer to 0, i.e., no data is in
   the trace buffer.

WARN C7: CLEARING TFL TO 0

WARN C8: REINITIALIZING—FAULT
   The hardware is being reinitialized

ERR E7: ILLEGAL FILENAME [4]
ERR E8: ILLEGAL DEVICE [5]
Illegal or unrecognized device in filename.

Attempt to write to a file open for input.

ERR EB: FILE OPEN FOR OUTPUT [8]

ERR EC: DIRECTORY FULL [9]

ERR EE: FILE ALREADY IN USE [11]

ERR EF: FILE ALREADY OPEN [12]
Attempted to open a file that was already open.

ERR F0: NO SUCH FILE [13]
The file specified does not exist.

ERR F1: WRITE-PROTECTED FILE [14]
Attempt to open a write-protected file for the purposes of writing data into it.

ERR F3: CHECKSUM ERROR [16]
A checksum error in a hex object file was encountered during loading.

ERR F6: DISK FILE REQUIRED [19]
Attempt to use a non-diskette file where a diskette file was required.

ERR F9: ILLEGAL ACCESS [22]
Attempt to open a read-only file for the purposes of storing data (i.e., specifying :CI: as the list device) or a write-only file as a source of data (i.e., :LP: in a load command).

ERR FA: NO FILENAME [23]
No filename specified for a diskette file (i.e., no filename following :FI:).

ERR FD: "DONE" TIMED OUT
The device whose device code number is printed on the preceding line was invoked but failed to return done within 5 seconds.

ERR FE: "ACKNOWLEDGE" TIMED OUT
ICE-86A software attempted to pass information to ICE-86A hardware, but the hardware did not respond by setting the acknowledge flag of the parameter block within 5 milliseconds. Specifically, ICE-86A firmware did not acknowledge receipt of the command in time.

ERR FF: NULL FILE EXTENSION [28]
A file was specified so as to contain an extension but no extension was specified.

Note 1. If error 35, 4A, or 4B occurs during emulation, hardware will be reset as if a RESET HARDWARE was executed. The emulation will not be recoverable as all registers will be set to the values they contained at the beginning of emulation. Warning message C6 may be issued.

Note 2. Error 49 will cause emulation to exit properly and warning message C6 will be issued.

Note 3. Bracketed number following error message refers to the ISIS error identified by this number.
Note 4. Error messages other than those documented in this list should not occur. If you encounter such an error, please report it to Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051 MCSD, Customer Marketing, or your local Field Application Engineer.
APPENDIX C
ICE-86A™ COMMAND SYNTAX SUMMARY

Command Summary

debug session = [top-level command cr] ...
top-level command = define macro command :: remove macro command :: command
command = compound command :: simple command
compound command = if command :: repeat command :: count command :: write command
simple command = display break/trace command :: set break/trace command ::
go command :: step command :: go-register command ::
enable/disable trace command :: trace command :: oldest command ::
newest command :: print command :: move command :: clock command ::
command signal timeout command :: enable/disable ready command ::
display command :: change command :: define command ::
display symbols command :: display lines command ::
display modules command :: change symbol command ::
remove symbols command :: set domain command ::
reset domain command :: display map command ::
declare map command :: set map command :: reset map command ::
load command :: save command :: suffix command :: base command ::
evaluate command :: list command :: exit command ::
reset hardware command :: display macro command ::
put macro command :: dir command :: include command
enable/disable symbolically command :: enable/disable expansion command ::
disassembly command :: define dasm command :: set/display rqgt command :: display
bus command :: display cause command

Expressions

expr = boolean term [or-op boolean term] ...

or-op = OR :: XOR

boolean term = boolean factor [AND boolean factor] ...

boolean factor = [NOT] boolean primary

boolean primary = arith expr [rel-op arith expr]

rel-op = ::= ::= ::= <= ::= ::= 

arith expr = memory reference :: port name :: address

address = arith term [MASK arith term] ...

arith term = term [plus-op term] ...

plus-op = + ::-

term = factor [mult-op factor] ...

mult-op = * :: / :: MOD.

factor = [plus-op] [segment-op] primary

segment-op = primary ::= OFFSET ::= SEGMENT

primary = (expr) :: numeric constant :: source statement number :: string ::
symbolic reference :: keyword reference

symbolic reference = [module name] symbol [symbol] ...
module name = .identifier
symbol = .identifier
source statement number = [module name] # primary-10
primary-10 = primary
keyword reference = register name :: flag name :: pin name :: typed memory reference
partition = address [TO address] :: address LENGTH address

Keyword Operators

register name = RAL :: RAH :: RBL :: RBH :: RCL :: RCH :: RDL :: RDH :: RAX :: RBX :: RCX :: RDX :: SP :: BP :: SI :: DI :: SS :: DS :: ES :: IP :: CAUSE :: OPCODE :: RF :: PIP :: TIMER :: HTIMER :: BUFFERSIZE :: UPPER :: LOWER
flag name = AFL :: CFL :: DFL :: IFL :: OFL :: PFL :: SFL :: TFL :: ZFL
pin name = RDY :: NMI :: TEST :: HOLD :: RST :: MN :: IR
port name = PORT address :: WPORT address
memory reference = memory-designation address
memory-designation = BYTE :: WORD :: SINTEGER :: INTEGER :: POINTER :: REAL :: DREAL :: TREAL
typed memory reference = [!!identifier] ! identifier [!identifier] ...

Emulation Controls and Commands

display break/trace command = break/trace reg [display break/trace mode]
set break/trace command = break/trace reg = match-cond
break/trace reg = break reg :: trace reg
break reg = BR :: BR0 :: BR1
trace reg = ONTRACE :: OFFTRACE
display break/trace mode = ABSOLUTE :: BASE [expr]
machine-cond = execution match code :: non-execution match cond
evaluation match cond = match value EXECUTED
non-execution match cond = address match range [match status list] [data match range]
[segment register usage] :: match status list [data match range]
[segment register usage] :: data match range
[segment register usage] :: segment register usage
match value = address :: masked constant
address match range = match range
data match range = VALUE match range
match range = match value :: match partition [ , match partition ] :: address up/down
match partition = partition :: OBJECT memory reference :: OBJECT typed memory reference
up/down = UP :: DOWN
match status list = match status [ , match status ] ...
match status = READ :: WRITTEN :: INPUT :: OUTPUT :: FETCHED :: HALT :: ACKNOWLEDGE
segment register usage = USING segment register name
segment register name = SS :: CS :: DS :: ES
go command = GO [FROM address] [go-register]
step command = STEP [FROM address]
go-register command = GR [= go-register]
go-register = FOREVER :: TILL break
break = break reg [and/or break reg] :: match-cond [and/or match-cond]
and/or = AND :: OR
enable/disable trace command = ENABLE TRACE [CONDITIONALLY [NOW initial trace ] ] :: DISABLE TRACE

initial trace = ON :: OFF
trace command = TRACE [= trace mode]
trace mode = FRAME :: INSTRUCTION
oldest command = OLDEST
newest command = NEWEST
print command = PRINT [ [plus-op] primary-10] :: PRINT ALL
move command = MOVE [ [plus-op] primary-10]
clock command = CLOCK [= clock setting]
clock setting = INTERNAL :: EXTERNAL
command signal timeout command = RWTIMEOUT [= new signal]
new signal = INFINITE :: expr-10 [ERROR] :: expr-10 NOERROR
expr-10 = expr
enable/disable ready command = ENABLE RDY :: DISABLE RDY

Interrogation and Utility Commands

display command = reference [ , reference] ... :: mem or i/o partition :: ASM partition :: REGISTER :: FLAG :: PIN :: STACK expr :: BOOL expr

mem or i/o = memory-designatior :: PORT :: WPORT
change command = reference = expr :: mem or i/o partition = change exp [ , change exp] ...
change exp = mem or i/o partition :: expr :: string
define command = DEFINE [module name] symbol = expr [OF type]
display symbols command = SYMBOL :: symbolic reference
display lines command = LINE :: source statement number
display modules command = MODULE
change symbol command = symbolic reference = expr [OF type]
remove symbols command = REMOVE symbolic reference [, symbolic reference] ... :: REMOVE SYMBOL ::
REMOVE MODULE module name [, module name] ...
type = memory design
set domain command = DOMAIN module name
reset domain command = RESET DOMAIN
cause command = CAUSE
enable/disable symbolically command = {ENABLE } SYMBOLICALLY
{DISABLE}
display map command = MAP [partition]
ICE-86A Command Syntax Summary

**Declare map command**
\[ \text{MAP DISK} = \text{file name} :: \text{MAP INTELLEC} = \text{partition} [, \text{partition}] ... \]

**Set map command**
\[ \text{MAP partition} = \text{new memory map} \]

**Reset map command**
\[ \text{RESET MAP} \]

**New memory map**
\[ \text{GUARDED :: USER [NOVERIFY]} :: \text{ICE [address]} [\text{NOVERIFY}] :: \text{INTELLEC [address]} [\text{NOVERIFY}] :: \text{DISK [address]} [\text{NOVERIFY}] \]

**Load command**
\[ \text{LOAD path name} \left[ \begin{array}{c} \text{NOCODE} \text{NOSYMBOL} \text{NOLINE} \end{array} \right] \ldots [\text{SELECTING module partition}, \text{module partition}] ... \]

**Module partition**
\[ \{ \text{module name} \} \]

**Save command**
\[ \text{SAVE path name} \left[ \begin{array}{c} \text{NOCODE} \text{NOSYMBOL} \text{NOLINE} \end{array} \right] \]

**Save code**
\[ \text{NOCODE :: partition} [, \text{partition}] ... \]

**Suffix command**
\[ \text{SUFFIX} [= \text{suffix}] \]

**Base command**
\[ \text{BASE} [= \text{base}] \]

**Suffix**
\[ \text{Y :: O :: Q :: T :: H} \]

**Base**
\[ \text{suffix :: ASCII} \]

**Evaluate command**
\[ \text{EVALUATE expr [SYMBOLICALLY]} \]

**Disassembly command**
\[ \text{DEFINE DASM} \left[ \begin{array}{c} 86 \text{ } 87 \text{ } \text{EMULATOR} \end{array} \right] \]

**List command**
\[ \text{LIST path name} \]

**Exit command**
\[ \text{EXIT} \]

**Reset hardware command**
\[ \text{RESET HARDWARE} \]

**Set/display rqgt command**
\[ \text{RQGT} \left[ \begin{array}{c} \text{CONTINUOUS} \text{ } \text{EMULATIONTIME} \end{array} \right] \]

**Display bus command**
\[ \text{BUS} \]

**CR**
\[ \text{carriage-return line-feed} \]

**IF Command**
\[ \text{IF expr [THEN] cr true-list} \]
\[ \text{ORIF expr [THEN] cr true-list} \ldots \]
\[ \text{ELSE cr false-list} \]

**True-list**
\[ \text{[command cr]} \ldots \]

**False-list**
\[ \text{[command cr]} \ldots \]

**End if**
\[ \text{END} \]

**Looping Commands**
\[ \text{REPEAT cr loop-list end-repeat} \]

**End-repeat**
\[ \text{END} \]

**Count command**
\[ \text{COUNT expr-10 cr loop-list end-count} \]

**Expr-10**
\[ \text{expr} \]

**End-count**
\[ \text{END} \]
loop-list = [loop element cr] ...
loop element = command :: loop exit
loop exit = WHILE EXPR :: UNTIL expr

**Macro Definition Command**
define macro command = DEFINE MACRO macro name cr macro body EM
macro name = identifier
macro body = [command cr] ...

**Macro Invocation Command**
macro invocation command = macro name :: [actual parameter list]
actual parameter list = actual parameter [, actual parameter] ...
actual parameter = [limited token] ... :: string
limited token = any token except cr, string or "," ...

**Remove Macro Command**
remove macro command = REMOVE MACRO [macro list]
macro list = macro name [, macro name] ...

**Display Macro Command**
display macro command = MACRO [macro list]

**Enable/Disable Expansion Command**
enable/disable expansion command = \{ ENABLE \} EXPANSION
\{ DISABLE \}

**Put Macro Command**
put macro command = PUT file name MACRO [macro list]

**Directory Command**
dir command = DIR directory
directory = MACRO

**Include Command**
include command = INCLUDE file name

**Write Command**
write command = WRITE list element [, list element] ...
list element = string :: expr :: BOOL expr
# DC Characteristics of ICE-86A User Cable

## 1. Output Low Voltages

<table>
<thead>
<tr>
<th></th>
<th>$V_{OL}(\text{Max})$</th>
<th>$I_{OL}(\text{Max})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD0-AD15</td>
<td>0.4 V</td>
<td>12 mA</td>
</tr>
<tr>
<td></td>
<td>0.5 V</td>
<td>24 mA</td>
</tr>
<tr>
<td>A16/S3-A19/S7, BHE/S7, RD, LOCK, Q50, Q51, S0, S1, S2, WR, M/IO, DT/R, DEN, ALE, INTA</td>
<td>0.4 V</td>
<td>8 mA</td>
</tr>
<tr>
<td></td>
<td>0.5 V</td>
<td>16 mA</td>
</tr>
<tr>
<td>EMUL</td>
<td>0.4 V</td>
<td>16 mA</td>
</tr>
<tr>
<td>HLDA</td>
<td>0.4 V</td>
<td>7 mA</td>
</tr>
<tr>
<td>INITOUT</td>
<td>0.25 V</td>
<td>8 mA</td>
</tr>
<tr>
<td>MATCH0 OR MATCH1</td>
<td>0.4 V</td>
<td>16 mA</td>
</tr>
<tr>
<td>RQ/GT</td>
<td>0.4 V</td>
<td>16 mA</td>
</tr>
</tbody>
</table>

## 2. Output High Voltages

<table>
<thead>
<tr>
<th></th>
<th>$V_{OL}(\text{Min})$</th>
<th>$I_{OH}(\text{Max})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD0-AD15</td>
<td>2.4 V</td>
<td>-3 mA</td>
</tr>
<tr>
<td>A16/S3-A19/S7, BHE/S7, RD, LOCK, Q50, Q51, S0, S1, S2, WR, M/IO, DT/R, DEN, ALE, INTA</td>
<td>2.4 V</td>
<td>-2.6 mA</td>
</tr>
<tr>
<td>EMUL</td>
<td>4.5 V</td>
<td>250 mA</td>
</tr>
<tr>
<td>HLDA</td>
<td>2.4 V</td>
<td>-3.0 mA</td>
</tr>
<tr>
<td>INITOUT</td>
<td>3.1 V</td>
<td>2.6 mA</td>
</tr>
<tr>
<td>MATCH0 OR MATCH1</td>
<td>2.4 V</td>
<td>-0.8 mA</td>
</tr>
<tr>
<td>RQ/GT</td>
<td>4.5 V</td>
<td>250 mA</td>
</tr>
</tbody>
</table>

## 3. Input Low Voltages

<table>
<thead>
<tr>
<th></th>
<th>$V_{IL}(\text{Max})$</th>
<th>$I_{IL}(\text{Max})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD0-AD15</td>
<td>0.8 V</td>
<td>-0.2 mA</td>
</tr>
<tr>
<td>BRKEXT</td>
<td>0.4 V</td>
<td>0.4 mA</td>
</tr>
<tr>
<td>NMI, CLK</td>
<td>0.8 V</td>
<td>-0.4 mA</td>
</tr>
<tr>
<td>READY</td>
<td>0.8 V</td>
<td>-0.8 mA</td>
</tr>
<tr>
<td>INTR, HOLD, TEST, RESET</td>
<td>0.8 V</td>
<td>-1.4 mA</td>
</tr>
<tr>
<td>MN/MX (0.1 μF to GND)</td>
<td>0.8 V</td>
<td>-3.3 mA</td>
</tr>
</tbody>
</table>

## 4. Input High Voltages

<table>
<thead>
<tr>
<th></th>
<th>$V_{IH}(\text{Min})$</th>
<th>$I_{IH}(\text{Max})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD0-AD15</td>
<td>2.0 V</td>
<td>80 μA</td>
</tr>
<tr>
<td>BRKEXT</td>
<td>2.7 V</td>
<td>20 mA</td>
</tr>
<tr>
<td>NMI, CLK</td>
<td>2.0 V</td>
<td>20 μA</td>
</tr>
<tr>
<td>READY</td>
<td>2.0 V</td>
<td>40 μA</td>
</tr>
<tr>
<td>INTR, HOLD, TEST, RESET</td>
<td>2.0 V</td>
<td>-0.4 mA</td>
</tr>
<tr>
<td>MN/MX</td>
<td>2.0 V</td>
<td>-1.1 mA</td>
</tr>
</tbody>
</table>
Specifications

ICE-86A Operating Environment

Required Hardware:
Intellec Microcomputer Development System with:
1. Three adjacent slots for ICE-86A
2. 64K of Intellec Memory. If expansion memory is desired, no more than 32K may be 16K RAM boards.
System Console
Intellec Diskette Operating System
ICE-86A Module

Required Software:
System Monitor
ISIS-II, Version 3.4 or subsequent
ICE-86A Software

Equipment Supplied
Printed Circuit Boards (3)
Interface Cable and Emulation Buffer Module
Operator’s Manual
ICE-86A Software

Emulation Clock
User system clock up to 5 MHz or 2 MHz internal clock in stand-alone mode.

Physical Characteristics

Printed Circuit Boards:

| Width  | 12.00 in (30.48 cm) |
| Height | 6.75 in (17.15 cm) |
| Depth  | 0.50 in (1.27 cm)   |
| Packaged Weight | — |

Electrical Characteristics

\( V_{OC} = +5V \pm 5\% -1\% \)
\( I_{CC} = 16A \) maximum; 11A typical
\( V_{DD} = +12V \pm 5\% \)
\( I_{DD} = 120 mA \) maximum; 80 mA typical
\( V_{BB} = -10V \pm 5\% \) or \(-12V \pm 5\% \) (optional)
\( I_{BB} = 15 mA \) maximum; 12 mA typical

Environmental Characteristics

Operating Temperature: 0° to 40°C
Operating Humidity: Up to 95% relative humidity without condensation.

NOTE

The timing parameter TCL AZ has an actual transition of 85 ns for ICE-86A instead of 80ns, as for the 8086 chip.
The timing parameter TCL GH has an actual maximum value of 100 ns for ICE-86A instead of 85ns, as for the 8086 chip.
All other timing parameters are as specified for the 8086 chip.

HOLD/HOLDA Timing

The diagrams below show the timing for the HOLD and HOLDA signals when the ICE-86A Module is in different modes of operation. During reset, byte/word/port commands and breakpoint loading, the worst case HOLDA response time is 1 millisecond. Breakpoints are loaded at the beginning of each emulation that specifies a new break condition.

During an emulation break, up to 1 millisecond may elapse before the ICE Module response to a HOLD input with a HOLDA signal.

At no time does the ICE-86A Module truncate a user HOLD in progress.
1. ICE NOT IN EMULATION (INTERROGATION MODE):

   - CPU CLOCK
   - USER HOLD
   - HLDA

2. ICE IN EMULATION:

   - CPU CLOCK
   - USER HOLD
   - \( S_0 \), \( S_1 \), \( S_2 \), \( S_3 \), \( S_4 \), \( S_5 \) USER WAIT STATES
   - HLDA

3. DURING TIMES WHICH ICE REQUIRES EXCLUSIVE USE OF THE CPU TO EXECUTE ICE FUNCTIONS, I.E., RESET HARDWARE, BYTE/WORD/PORT COMMANDS, AND BREAK-POINT LOADING:

   - USER HOLD
   - HLDA

   800 \( \mu \text{SEC} \) MAXIMUM
<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 00000000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>01 00000001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>02 00000010</td>
<td>MOD REGR/M</td>
<td>ADD REG,EA</td>
</tr>
<tr>
<td>03 00000100</td>
<td>MOD REGR/M</td>
<td>ADD REG,EA</td>
</tr>
<tr>
<td>04 00000101</td>
<td>ADD AL,DATA8</td>
<td>TIMEOUT DATA TO REG AL</td>
</tr>
<tr>
<td>05 00000110</td>
<td>PUSH AX</td>
<td>PUSH AX TO REG AX</td>
</tr>
<tr>
<td>07 00001000</td>
<td>POP ES</td>
<td>POP ES TO REG ES</td>
</tr>
<tr>
<td>08 00001001</td>
<td>OR EA,REG</td>
<td>OR EA,REG TO REG EA</td>
</tr>
<tr>
<td>09 00001010</td>
<td>OR EA,REG</td>
<td>OR EA,REG TO REG EA</td>
</tr>
<tr>
<td>0A 00001100</td>
<td>OR EA,REG</td>
<td>OR EA,REG TO REG EA</td>
</tr>
<tr>
<td>0B 00001101</td>
<td>MOD AX</td>
<td>MOD AX TO REG AX</td>
</tr>
<tr>
<td>0C 00001110</td>
<td>OR EA,REG</td>
<td>OR EA,REG TO REG EA</td>
</tr>
<tr>
<td>0D 00001111</td>
<td>OR EA,REG</td>
<td>OR EA,REG TO REG EA</td>
</tr>
<tr>
<td>0F 00010011</td>
<td>(not used)</td>
<td>(not used)</td>
</tr>
<tr>
<td>10 00010000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>11 00010001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>12 00010010</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>13 00010011</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>14 00010100</td>
<td>ADD AL,DATA8</td>
<td>TIMEOUT DATA W/CARRY TO REG AL</td>
</tr>
<tr>
<td>15 00010101</td>
<td>ADD AX,DATA16</td>
<td>ADD AX,DATA16 TO REG AX</td>
</tr>
<tr>
<td>16 00010110</td>
<td>PUSH SS</td>
<td>PUSH SS TO REG SS</td>
</tr>
<tr>
<td>17 00010111</td>
<td>POP SS</td>
<td>POP SS TO REG SS</td>
</tr>
<tr>
<td>18 00011000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>19 00011001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>1A 00011010</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>1B 00011100</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>1C 00011101</td>
<td>ADD AL,DATA8</td>
<td>TIMEOUT DATA W/CARRY TO REG AL</td>
</tr>
<tr>
<td>1D 00011110</td>
<td>ADD AL,DATA16</td>
<td>ADD AL,DATA16 TO REG AL</td>
</tr>
<tr>
<td>1E 00011111</td>
<td>ADD AL,DATA16</td>
<td>ADD AL,DATA16 TO REG AL</td>
</tr>
<tr>
<td>1F 00011111</td>
<td>ADD AL,DATA16</td>
<td>ADD AL,DATA16 TO REG AL</td>
</tr>
<tr>
<td>20 00100000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>21 00100001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>22 00100010</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>23 00100100</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>24 00100101</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>25 00100110</td>
<td>ADD AX,DATA16</td>
<td>ADD AX,DATA16 TO REG AX</td>
</tr>
<tr>
<td>26 00100111</td>
<td>ADD AX,DATA16</td>
<td>ADD AX,DATA16 TO REG AX</td>
</tr>
<tr>
<td>27 00101000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>28 00101001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>29 00101010</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2A 00101100</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2B 00101110</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2C 00110100</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2D 00110110</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2E 00110111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>2F 00111000</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>30 00111001</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>31 00111010</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>32 00111100</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>33 00111101</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>34 00111110</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>35 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>36 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>37 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>38 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>39 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3A 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3B 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3C 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3D 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3E 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>3F 00111111</td>
<td>MOD REGR/M</td>
<td>ADD EA,REG</td>
</tr>
<tr>
<td>40 01000000</td>
<td>INC AX</td>
<td>INC AX TO REG AX</td>
</tr>
<tr>
<td>41 01000001</td>
<td>INC AX</td>
<td>INC AX TO REG AX</td>
</tr>
<tr>
<td>Opcode</td>
<td>Operation</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------</td>
<td>-------------</td>
</tr>
<tr>
<td>01000010</td>
<td>INC DX</td>
<td>Increment (DX)</td>
</tr>
<tr>
<td>01000011</td>
<td>INC BX</td>
<td>Increment (BX)</td>
</tr>
<tr>
<td>01000100</td>
<td>INC SP</td>
<td>Increment (SP)</td>
</tr>
<tr>
<td>01000101</td>
<td>INC BP</td>
<td>Increment (BP)</td>
</tr>
<tr>
<td>01000110</td>
<td>INC SI</td>
<td>Increment (SI)</td>
</tr>
<tr>
<td>01000111</td>
<td>INC DI</td>
<td>Increment (DI)</td>
</tr>
<tr>
<td>01001000</td>
<td>DEC AX</td>
<td>Decrement (AX)</td>
</tr>
<tr>
<td>01001001</td>
<td>DEC CX</td>
<td>Decrement (CX)</td>
</tr>
<tr>
<td>01001010</td>
<td>DEC DX</td>
<td>Decrement (DX)</td>
</tr>
<tr>
<td>01001011</td>
<td>DEC BX</td>
<td>Decrement (BX)</td>
</tr>
<tr>
<td>01001100</td>
<td>DEC SP</td>
<td>Decrement (SP)</td>
</tr>
<tr>
<td>01001101</td>
<td>DEC BP</td>
<td>Decrement (BP)</td>
</tr>
<tr>
<td>01001110</td>
<td>DEC SI</td>
<td>Decrement (SI)</td>
</tr>
<tr>
<td>01001111</td>
<td>DEC DI</td>
<td>Decrement (DI)</td>
</tr>
<tr>
<td>01010000</td>
<td>PUSH AX</td>
<td>Push AX to stack</td>
</tr>
<tr>
<td>01010001</td>
<td>PUSH CX</td>
<td>Push CX to stack</td>
</tr>
<tr>
<td>01010010</td>
<td>PUSH DX</td>
<td>Push DX to stack</td>
</tr>
<tr>
<td>01010011</td>
<td>PUSH BX</td>
<td>Push BX to stack</td>
</tr>
<tr>
<td>01010100</td>
<td>PUSH SP</td>
<td>Push SP to stack</td>
</tr>
<tr>
<td>01010101</td>
<td>PUSH BP</td>
<td>Push BP to stack</td>
</tr>
<tr>
<td>01010110</td>
<td>PUSH SI</td>
<td>Push SI to stack</td>
</tr>
<tr>
<td>01010111</td>
<td>PUSH DI</td>
<td>Push DI to stack</td>
</tr>
<tr>
<td>01011000</td>
<td>POP AX</td>
<td>Pop AX from stack</td>
</tr>
<tr>
<td>01011001</td>
<td>POP CX</td>
<td>Pop CX from stack</td>
</tr>
<tr>
<td>01011010</td>
<td>POP DX</td>
<td>Pop DX from stack</td>
</tr>
<tr>
<td>01011011</td>
<td>POP BX</td>
<td>Pop BX from stack</td>
</tr>
<tr>
<td>01011100</td>
<td>POP SP</td>
<td>Pop SP from stack</td>
</tr>
<tr>
<td>01011101</td>
<td>POP BP</td>
<td>Pop BP from stack</td>
</tr>
<tr>
<td>01011110</td>
<td>POP SI</td>
<td>Pop SI from stack</td>
</tr>
<tr>
<td>01011111</td>
<td>POP DI</td>
<td>Pop DI from stack</td>
</tr>
<tr>
<td>01100000</td>
<td>ADD AX, DATA8</td>
<td>Add AX, DATA8</td>
</tr>
<tr>
<td>01100001</td>
<td>SUB AX, DATA8</td>
<td>Subtract AX, DATA8</td>
</tr>
<tr>
<td>01100010</td>
<td>XOR AX, DATA8</td>
<td>XOR AX, DATA8</td>
</tr>
<tr>
<td>01100011</td>
<td>OR AX, DATA8</td>
<td>OR AX, DATA8</td>
</tr>
<tr>
<td>01100100</td>
<td>CMP AX, DATA8</td>
<td>Compare AX, DATA8</td>
</tr>
<tr>
<td>01100101</td>
<td>CMP BX, DATA8</td>
<td>Compare BX, DATA8</td>
</tr>
<tr>
<td>01100110</td>
<td>CMP DX, DATA8</td>
<td>Compare DX, DATA8</td>
</tr>
<tr>
<td>01100111</td>
<td>CMP CX, DATA8</td>
<td>Compare CX, DATA8</td>
</tr>
<tr>
<td>01101000</td>
<td>INC AX</td>
<td>Increment AX</td>
</tr>
<tr>
<td>01101001</td>
<td>INC BX</td>
<td>Increment BX</td>
</tr>
<tr>
<td>01101010</td>
<td>INC DX</td>
<td>Increment DX</td>
</tr>
<tr>
<td>01101011</td>
<td>INC CX</td>
<td>Increment CX</td>
</tr>
<tr>
<td>01101100</td>
<td>DEC AX</td>
<td>Decrement AX</td>
</tr>
<tr>
<td>01101101</td>
<td>DEC BX</td>
<td>Decrement BX</td>
</tr>
<tr>
<td>01101110</td>
<td>DEC DX</td>
<td>Decrement DX</td>
</tr>
<tr>
<td>01101111</td>
<td>DEC CX</td>
<td>Decrement CX</td>
</tr>
<tr>
<td>01110000</td>
<td>PUSH AX</td>
<td>Push AX to stack</td>
</tr>
<tr>
<td>01110001</td>
<td>PUSH BX</td>
<td>Push BX to stack</td>
</tr>
<tr>
<td>01110010</td>
<td>PUSH DX</td>
<td>Push DX to stack</td>
</tr>
<tr>
<td>01110011</td>
<td>PUSH CX</td>
<td>Push CX to stack</td>
</tr>
<tr>
<td>01110100</td>
<td>POP AX</td>
<td>Pop AX from stack</td>
</tr>
<tr>
<td>01110101</td>
<td>POP BX</td>
<td>Pop BX from stack</td>
</tr>
<tr>
<td>01110110</td>
<td>POP DX</td>
<td>Pop DX from stack</td>
</tr>
<tr>
<td>01110111</td>
<td>POP CX</td>
<td>Pop CX from stack</td>
</tr>
<tr>
<td>01111000</td>
<td>ADD AX, DATA16</td>
<td>Add AX, DATA16</td>
</tr>
<tr>
<td>01111001</td>
<td>SUB AX, DATA16</td>
<td>Subtract AX, DATA16</td>
</tr>
<tr>
<td>01111010</td>
<td>XOR AX, DATA16</td>
<td>XOR AX, DATA16</td>
</tr>
<tr>
<td>01111011</td>
<td>OR AX, DATA16</td>
<td>OR AX, DATA16</td>
</tr>
<tr>
<td>01111100</td>
<td>CMP AX, DATA16</td>
<td>Compare AX, DATA16</td>
</tr>
<tr>
<td>01111101</td>
<td>CMP BX, DATA16</td>
<td>Compare BX, DATA16</td>
</tr>
<tr>
<td>01111110</td>
<td>CMP DX, DATA16</td>
<td>Compare DX, DATA16</td>
</tr>
<tr>
<td>01111111</td>
<td>CMP CX, DATA16</td>
<td>Compare CX, DATA16</td>
</tr>
<tr>
<td>00000000</td>
<td>ADD BYTE</td>
<td>Add byte</td>
</tr>
<tr>
<td>00000001</td>
<td>SUB BYTE</td>
<td>Subtract byte</td>
</tr>
<tr>
<td>00000010</td>
<td>XOR BYTE</td>
<td>XOR byte</td>
</tr>
<tr>
<td>00000011</td>
<td>OR BYTE</td>
<td>OR byte</td>
</tr>
<tr>
<td>00000100</td>
<td>CMP BYTE</td>
<td>Compare byte</td>
</tr>
<tr>
<td>00000101</td>
<td>CMP Word</td>
<td>Compare word</td>
</tr>
<tr>
<td>00000110</td>
<td>CMP Longword</td>
<td>Compare longword</td>
</tr>
<tr>
<td>00000111</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00001000</td>
<td>ADD Word</td>
<td>Add word</td>
</tr>
<tr>
<td>00001001</td>
<td>SUB Word</td>
<td>Subtract word</td>
</tr>
<tr>
<td>00001010</td>
<td>XOR Word</td>
<td>XOR word</td>
</tr>
<tr>
<td>00001011</td>
<td>OR Word</td>
<td>OR word</td>
</tr>
<tr>
<td>00001100</td>
<td>CMP Word</td>
<td>Compare word</td>
</tr>
<tr>
<td>00001101</td>
<td>CMP Longword</td>
<td>Compare longword</td>
</tr>
<tr>
<td>00001110</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00001111</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00010000</td>
<td>ADD Longword</td>
<td>Add longword</td>
</tr>
<tr>
<td>00010001</td>
<td>SUB Longword</td>
<td>Subtract longword</td>
</tr>
<tr>
<td>00010010</td>
<td>XOR Longword</td>
<td>XOR longword</td>
</tr>
<tr>
<td>00010011</td>
<td>OR Longword</td>
<td>OR longword</td>
</tr>
<tr>
<td>00010100</td>
<td>CMP Longword</td>
<td>Compare longword</td>
</tr>
<tr>
<td>00010101</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00010110</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00010111</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00011000</td>
<td>ADD ASCII</td>
<td>Add ASCII</td>
</tr>
<tr>
<td>00011001</td>
<td>SUB ASCII</td>
<td>Subtract ASCII</td>
</tr>
<tr>
<td>00011010</td>
<td>XOR ASCII</td>
<td>XOR ASCII</td>
</tr>
<tr>
<td>00011011</td>
<td>OR ASCII</td>
<td>OR ASCII</td>
</tr>
<tr>
<td>00011100</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00011101</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00011110</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
<tr>
<td>00011111</td>
<td>CMP ASCII</td>
<td>Compare ASCII</td>
</tr>
</tbody>
</table>
Instructions in Hexadecimal Order

81 1000001 MOD 010 R/M ADC EA,DATA16 WORD ADD DATA W/ CARRY TO EA
81 1000001 MOD 011 R/M SBB EA,DATA16 WORD SUB DATA W/ BORROW FROM EA
85 1000001 MOD 100 R/M AND EA,DATA16 WORD AND DATA TO EA
81 1000001 MOD 101 R/M SUB EA,DATA16 WORD SUBTRACT DATA FROM EA
81 1000001 MOD 110 R/M XOR EA,DATA16 WORD XOR DATA TO EA
81 1000001 MOD 111 R/M CMP EA,DATA16 WORD COMPARISON DATA WITH (EA)
82 1000010 MOD 000 R/M ADD EA,DATA8 BYTE ADD DATA TO EA
82 1000010 MOD 001 R/M (not used)
82 1000010 MOD 010 R/M ADC EA,DATA8 BYTE ADD DATA W/ CARRY TO EA
82 1000010 MOD 011 R/M SBB EA,DATA8 BYTE SUB DATA W/ BORROW FROM EA
83 1000011 MOD 000 R/M ADD EA,DATA8 WORD ADD DATA TO EA
83 1000011 MOD 001 R/M (not used)
83 1000011 MOD 010 R/M ADC EA,DATA8 WORD ADD DATA W/ CARRY TO EA
83 1000011 MOD 011 R/M (not used)
83 1000011 MOD 100 R/M (not used)
83 1000011 MOD 101 R/M SUB EA,DATA8 WORD SUBTRACT DATA FROM EA
83 1000011 MOD 110 R/M (not used)
83 1000011 MOD 111 R/M (not used)
84 1000100 MOD REGR/M TEST EA,REG BYTE TEST (EA) WITH (REG)
85 1000100 MOD REGR/M TEST EA,REG WORD TEST (EA) WITH (REG)
86 1000110 MOD REGR/M XCHG REG,EA BYTE EXCHANGE (REG) WITH (EA)
87 1000111 MOD REGR/M XCHG REG,EA WORD EXCHANGE (REG) WITH (EA)
88 1001000 MOD REGR/M MOV EA,REG BYTE MOVE (REG) TO EA
89 1001001 MOD REGR/M MOV EA,REG WORD MOVE (REG) TO EA
8A 1001010 MOD REGR/M MOV REG,EA BYTE MOVE (EA) TO REG
8B 1001011 MOD REGR/M MOV REG,EA WORD MOVE (EA) TO REG
8C 1001100 MOD 0SR R/M MOV EA,SR WORD MOVE (SEGMENT REG SR) TO EA
8D 1001101 MOD 1-- R/M (not used)
8E 1001100 MOD 0SR R/M LEA REG,EA LOAD EFFECTIVE ADDRESS OF EA TO REG
8E 1001101 MOD 1-- R/M (not used)
8F 1001100 MOD 000 R/M POP EA POP STACK TO EA
8F 1001111 MOD 001 R/M (not used)
8F 1001111 MOD 010 R/M (not used)
8F 1001111 MOD 011 R/M (not used)
8F 1001111 MOD 100 R/M (not used)
8F 1001111 MOD 101 R/M (not used)
8F 1001111 MOD 110 R/M (not used)
8F 1001111 MOD 111 R/M (not used)
90 1001000 XCHG AX,AX EXCHANGE (AX) WITH (AX), (NOP)
91 1001001 XCHG AX,CX EXCHANGE (AX) WITH (CX)
92 1001010 XCHG AX,DX EXCHANGE (AX) WITH (DX)
93 1001011 XCHG AX,BX EXCHANGE (AX) WITH (BX)
94 1001100 XCHG AX,SP EXCHANGE (AX) WITH (SP)
95 1001101 XCHG AX,BP EXCHANGE (AX) WITH (BP)
96 1001110 XCHG AX,SI EXCHANGE (AX) WITH (SI)
97 1001111 XCHG AX,DI EXCHANGE (AX) WITH (DI)
98 1001100 CBW BYTE CONVERT (AL) TO WORD (AX)
99 1001101 CWD WORD CONVERT (AX) TO DOUBLE WORD
9A 1001110 CALL DISP16,SEG16 DIRECT INTER SEGMENT CALL
9B 1001111 WAIT WAIT FOR TEST SIGNAL
9C 1001110 PUSHF PUSH FLAGS ON STACK
9D 1001111 POP POP STACK TO FLAGS
9E 1001110 SAHF STORE (AH) INTO FLAGS
9F 1001111 LAHF LOAD RGH AH WITH FLAGS
A0 10100000 MOV AL,ADDR16 BYTE MOVE (ADDR) TO REG AL
A1 10100001 MOV AX,ADDR16 WORD MOVE (ADDR) TO REG AX
A2 10100010 MOV ADDR16,AL BYTE MOVE (AL) TO ADDR
A3 10100011 MOV ADDR16,AX WORD MOVE (AX) TO ADDR
A4 10100100 MOVS DST8SRC8 BYTE MOVE, STRING OP
A5 10100101 MOVS DST16,SRC16 WORD MOVE, STRING OP
A6 10100110 CMPS SIPT,DIPTP COMPARE BYTE, STRING OP
A7 10100111 CMPS SIPT,DIPTP COMPARE WORD, STRING OP
A8 10101000 TEST AL,DATA8 BYTE TEST (AL) WITH DATA
A9 10101001 TEST AX,DATA16 WORD TEST (AX) WITH DATA
AA 10101010 STOS DST8 BYTE STORE, STRING OP
AB 10101100 STOS DST16 WORD STORE, STRING OP
AC 10101101 LODS SRC8 BYTE LOAD, STRING OP

E-3
<table>
<thead>
<tr>
<th>Code</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD1010101</td>
<td>LODS SRC16</td>
<td>WORD LOAD, STRING OP</td>
</tr>
<tr>
<td>AE1010110</td>
<td>SCAS DIPTR8</td>
<td>BYTE SCAN, STRING OP</td>
</tr>
<tr>
<td>AF1011111</td>
<td>SCAS DIPTR16</td>
<td>WORD SCAN, STRING OP</td>
</tr>
<tr>
<td>B01011000</td>
<td>MOV AL, DATA8</td>
<td>BYTE MOVE DATA TO REG AL</td>
</tr>
<tr>
<td>B11011001</td>
<td>MOV CL, DATA8</td>
<td>BYTE MOVE DATA TO REG CL</td>
</tr>
<tr>
<td>B21011001</td>
<td>MOV DL, DATA8</td>
<td>BYTE MOVE DATA TO REG DL</td>
</tr>
<tr>
<td>B31011001</td>
<td>MOV BL, DATA8</td>
<td>BYTE MOVE DATA TO REG BL</td>
</tr>
<tr>
<td>B41011001</td>
<td>MOV AH, DATA8</td>
<td>BYTE MOVE DATA TO REG AH</td>
</tr>
<tr>
<td>B51011001</td>
<td>MOV CH, DATA8</td>
<td>BYTE MOVE DATA TO REG CH</td>
</tr>
<tr>
<td>B61011001</td>
<td>MOV DH, DATA8</td>
<td>BYTE MOVE DATA TO REG DH</td>
</tr>
<tr>
<td>B71011001</td>
<td>MOV BH, DATA8</td>
<td>BYTE MOVE DATA TO REG BH</td>
</tr>
<tr>
<td>B81011100</td>
<td>MOV AX, DATA16</td>
<td>WORD MOVE DATA TO REG AX</td>
</tr>
<tr>
<td>B91011101</td>
<td>MOV CX, DATA16</td>
<td>WORD MOVE DATA TO REG CX</td>
</tr>
<tr>
<td>BA1011110</td>
<td>MOV DX, DATA16</td>
<td>WORD MOVE DATA TO REG DX</td>
</tr>
<tr>
<td>BB1011111</td>
<td>MOV BX, DATA16</td>
<td>WORD MOVE DATA TO REG BX</td>
</tr>
<tr>
<td>BC1011110</td>
<td>MOV SP, DATA16</td>
<td>WORD MOVE DATA TO REG SP</td>
</tr>
<tr>
<td>BD1011111</td>
<td>MOV BP, DATA16</td>
<td>WORD MOVE DATA TO REG BP</td>
</tr>
<tr>
<td>BE1011110</td>
<td>MOV SI, DATA16</td>
<td>WORD MOVE DATA TO REG SI</td>
</tr>
<tr>
<td>BF1011111</td>
<td>MOV DI, DATA16</td>
<td>WORD MOVE DATA TO REG DI</td>
</tr>
<tr>
<td>C01100000</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>C11000010</td>
<td>RET DATA16</td>
<td>INTRA SEGMENT RETURN, ADD DATA TO REG SP</td>
</tr>
<tr>
<td>C1100011</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>C41100010</td>
<td>MOD REG/R/M LES REG.EA</td>
<td>WORD LOAD REG AND SEGMENT REG ES</td>
</tr>
<tr>
<td>C5110010</td>
<td>MOD REG/R/M LDS REG.EA</td>
<td>WORD LOAD REG AND SEGMENT REG DS</td>
</tr>
<tr>
<td>C61100010</td>
<td>MOD 00 R/M MOV EA, DATA8</td>
<td>BYTE MOVE DATA TO EA</td>
</tr>
<tr>
<td>C61100011</td>
<td>MOD 00 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C61100010</td>
<td>MOD 01 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C61100110</td>
<td>MOD 100 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C61100110</td>
<td>MOD 101 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C61100110</td>
<td>MOD 110 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C61100111</td>
<td>MOD 111 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 000 R/M MOV EA, DATA16</td>
<td>WORD MOVE DATA TO EA</td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 00 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100110</td>
<td>MOD 010 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 011 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 100 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 101 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 110 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C71100111</td>
<td>MOD 111 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C81100100</td>
<td>MOD 00 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>C91100101</td>
<td>RET DATA16</td>
<td>INTER SEGMENT RETURN, ADD DATA TO REG SP</td>
</tr>
<tr>
<td>CB1010111</td>
<td>RET</td>
<td>INTER SEGMENT RETURN</td>
</tr>
<tr>
<td>CC1100100</td>
<td>INT 3</td>
<td>TYPE 3 INTERRUPT</td>
</tr>
<tr>
<td>CD1100110</td>
<td>INTO TYPE</td>
<td>TYPED INTERRUPT</td>
</tr>
<tr>
<td>CE1100110</td>
<td>INTO</td>
<td>INTERRUPT ON OVERFLOW</td>
</tr>
<tr>
<td>CF1100110</td>
<td>IRET</td>
<td>RETURN FROM INTERRUPT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 00 R/M ROL EA,1</td>
<td>BYTE ROTATE EA LEFT 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 00 R/M ROR EA,1</td>
<td>BYTE ROTATE EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 01 R/M RCL EA,1</td>
<td>BYTE ROTATE EA LEFT THRU CARRY 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 01 R/M RCR EA,1</td>
<td>BYTE ROTATE EA RIGHT THRU CARRY 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 100 R/M SHL EA,1</td>
<td>BYTE SHIFT EA LEFT 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 101 R/M SHR EA,1</td>
<td>BYTE SHIFT EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 110 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>D01101000</td>
<td>MOD 111 R/M SAR EA,1</td>
<td>BYTE SHIFT SIGNED EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 00 R/M ROL EA,1</td>
<td>WORD ROTATE EA LEFT 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 00 R/M ROR EA,1</td>
<td>WORD ROTATE EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 01 R/M RCL EA,1</td>
<td>WORD ROTATE EA LEFT THRU CARRY 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 01 R/M RCR EA,1</td>
<td>WORD ROTATE EA RIGHT THRU CARRY 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 100 R/M SHL EA,1</td>
<td>WORD SHIFT EA LEFT 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 101 R/M SHR EA,1</td>
<td>WORD SHIFT EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 110 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>D11101001</td>
<td>MOD 111 R/M SAR EA,1</td>
<td>WORD SHIFT SIGNED EA RIGHT 1 BIT</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 00 R/M ROL EA,CL</td>
<td>BYTE ROTATE EA LEFT (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 00 R/M ROR EA,CL</td>
<td>BYTE ROTATE EA RIGHT (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 01 R/M RCL EA,CL</td>
<td>BYTE ROTATE EA LEFT THRU CARRY (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 01 R/M RCR EA,CL</td>
<td>BYTE ROTATE EA RIGHT THRU CARRY (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 100 R/M SHL EA,CL</td>
<td>BYTE SHIFT EA LEFT (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 101 R/M SHR EA,CL</td>
<td>BYTE SHIFT EA RIGHT (CL) BITS</td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 110 R/M (not used)</td>
<td></td>
</tr>
<tr>
<td>D21101010</td>
<td>MOD 111 R/M SAR EA,CL</td>
<td>BYTE SHIFT SIGNED EA RIGHT (CL) BITS</td>
</tr>
</tbody>
</table>
ICE-86A Instructions in Hexadecimal Order

D3 1101001 MOD 000 R/M ROL EA,CL WORD ROTATE EA LEFT (CL) BITS
D3 1101001 MOD 001 R/M ROR EA,CL WORD ROTATE EA RIGHT (CL) BITS
D3 1101001 MOD 010 R/M RCL EA,CL WORD ROTATE EA LEFT THRU CARRY (CL) BITS
D3 1101001 MOD 011 R/M RCR EA,CL WORD ROTATE EA RIGHT THRU CARRY (CL) BITS
D3 1101001 MOD 100 R/M SHL EA,CL WORD SHIFT EA LEFT (CL) BITS
D3 1101001 MOD 101 R/M SHR EA,CL WORD SHIFT EA RIGHT (CL) BITS
D3 1101001 MOD 110 R/M (not used)
D3 1101001 MOD 111 R/M SRA EA,CL WORD SHIFT SIGNED EA RIGHT (CL) BITS
D4 11010100 00001010 AAM ASCII ADJUST FOR MULTIPLY
D4 11010101 00001010 ADD ASCII ADJUST FOR DIVIDE
D6 11011111 XLAT Table TRANSLATE USING (BX)
D8 11100000 ESC EA ESCAPE TO EXTERNAL DEVICE
E0 11100000 LOOPNZ/LOOPNE DISP8 LOOP (CX) TIMES WHILE NOT ZERO/NOT EQUAL
E1 11100001 LOOPZ/LOOPE DISP8 LOOP (CX) TIMES WHILE ZERO/EQUAL
E2 11100010 LOOP DISP8 LOOP (CX) TIMES
E3 11100011 JCXZ DISP8 JUMP ON (CX)=0
E4 11100100 IN AL,PORT BYTE INPUT FROM PORT TO REG AL
E5 11100101 IN AX,PORT WORD INPUT FROM PORT TO REG AX
E6 11100110 OUT PORT,AL BYTE OUTPUT (AL) TO PORT
E7 11100111 OUT PORT,AX WORD OUTPUT (AX) TO PORT
E8 11101000 CALL DISP16 DIRECT INTRA SEGMENT CALL
E9 11101001 JMP DISP16 DIRECT INTRA SEGMENT JUMP
EA 11101010 JMP DISPl6,SEG16 DIRECT INTER SEGMENT JUMP
EB 11101100 JMP DISP8 DIRECT INTRA SEGMENT JUMP
EC 11101101 IN AL,DX BYTE INPUT FROM PORT (DX) TO REG AX
ED 11101110 IN AX,DX WORD INPUT FROM PORT (DX) TO REG AX
EE 11110010 OUT DX,AL BYTE OUTPUT (AL) TO PORT (DX)
EF 11110100 OUT DX,AX WORD OUTPUT (AX) TO PORT (DX)
F6 11110000 LOCK BUS LOCK PREFIX
F7 11110001 CMC COMPLEMENT CARRY FLAG
F6 11110010 MOD 001 R/M TEST EA,DATA8 BYTE TEST (EA) WITH DATA
F6 11110100 MOD 000 R/M (not used)
F6 11110110 MOD 010 R/M NOT EA BYTE INVERT EA
F6 11111000 MOD 011 R/M NEG EA BYTE NEGATE EA
F6 11111010 MOD 100 R/M MUL EA BYTE MULTIPLY BY (EA), UNSIGNED
F6 11111100 MOD 101 R/M IMUL EA BYTE MULTIPLY BY (EA), SIGNED
F6 11111110 MOD 110 R/M DIV EA BYTE DIVIDE BY (EA), UNSIGNED
F6 11111111 MOD 111 R/M IDIV EA BYTE DIVIDE BY (EA), SIGNED
F7 11111000 MOD 000 R/M TEST EA,DATA16 WORD TEST (EA) WITH DATA
F7 11111001 MOD 001 R/M (not used)
F7 11111011 MOD 010 R/M NOT EA WORD INVERT EA
F7 11111100 MOD 011 R/M NEG EA WORD NEGATE EA
F7 11111110 MOD 100 R/M MUL EA WORD MULTIPLY BY (EA), UNSIGNED
F7 11111111 MOD 101 R/M IMUL EA WORD MULTIPLY BY (EA), SIGNED
F7 11111111 MOD 101 R/M DIV EA WORD DIVIDE BY (EA), UNSIGNED
F7 11111111 MOD 111 R/M IDIV EA WORD DIVIDE BY (EA), SIGNED
F8 11111000 CLC CLEAR CARRY FLAG
F9 11111100 STD SET DIRECTION FLAG
F9 11111101 STC SET CARRY FLAG
F9 11111111 STI SET INTERRUPT FLAG
F9 11111110 CLI CLEAR INTERRUPT FLAG
FA 11111101 CLD CLEAR DIRECTION FLAG
F0 11111111 STD SET DIRECTION FLAG
FE 11111100 MOD 100 R/M INC EA BYTE INCREMENT EA
FE 11111110 MOD 001 R/M DEC EA BYTE DECREMENT EA
FE 11111110 MOD 001 R/M (not used)
FE 11111110 MOD 011 R/M (not used)
FE 11111110 MOD 011 R/M (not used)
FE 11111110 MOD 100 R/M (not used)
FE 11111110 MOD 101 R/M (not used)
FE 11111110 MOD 110 R/M (not used)
FF 11111110 MOD 111 R/M (not used)
FF 11111111 MOD 000 R/M INC EA WORD INCREMENT EA
FF 11111111 MOD 001 R/M DEC EA WORD DECREMENT EA
FF 11111111 MOD 010 R/M CALL EA INDIRECT INTRA SEGMENT CALL
FF 11111111 MOD 011 R/M CALL EA INDIRECT INTER SEGMENT CALL
FF 11111111 MOD 100 R/M JMP EA INDIRECT INTRA SEGMENT JUMP
FF 11111111 MOD 101 R/M JMP EA INDIRECT INTER SEGMENT JUMP
FF 11111111 MOD 110 R/M PUSH EA PUSH (EA) ON STACK
FF 11111111 MOD 111 R/M (not used)
REG IS ASSIGNED ACCORDING TO THE FOLLOWING TABLE:

<table>
<thead>
<tr>
<th>16-BIT (W=1)</th>
<th>8-BIT (W=0)</th>
<th>SEGMENT REG</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 AX</td>
<td>000 AL</td>
<td>00 ES</td>
</tr>
<tr>
<td>001 CX</td>
<td>001 CL</td>
<td>01 CS</td>
</tr>
<tr>
<td>010 DX</td>
<td>010 DL</td>
<td>10 SS</td>
</tr>
<tr>
<td>011 BX</td>
<td>011 BL</td>
<td>11 DS</td>
</tr>
<tr>
<td>100 SP</td>
<td>100 AH</td>
<td></td>
</tr>
<tr>
<td>101 BP</td>
<td>101 CH</td>
<td></td>
</tr>
<tr>
<td>110 SI</td>
<td>110 DH</td>
<td></td>
</tr>
<tr>
<td>111 DI</td>
<td>111 BH</td>
<td></td>
</tr>
</tbody>
</table>

EA IS COMPUTED AS FOLLOWS: (DISP8 SIGN EXTENDED TO 16 BITS)

<table>
<thead>
<tr>
<th>00 000 (BX) + (SI)</th>
<th>DS</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 001 (BX) + (DI)</td>
<td>DS</td>
</tr>
<tr>
<td>00 010 (BP) + (SI)</td>
<td>SS</td>
</tr>
<tr>
<td>00 011 (BP) + (DI)</td>
<td>SS</td>
</tr>
<tr>
<td>00 100 (SI)</td>
<td>DS</td>
</tr>
<tr>
<td>00 101 (DI)</td>
<td>DS</td>
</tr>
<tr>
<td>00 110 DISP16 (DIRECT ADDRESS)</td>
<td>DS</td>
</tr>
<tr>
<td>01 000 (BX)</td>
<td>DS</td>
</tr>
<tr>
<td>01 001 (BX) + (SI) + DISP8</td>
<td>DS</td>
</tr>
<tr>
<td>01 010 (BP) + (SI) + DISP8</td>
<td>SS</td>
</tr>
<tr>
<td>01 011 (BP) + (DI) + DISP8</td>
<td>SS</td>
</tr>
<tr>
<td>01 100 (SI) + DISP8</td>
<td>DS</td>
</tr>
<tr>
<td>01 101 (DI) + DISP8</td>
<td>DS</td>
</tr>
<tr>
<td>01 110 (BP) + DISP8</td>
<td>SS</td>
</tr>
<tr>
<td>01 111 (BX) + DISP8</td>
<td>DS</td>
</tr>
<tr>
<td>10 000 (BX) + (SI) + DISP16</td>
<td>DS</td>
</tr>
<tr>
<td>10 001 (BX) + (DI) + DISP16</td>
<td>DS</td>
</tr>
<tr>
<td>10 010 (BP) + (SI) + DISP16</td>
<td>SS</td>
</tr>
<tr>
<td>10 011 (BP) + (DI) + DISP16</td>
<td>SS</td>
</tr>
<tr>
<td>10 100 (SI) + DISP16</td>
<td>DS</td>
</tr>
<tr>
<td>10 101 (DI) + DISP16</td>
<td>DS</td>
</tr>
<tr>
<td>10 110 (BP) + DISP16</td>
<td>SS</td>
</tr>
<tr>
<td>10 111 (BX) + DISP16</td>
<td>DS</td>
</tr>
<tr>
<td>11 000 REG AX / AL</td>
<td></td>
</tr>
<tr>
<td>11 001 REG CX / CL</td>
<td></td>
</tr>
<tr>
<td>11 010 REG DX / DL</td>
<td></td>
</tr>
<tr>
<td>11 011 REG BX / BL</td>
<td></td>
</tr>
<tr>
<td>11 100 REG SP / AH</td>
<td></td>
</tr>
<tr>
<td>11 101 REG BP / CH</td>
<td></td>
</tr>
<tr>
<td>11 110 REG SI / DH</td>
<td></td>
</tr>
<tr>
<td>11 111 REG DI / BH</td>
<td></td>
</tr>
</tbody>
</table>

FLAGS REGISTER CONTAINS:

### Instructions in Hexadecimal Order

#### 8086 INSTRUCTION

<table>
<thead>
<tr>
<th>Hi</th>
<th>Lo</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ADD</td>
<td>ADD</td>
<td>ADD</td>
<td>ADD</td>
<td>ADD</td>
<td>ADD</td>
<td>ADD</td>
<td>PUSH</td>
<td>POP</td>
</tr>
<tr>
<td>0</td>
<td>ADC</td>
<td>ADC</td>
<td>ADC</td>
<td>ADC</td>
<td>ADC</td>
<td>ADC</td>
<td>w.i/m</td>
<td>PUSH</td>
<td>ES</td>
</tr>
<tr>
<td>0</td>
<td>AND</td>
<td>AND</td>
<td>AND</td>
<td>AND</td>
<td>AND</td>
<td>AND</td>
<td>b.i/m</td>
<td>w.i/m</td>
<td>ES</td>
</tr>
<tr>
<td>0</td>
<td>XOR</td>
<td>XOR</td>
<td>XOR</td>
<td>XOR</td>
<td>XOR</td>
<td>XOR</td>
<td>b.i/m</td>
<td>w.i/m</td>
<td>SEG</td>
</tr>
<tr>
<td>4</td>
<td>INC</td>
<td>INC</td>
<td>INC</td>
<td>INC</td>
<td>INC</td>
<td>INC</td>
<td>w.i/m</td>
<td>BP</td>
<td>w.i/m</td>
</tr>
<tr>
<td>5</td>
<td>PUSH</td>
<td>PUSH</td>
<td>PUSH</td>
<td>PUSH</td>
<td>PUSH</td>
<td>PUSH</td>
<td>w.i/m</td>
<td>PUSH</td>
<td>DI</td>
</tr>
<tr>
<td>6</td>
<td>XCHG</td>
<td>XCHG</td>
<td>XCHG</td>
<td>XCHG</td>
<td>XCHG</td>
<td>XCHG</td>
<td>w.i/m</td>
<td>cm</td>
<td>w.i/m</td>
</tr>
<tr>
<td>9</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>w.i/m</td>
<td>w.i/m</td>
<td>w.i/m</td>
</tr>
<tr>
<td>A</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>i - DI</td>
<td>i - DX</td>
<td>i - SP</td>
</tr>
<tr>
<td>B</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>i - AH</td>
<td>i - AX</td>
<td>i - SP</td>
</tr>
<tr>
<td>C</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>w.i/m</td>
<td>w.i/m</td>
<td>w.i/m</td>
</tr>
<tr>
<td>D</td>
<td>RET</td>
<td>RET</td>
<td>RET</td>
<td>LES</td>
<td>LES</td>
<td>MOV</td>
<td>(i-SP)</td>
<td>w.i/m</td>
<td>w.i/m</td>
</tr>
<tr>
<td>E</td>
<td>LOOPNZ</td>
<td>LOOPNE</td>
<td>LOOP</td>
<td>LOOP</td>
<td>LOOP</td>
<td>LOOP</td>
<td>IN</td>
<td>b</td>
<td>OUT</td>
</tr>
<tr>
<td>F</td>
<td>LOCK</td>
<td>REP</td>
<td>REP</td>
<td>HLT</td>
<td>CMC</td>
<td>Grp1</td>
<td>b.i/m</td>
<td>w.i/m</td>
<td>Grp1</td>
</tr>
</tbody>
</table>

#### SET MATRIX

<table>
<thead>
<tr>
<th>Hi</th>
<th>Lo</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>OR</td>
<td>OR</td>
<td>OR</td>
<td>OR</td>
<td>OR</td>
<td>PUSH</td>
</tr>
<tr>
<td>1</td>
<td>SBB</td>
<td>SBB</td>
<td>SBB</td>
<td>SBB</td>
<td>SBB</td>
<td>PUSH</td>
</tr>
<tr>
<td>2</td>
<td>SUB</td>
<td>SUB</td>
<td>SUB</td>
<td>SUB</td>
<td>SUB</td>
<td>SUB</td>
</tr>
<tr>
<td>3</td>
<td>CMP</td>
<td>CMP</td>
<td>CMP</td>
<td>CMP</td>
<td>CMP</td>
<td>CMP</td>
</tr>
<tr>
<td>4</td>
<td>DEC</td>
<td>DEC</td>
<td>DEC</td>
<td>DEC</td>
<td>DEC</td>
<td>DEC</td>
</tr>
<tr>
<td>5</td>
<td>POP</td>
<td>POP</td>
<td>POP</td>
<td>POP</td>
<td>POP</td>
<td>POP</td>
</tr>
<tr>
<td>6</td>
<td>JNLE</td>
<td>JNLE</td>
<td>JNLE</td>
<td>JNLE</td>
<td>JNLE</td>
<td>JNLE</td>
</tr>
<tr>
<td>7</td>
<td>JS</td>
<td>JS</td>
<td>JS</td>
<td>JS</td>
<td>JS</td>
<td>JS</td>
</tr>
<tr>
<td>8</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
</tr>
<tr>
<td>9</td>
<td>CBW</td>
<td>CBW</td>
<td>CBW</td>
<td>CBW</td>
<td>CBW</td>
<td>CBW</td>
</tr>
<tr>
<td>A</td>
<td>TEST</td>
<td>TEST</td>
<td>TEST</td>
<td>TEST</td>
<td>TEST</td>
<td>TEST</td>
</tr>
<tr>
<td>B</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
<td>MOV</td>
</tr>
<tr>
<td>C</td>
<td>ESC</td>
<td>ESC</td>
<td>ESC</td>
<td>ESC</td>
<td>ESC</td>
<td>ESC</td>
</tr>
<tr>
<td>D</td>
<td>CALL</td>
<td>CALL</td>
<td>CALL</td>
<td>CALL</td>
<td>CALL</td>
<td>CALL</td>
</tr>
<tr>
<td>E</td>
<td>CLC</td>
<td>STC</td>
<td>CLU</td>
<td>STI</td>
<td>CLD</td>
<td>STD</td>
</tr>
<tr>
<td>F</td>
<td>Grp2</td>
<td>Grp2</td>
<td>Grp2</td>
<td>Grp2</td>
<td>Grp2</td>
<td>Grp2</td>
</tr>
</tbody>
</table>

**where:**
- mod = imm. to accum.
- b = byte operation
- i = immediate
- v = variable
- d = direct
- r = memory
- w = word operation
- t = to CPU reg
- m = memory
- s = short insegment
- i = immediate
- ea = imm. to accum.
- t = to CPU reg
- id = indirect
- z = zero

---

**Example Instructions:**

- `ADD AX, 5` (Adds 5 to the AX register)
- `ADC AX, 5` (Add with carry)
- `AND AX, 5` (And with immediate 5)
- `XOR AX, 5` (Xor with immediate 5)
- `INC AX` (Increment AX)
- `PUSH AX` (Push AX to stack)
- `XCHG AX, BX` (Exchange AX and BX)

---

**Notes:**

- The instructions are listed in hexadecimal order for the 8086 processor.
- Each instruction is shown with its corresponding opcodes and operands.
- The `Lo` column represents the low byte of the operand, while the `Hi` column represents the high byte.
- The `setup` matrix provides a quick reference for combining these instructions.

---

**Additional Information:**

- The `mod` field indicates the mode of the instruction (immediate, indirect, etc.).
- The `b` field represents the byte operation (add, subtract, etc.).
- The `i` field represents the immediate operand.
- The `v` field represents the variable operand.
- The `d` field represents the direct operand.
- The `r` field represents the memory operand.
- The `w` field represents the word operation.
- The `t` field represents the to CPU register.
- The `s` field represents the short insegment.
- The `id` field represents the indirect operand.
- The `z` field represents the zero.

---

**Footnote:**

- The instructions are designed for the 8086 processor of the Intel 8086 family, which was one of the first 16-bit microprocessors. It was widely used in early personal computers. The design of the instruction set was influenced by the 8080, with enhancements for greater performance and flexibility.

---

**Further Reading:**

ICE-86A may produce an error in reading a single byte when ICE-86A is used with an iSBC 86/12 or iSBC 86/12A Single Board Computer. A spurious error can occur in a data byte read from an odd memory location in the iSBC 86/12 or iSBC 86/12A. The error is caused by a change in the even byte signals while the read signal is active at the interface between ICE-86A and iSBC 86/12. As a result the lower byte and upper byte data lines may cross-couple in the ICE-86A user cable during a single byte read operation. A similar error condition exists for I/O operations.

The noise interference during the reading of odd memory locations can be eliminated by locating 10K ohm resistors on the iSBC 86/12 or the iSBC 86/12A. These resistors guarantee that the even byte data lines will be in a stable logic state. To eliminate the read interference, it is recommended that a 10K ohm resistor pack be mounted to pins 1 through 8 of a 20 pin I.C. test clip with pin 20 wired to the resistor pack as a +5V source as shown in figure F-2. Attach the test clip to the 8287 Octal Bus Transceiver at A69 (see figures F-1(a), F-3, and F-4). This will pull up the lower data lines during read operations of upper data bytes.

To eliminate noise interference during I/O cycles, two solutions are recommended. The first solution can be used with either the iSBC 86/12 or an iSBC 86/12A that does not contain an iSBC 340 Multimodule EPROM Expansion Board. Mount a 10K ohm resistor pack on a 20 pin I.C. test clip, pins 1 through 8 with pin 20 wired to the resistor pack as a +5V source as shown in figure F-2. Attach the test clip to the 8286 Octal Bus Transceiver located at A45 (see figures F-1(b), F-3, and F-4).

The second solution to I/O noise interference must be used with an iSBC 86/12A containing an iSBC 340 module EPROM Expansion Board. Mount 10K resistors on a 24 pin I.C. test clip, pins 9, 10, 11, and pins 13 through 17 with the resistors wired to pin 24 as a +5V source. Attach the test clip to the EPROM located at A46 on the iSBC 340 (see figures F-1(b), F-3, and F-5).

By adding these two test chips to the iSBC board, the floating data lines will be pulled up and the cross-coupling between even and odd byte data lines will be eliminated.

**NOTE**

This problem does not exist when ICE-86A is used with other user circuits, or when iSBC 86/12 or iSBC 86/12A is used without ICE-86A.
Figure F-1. The Piggyback Circuits Locations A45, A46, A69 of iSBC 86/12™ and iSBC 86/12A™
Figure F-2. Typical Application of I.C. Test Clips
Figure F-3. iSBC 86/12A™ Parts Location Diagram
Figure F-4. ISBC 86/12A™ Schematic Diagram
This appendix provides detailed information on use of the CLOCK, READY, and RWTIMEOUT commands. In this appendix, the term “Intel memory” refers to memory mapped to ICE RAM, Intellec expansion RAM, and/or disk storage.

Set CLOCK Command

The 8086 requires a clock signal input to provide a timing reference for all CPU activities. The ICE-86A emulator allows the clock signal to be supplied by either the user system or the ICE hardware. The source of the clock signal is determined by the set CLOCK command (CLOCK = INTERNAL or CLOCK = EXTERNAL).

The command CLOCK = EXTERNAL is entered to select the user system clock signal to the 8086. An active user system clock must be present once this command is entered or the 8086 will not function.

The 8086 read/write commands, which are generated for each bus cycle, are sent out to the user system when an external clock is selected. Therefore CLOCK must be set to external (and an active user system clock signal must be present) whenever any block of logical memory is mapped to the user system to ensure that the 8086 command signals reach the memory components in the user system.

Since the ICE-86A emulator assumes that all referenced I/O ports exist in the user system, CLOCK must be set to EXTERNAL (and an active user clock signal must be present) for I/O operations to ensure that the 8086 commands reach the port devices. This is true whether I/O ports are accessed directly or when emulating user code.

There are some situations when it is desirable to set CLOCK to EXTERNAL even though all logical memory is mapped to Intel memory. Hardware debugging of a malfunctioning user system is one case where this combination of clock selection and memory mapping may be useful. The 8086 can execute code stored in Intel memory while the command signals can be observed in the malfunctioning user system. The only part of the user system that must be functioning properly during this debugging is the clock circuit.

Near real time emulation of user code is another case where it may be useful to select an external clock even though all logical memory is mapped to Intel memory. Since the only part of the user system that must be present during this emulation is the clock circuit, software debugging at near real time speeds can begin before a complete user system is available.

The command CLOCK = INTERNAL is entered to select the 2-MHz ICE-86A emulator clock signal to the 8086. The 8086 command signals are not available to the user system and no user clock signal is required when the internal clock is selected.

The internal emulator clock is typically selected when the ICE-86A emulator is used as a standalone software debugger or when all logical memory is mapped to Intel memory. It should be noted, however, that emulation with the 2-MHz ICE emulator clock signal may execute more slowly than with the faster clock signal usually found in a user system.
## ENABLE/DISABLE RDY Command

The READY input to the 8086 allows interfacing the CPU to memory or I/O where the access time of the memory or I/O is slower than the CPU bus cycle.

The ready signal is typically generated by acknowledge circuitry after an address has been decoded, but before the addressed location has been accessed. The 8086 CPU samples its READY input midway during each bus cycle. The processor proceeds with the bus cycle if an active ready signal is available at this sample time. However, if the ready signal is not active at sample time, the 8086 injects wait states into the bus cycle indefinitely until an active ready signal is detected. These wait states allow the 8086 CPU to be synchronized to slower memory or I/O.

The ENABLE/DISABLE RDY command allows the user of the ICE-86A emulator to enable or disable the ready signal generated by the user system during read/write operations to Intel memory. The difference between the two modes of operation (ENABLE RDY and DISABLE RDY) is shown in simplified logic in figure G-1.

In the ENABLE RDY mode, the ICE-86A emulator logically ANDs the user system ready signal with the ready signal from Intel memory for all memory operations. In the DISABLE RDY mode, the ready signal is provided by the emulator alone when accessing Intel memory; the emulator continues to AND the user system ready signal with the ready signal from Intel memory when accessing user system memory.

The ENABLE RDY mode should be used during normal operation. In this mode, the 8086 CPU waits for both the user ready signal and the ICE emulator ready signal for all memory operations. Waiting for the user ready signal is necessary to avoid problems that may arise when user system memory is slower than Intel memory or is implemented with dynamic RAM devices. The following example describes such a problem.

Assume two back-to-back memory cycles where the first cycle is to Intel memory and the second access is to user system memory. If the DISABLE RDY mode is used, the 8086 can complete the first cycle to Intel memory and begin the second cycle to user memory independent of the user ready signal. If the user memory is much slower than Intel memory or is in a refresh cycle, it may not have responded to/ recovered from the first cycle when the second cycle begins.

<table>
<thead>
<tr>
<th>MEMORY ACCESS</th>
<th>ENABLE RDY</th>
<th>DISABLE RDY</th>
</tr>
</thead>
<tbody>
<tr>
<td>USER SYSTEM MEMORY ACCESS</td>
<td>USER</td>
<td>USER</td>
</tr>
<tr>
<td>ICE</td>
<td>8086 READY</td>
<td>8086 READY</td>
</tr>
<tr>
<td>INTEL MEMORY ACCESS (ICE, INTELLEC, OR DISK)</td>
<td>USER</td>
<td>+5V</td>
</tr>
<tr>
<td>ICE</td>
<td>8086 READY</td>
<td>8086 READY</td>
</tr>
</tbody>
</table>

**Figure G-1. Source of 8086 READY Input**
If the ENABLE RDY mode is used, the second cycle cannot begin until both Intel memory and user memory are ready.

The ICE-86A emulator is in the ENABLE RDY mode at initialization.

The DISABLE RDY mode is typically selected (1) when the ICE-86A emulator is used as a standalone software debugger (no user system present); or (2) when the user system is being designed/debugged (no ready signal is being generated by the user system and/or a portion of program memory is mapped to Intel memory). In the DISABLE RDY mode, the ICE-86A emulator does not wait for the user ready signal for memory cycles to Intel memory.

Set RWTIMEOUT Command

In emulation mode, an 8086 bus cycle to Intel memory may take up to a few milliseconds, although it may take longer when a disk access is required. (The 2K of ICE-86A emulator RAM, however, is very fast.) The read/write command signals are active for approximately the entire cycle. When CLOCK is set to EXTERNAL, the read/write commands are also active in the user system for the same period of time. This may cause problems with user system dynamic RAM devices such as 2117s and 2118s. These RAM devices require a complete refresh cycle every 2 milliseconds to guarantee data retention. The devices may lose their data if a refresh cycle is delayed due to command signals that are active on the user system for over 2 milliseconds.

The RWTIMEOUT command is used to deactivate the read/write command signals to the user memory after a time limit specified by the user of the ICE-86A emulator. This time limit allows the user memory refresh circuitry to proceed as required.

The default value of RWTIMEOUT is 1000 microseconds, but can be changed by the ICE emulator user to any value greater than 0 and less than 32,000 or INFINITE. The command RWTIMEOUT = 500, for example, deactivates the read/write command signals to user memory 500 microseconds after a memory cycle begins, even though the cycle to Intel memory is still in progress.

Dynamic RAM devices with a 2 millisecond refresh cycle specification will typically hold data for much longer periods of time without refresh; sometimes for several seconds. Therefore an ICE-86A emulator user may set RWTIMEOUT = INFINITE and still observe no problems in user memory, even when accessing memory mapped to disk (5 milliseconds is typical for disk access, but some disk operations may take several seconds). However, not all RAM devices will hold data past the 2 millisecond limit. Loss of data may result when this limit is exceeded. It is recommended that RWTIMEOUT never exceed 10 milliseconds.

If ERROR is specified in the RWTIMEOUT command, the ICE-86A emulator checks the user system ready signal and reports timeouts to the user. For example, if the command RWTIMEOUT = 1000 ERROR is entered, a ready timeout is reported during emulation if no user ready is received within 1000 microseconds of the start of a memory cycle. RWTIMEOUT = 1000 ERROR is a useful setting when Intellec and disk memory are not accessed.

If Intellec and/or disk memory are used, the recommended setting is RWTIMEOUT = 1000 NOERROR. Read/write commands to the user system are terminated 1000 microseconds after the start of a memory cycle, but the emulator does not report ready time-outs which may otherwise occur during access to Intellec or disk memory.
Summary of CLOCK, READY, and RWTIMEOUT

Table G-1 illustrates the possible combinations of the CLOCK and ENABLE/DISABLE RDY commands for various memory mappings. The discussion below summarizes the guidelines for using CLOCK, READY, and RWTIMEOUT.

Table G-1. CLOCK and ENABLE/DISABLE RDY Commands

<table>
<thead>
<tr>
<th>User Cable Connected to:</th>
<th>User System</th>
<th>Socket Protector Assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logical Memory Mapped to:</td>
<td>User Memory Only</td>
<td>Intel Memory Only</td>
</tr>
<tr>
<td>CLOCK set to:</td>
<td>EXT</td>
<td>EXT INT</td>
</tr>
<tr>
<td>RDY set to:</td>
<td>*ENA DIS</td>
<td>*ENA DIS</td>
</tr>
</tbody>
</table>

*Recommended

1. In standalone mode, ICE-86A is not connected to a user system. CLOCK must be set to INTERNAL and the DISABLE RDY mode must be used.
2. When accessing user memory, CLOCK must be set to EXTERNAL and the ENABLE RDY mode should be used.
3. RWTIMEOUT = 1000 NOERROR is the recommended setting when accessing Intellec and disk memory.
The Upgrade Kit converts an ICE-86 emulator to an ICE-86A emulator. The following instructions detail procedures for installing the Upgrade Kit for the Intellec Model 800 and 888 Systems or the Intellec Series II System.

Installation Procedure for the Intellec Model 800 and 888 Systems

1. Disconnect the power cords of the Intellec chassis and user system.
2. Inspect the ICE-86U assemblies for damage.
3. Remove the top cover of the Intellec chassis.
4. The ICE-86 circuit boards consist of an FM Controller board, an ICE-86 Trace board, and an 86 Controller board. The ICE-86 buffer box is connected by two cables to the 86 Controller board and the FM Controller board at terminals marked "X" and "Y," respectively. Disconnect these cables from the circuit boards.
5. On the side of the ICE-86 buffer box opposite to that which the circuit board cables are attached to, there is a "user cable" ending in a forty-prong plug. If the user cable is attached to the user's prototype application system, then disconnect it.
6. Also at the end of the user cable is a black plug receptacle. Inserted into this receptacle should be the male plug end of the ICE-86 Ground Connector; the other end of the Ground Connector should be clipped to system ground. Unclip the system ground end of the Ground Connector.
7. Set aside the ICE-86 buffer box.
8. Remove the FM Controller board from its chassis slot.
9. The ICE-86 firmware consists of six PROM's on the FM Controller board at locations labeled A2 through A7 on the board. Remove and set aside the ICE-86 firmware.
10. The ICE-86A firmware consists of six PROM's labeled A2 through A7. Attach these PROM's to the FM Controller board at the locations formerly occupied by the ICE-86 firmware, making sure to match the labels on the tops of the PROM's with the labels on the board.
11. Examine the newly-installed firmware to be sure all pins have made contact with the FM Controller board.
12. Re-insert the FM Controller board into the chassis slot it previously occupied.
13. The ICE-86 Trace board and the 86 Controller board are connected by a "T cable"; this cable is attached to the boards at terminals labeled "T." Remove the T cable.
14. Remove the 86 Controller board.
15. In order to enable External Break, examine the solder side of the 86 Controller board for continuity from pin 40 of J2 (the X cable terminal) to pin 5 of RP1 (a resistor pack). Continuity exists between the two points if 0 ohms is detected between the points or if the 86 Controller board part number is 1001879-03.
Rev. F or later. If continuity exists, then proceed to instruction #16. If the wire is not in place, then the user can make the connection or can contact Intel service for assistance.

**WARNING**

The user should avoid applying excessive heat to the 86 Controller board while soldering; the traces on the back of the board will detach themselves if exposed to enough heat. A soldering iron with a maximum power of 15 to 20 watts is recommended. After soldering has been completed, the user should check for solder splashes that can short parts of the board. The user should also examine the wire to be sure good physical contact has been made with the pins.

16. Re-insert the 86 Controller board into the chassis slot it previously occupied.

17. Reattach the T cable to the ICE-86 Trace board and the 86 Controller board, making sure to mate the blocked inserts on the cable receptacles with the missing pins on the board terminals.

18. The ICE-86 buffer box has a pair of cables coming out of one side contained within a rubber zipper tube. At the end of each cable is a 40-pin receptacle; one receptacle is marked “X” and one is marked “Y” (corresponding to the circuit board cables of the ICE-86 buffer box). Attach the buffer box cable receptacle marked “X” to the 86 Controller board terminal marked “X,” making sure to mate the missing pin on the board terminal with the blocked insert on the cable receptacle.

19. Attach the buffer box cable receptacle marked “Y” to the FM Controller board terminal marked “Y,” making sure to mate the missing pin on the board terminal with the blocked insert on the cable receptacle.

20. If a user prototype application system is to be connected, remove the Socket Protector assembly from the user cable of the ICE-86 buffer box and insert the 40-pin cable terminal into the 8086 socket on the user system. The Socket Protector assembly guards the terminal pins from damage and inadvertent grounding.

21. At the end of the ICE-86A buffer box user cable is a black plug receptacle corresponding to the one at the end of the ICE-86 buffer box user cable. Insert into this receptacle the male plug end of the ICE-86A Ground Connector, and clip the other end of the Ground Connector to system ground.

22. Replace the top cover of the Intellec chassis.

23. Re-insert the power cords of the Intellec chassis, the Expansion Chassis, and user system into their power sources.

---

**Installation Procedure for the Intellec Series II Systems**

1. Disconnect the power cords of the Intellec chassis and user system.

2. Inspect the ICE-86U assemblies for damage.

3. Remove the front cover of the expansion chassis housing the ICE-86 circuit boards.

4. The ICE-86 circuit boards consist of an FM Controller board, an ICE-86 Trace board, and an 86 Controller board. The ICE-86 buffer box is connected by two cables to the 86 Controller board and the FM Controller board at terminals on the boards marked “X” and “Y,” respectively. Disconnect these cables from the circuit boards.
5. On the side of the ICE-86 buffer box opposite to that which the circuit board cables are attached to, there is a "user cable" ending in a forty-prong plug. If the user cable is attached to the user's prototype application system, then disconnect it.

6. Also at the end of the user cable is a black plug receptacle. Inserted into this receptacle should be the male plug end of the ICE-86 Ground Connector; the other end of the Ground Connector should be clipped to system ground. Unclip the system ground end of the Ground Connector.

7. Set aside the ICE-86 buffer box.

8. Remove the FM Controller board from its chassis slot.

9. The ICE-86 firmware consists of six PROM's on the FM Controller board at locations labeled A2 through A7 on the board. Remove and set aside the ICE-86 firmware.

10. The ICE-86A firmware consists of six PROM's labeled A2 through A7. Attach these PROM's to the FM Controller board at the locations formerly occupied by the ICE-86 firmware, making sure to match the labels on the tops of the PROM's with the labels on the board.

11. Examine the newly-installed firmware to be sure all pins have made contact with the FM Controller board.

12. Re-insert the FM Controller board into the chassis slot it previously occupied.

13. The ICE-86 Trace board and the 86 Controller board are connected by a "T cable"; this cable is attached to the boards at terminals labeled "T." Remove the T cable.

14. Remove the 86 Controller board.

15. To enable External Breaks, examine the solder side of the 86 Controller board for continuity from pin 40 of J2 (the X cable terminal) to pin 5 of RP1 (a resistor pack). Continuity exists between the two points if 0 ohms is detected between the points or if the 86 Controller board part number is 1001879-03 Rev. F or later. If continuity exists, then proceed to instruction #16. If the wire is not in place, then the user can make the connection or can contact Intel service for assistance.

The user should avoid applying excessive heat to the 86 Controller board while soldering; the traces on the back of the board will detach themselves if exposed to enough heat. A soldering iron with a maximum power of 15 to 20 watts is recommended. After soldering has been completed, the user should check for solder splashes that can short parts of the board. The user should also examine the wire to be sure good physical contact has been made with the pins.

16. Re-insert the 86 Controller board into the chassis slot it previously occupied.

17. Reattach the T cable to the ICE-86 Trace board and the 86 Controller board, making sure to mate the blocked inserts on the cable receptacles with the missing pins on the board terminals.

18. The ICE-86 buffer box has a pair of cables coming out of one side contained within a rubber zipper tube. At the end of each cable is a 40-pin receptacle; one receptacle is marked "X" and one is marked "Y" (corresponding to the circuit board cables of the ICE-86 buffer box). Attach the buffer box cable receptacle marked "X" to the 86 Controller board terminal marked "X," making sure to mate the missing pin on the board terminal with the blocked insert on the cable receptacle.
19. Attach the buffer box cable receptacle marked "Y" to the FM Controller board terminal marked "Y," making sure to mate the missing pin on the board terminal with the blocked insert on the cable receptacle.

20. If a user prototype application system is to be connected, remove the Socket Protector assembly from the user cable of the ICE-86 buffer box and insert the 40-pin cable terminal into the 8086 socket on the user system. The Socket Protector assembly guards the terminal pins from damage and inadvertent grounding.

21. At the end of the ICE-86A buffer box user cable is a black plug receptacle corresponding to the one at the end of the ICE-86 buffer box user cable. Insert into this receptacle the male plug end of the ICE-86A Ground Connector, and clip the other end of the Ground Connector to system ground.

22. Replace the front cover of the expansion chassis housing the ICE-86 circuit boards.

23. Re-insert the power cords of the Intellec chassis, the Expansion Chassis, and user system into their power sources.
Introduction

When an 8087 NDP (Numeric Data Processor) shares a system bus with an 8086 CPU, the arithmetic abilities of the 8086 processor are expanded to include floating point calculations. The ICE-86A emulator can be used as a debugging tool for the 8087 chip or the 8087 software emulator. To debug floating point operations in user software, a file of Floating Point MACROS has been added to the ICE-86A system disk; the name of the file is 8087.MAC. The details of these MACROS are given below. For further information concerning the 8087 NDP in general, the user should consult The 8086 Family Users Manual Numerics Supplement, Manual Order Number 121586.

NOTE
ICE-86A hardware is not equipped to monitor the system bus while another device, such as the 8087 NDP, is in control. Therefore, the emulator's breakpoint capabilities are not available when it is not the system bus master. Hence, ICE-86A support for the 8087 NDP can be best characterized as a software debug aid, rather than, as it is for the 8086 processor, a system design tool.

The MACROS are merely sets of ICE-86A commands like those entered at the console. They are intended to be very general and are therefore fairly slow in execution. Users may model their own 8087 debugging aids on these macros.

CAUTION

The Floating Point Macros use four ICE variables named:

.\Z1 .\Z2 .\Z3 .\Z4

If the user has created any variables with these names, they will conflict when running the Floating Point Macros.

The Status Block

Almost all of the floating point MACROS access 108-byte blocks of memory termed "status blocks." These status blocks contain:

1. status and variables used by the MACROS,
2. code for execution,
3. temporary 8086 register values,
4. 8087 or emulated 8087 register values.

When using the 8087 chip, status blocks can only be stored in user memory; that is, the memory used for those macros must be mapped to user memory. Because of 8087 control of the system bus, it is impossible to transfer information to Intellec, disk, or ICE memory. This does not occur when using the software emulator for the 8087; since the software is stored in the 8086 CPU, the emulated 8087 microprocessor has access to the same memory space as the 8086 microprocessor.

The FLAG byte of a status block (byte 0) indicates whether the 8087 chip or the 8087 emulator is being used.
The COMMAND bytes (bytes 1 through 5) are a workspace area where the called MACRO writes commands for the controlling device to execute.

The REGISTER bytes (bytes 6 through 13) are used as a save area for 8086 registers. The CS, IP, DS, and DI 8086 registers are temporarily stored in these bytes during the execution of the GETBLK and PUTBLK MACROS. These MACROS overwrite the 8086 registers as part of their status information transferal procedures. The 8086 registers are restored after execution has been completed.

The BLOCK bytes (bytes 14 through 107) contain the actual NDP status information. This information includes the Command, Status, and Tag Words, as well as the NDP stack. It also contains the last instruction address, the last operation, and the last operand address if the operation referred to an operand.

See figures 1-1 through 1-7 for illustrations of these formats.

**Floating Point Macro Side Effects**

Most of the floating point MACROS contain a DISABLE EXPANSION Command. That is, they suppress the display of MACRO code prior to execution. This is done for user convenience. To restore display, use the ENABLE EXPANSION Command. (See Chapter 8 for the ENABLE/DISABLE EXPANSION Command.)

The GETBLK and PUTBLK MACROS temporarily disable TRACE. This is done to prevent status block information transferal instructions from being recorded in the TRACE registers. Under normal circumstances, the loading and unloading of status blocks has no relation to the process being emulated.

![Caution](1)

The TRACE facility is enabled following execution of either the GETBLK or PUTBLK MACROS regardless of the facility's state prior to the MACRO invocation. If the user desires that TRACE be disabled after calling either of these MACROS, then the user must enter the DISABLE TRACE Command (see Chapter 6).

The GO and Breakpoint registers are also altered. These registers are used in the transferal of status block information.

---

**Figure 1-1. Status Block**

<table>
<thead>
<tr>
<th>107</th>
<th>106</th>
<th>105</th>
<th>104</th>
<th>103</th>
<th>102</th>
<th>101</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>BLOCK</td>
<td>Bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>107</td>
<td>106</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
</tr>
</tbody>
</table>

**Figure 1-2. Register Bytes Format**

<table>
<thead>
<tr>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>DI</td>
<td>DS</td>
<td>IP</td>
<td>CS</td>
<td>162554-10</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

162554-11
INCREASING ADDRESSES OFFSET BY 14

<table>
<thead>
<tr>
<th>Field</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Word</td>
<td>+0</td>
</tr>
<tr>
<td>Status Word</td>
<td>+2</td>
</tr>
<tr>
<td>Tag Word</td>
<td>+4</td>
</tr>
<tr>
<td>IP15-0</td>
<td>+6</td>
</tr>
<tr>
<td>IP19-16</td>
<td>+8</td>
</tr>
<tr>
<td>Opcode</td>
<td>+10</td>
</tr>
<tr>
<td>OP15-0</td>
<td>+12</td>
</tr>
<tr>
<td>Significand 15-0</td>
<td>+14</td>
</tr>
<tr>
<td>Significand 31-16</td>
<td>+16</td>
</tr>
<tr>
<td>Significand 47-32</td>
<td>+18</td>
</tr>
<tr>
<td>Significand 63-48</td>
<td>+20</td>
</tr>
<tr>
<td>Exponent 14-0</td>
<td>+22</td>
</tr>
<tr>
<td>Significand 15-0</td>
<td>+24</td>
</tr>
<tr>
<td>Significand 31-16</td>
<td>+26</td>
</tr>
<tr>
<td>Significand 47-32</td>
<td>+28</td>
</tr>
<tr>
<td>Significand 63-48</td>
<td>+30</td>
</tr>
<tr>
<td>Exponent 14-0</td>
<td>+32</td>
</tr>
<tr>
<td>Significand 15-0</td>
<td>+84</td>
</tr>
<tr>
<td>Significand 31-16</td>
<td>+86</td>
</tr>
<tr>
<td>Significand 47-32</td>
<td>+88</td>
</tr>
<tr>
<td>Significand 63-48</td>
<td>+90</td>
</tr>
<tr>
<td>Exponent 14-0</td>
<td>+92</td>
</tr>
</tbody>
</table>

Notes:
- S = Sign
- Bit 0 of each field is rightmost, least significant bit of corresponding register field.
- Bit 63 of significand is integer bit (assumed binary point is immediately to the right).

Figure I-3. Block Bytes Format
## Figure I-4. Control Word Format

The control word format is structured as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Interrupt-Enable Mask (1)</td>
</tr>
<tr>
<td>14-12</td>
<td>Precision Control (2)</td>
</tr>
<tr>
<td>11-9</td>
<td>Rounding Control (3)</td>
</tr>
<tr>
<td>8-6</td>
<td>Infinity Control (4)</td>
</tr>
</tbody>
</table>

### 1. Interrupt-Enable Mask (1)
- 0: Interrupts Enabled
- 1: Interrupts Disabled (Masked)

### 2. Precision Control (2)
- 00: 24 bits
- 01: Reserved
- 10: 53 bits
- 11: 64 bits

### 3. Rounding Control (3)
- 00: Round to Nearest or Even
- 01: Round Down (toward -∞)
- 10: Round Up (toward +∞)
- 11: Chop (Truncate Toward Zero)

### 4. Infinity Control (4)
- 0: Projective
- 1: Affine

---

## Figure I-5. Status Word Format

The status word format is structured as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Exception Flags (1)</td>
</tr>
<tr>
<td>14-12</td>
<td>Invalid Operation</td>
</tr>
<tr>
<td>11-9</td>
<td>Denormalized Operand</td>
</tr>
<tr>
<td>8-6</td>
<td>Zero Divide</td>
</tr>
<tr>
<td>5-3</td>
<td>Overflow</td>
</tr>
<tr>
<td>2-0</td>
<td>Underflow</td>
</tr>
<tr>
<td>15</td>
<td>Precision</td>
</tr>
<tr>
<td>14-12</td>
<td>Reserved</td>
</tr>
<tr>
<td>11-9</td>
<td>Interrupt Request</td>
</tr>
<tr>
<td>8-6</td>
<td>Condition Code (1)</td>
</tr>
<tr>
<td>5-3</td>
<td>Stack Top Pointer (2)</td>
</tr>
<tr>
<td>2-0</td>
<td>Busy</td>
</tr>
</tbody>
</table>

### Notes:
1. See descriptions of compare, test, examine and remainder instructions in section S.7 for condition code interpretation.
2. ST values:
   - 000 = register 0 is stack top
   - 001 = register 1 is stack top
   - ...
   - 111 = register 7 is stack top
The Define Block Macro

SYNTAX

:DEFBLK symbol,pointer-address,ndp

where ndp = 8087::87:87E

RESULT

Defines a status block at a given location in memory to be accessed by the MACROS and assigns it a symbolic value. "8087" and "87" both refer to the 8087 NDP; "87E" indicates the 8087 software emulator. The pointer-address is the beginning address of the block (in user memory if using the 8087 chip).

SIDE EFFECTS None.

Example:

:DEFBLK.ONE,0:2000,87

The Get Block Macro

SYNTAX

:GetBLK symbol

RESULT

Reads the NDP status into the selected status block.

SIDE EFFECTS MACRO expansion disabled. TRACE temporarily disabled. 8086 registers temporarily stored in REGISTER bytes. The Go and Breakpoint registers are altered.

Example:

:GetBLK.ONE

*** TRACE now off ***

EMULATION BEGUN

EMULATION TERMINATED, CS:IP=0000:2006H

*** TRACE now on ***
The Put Block Macro

SYNTAX  :PUTBLK symbol
RESULT  Writes the status block to the NDP.
SIDE EFFECTS MACRO expansion disabled. TRACE temporarily disabled. 8086 registers temporarily stored in REGISTER bytes. If the 8087 software emulator is executing the MACRO commands, then the Go and Breakpoint registers are altered.

Example:

:PUTBLK .ONE
EMULATION BEGUN
EMULATION TERMINATED, CS:IP=0000:2006H
*** TRACE now on ***

The Remove Block Macro

SYNTAX  :REMBLK symbol
RESULT  Releases the 108 bytes in memory associated with the status block name and removes the status block name from the symbol table.
SIDE EFFECTS None.
Example:

:*REMBLK .ONE

The Display Stack Macro

SYNTAX  :STACK symbol
RESULT  Displays NDP stack elements and their associated tags in hexadecimal format.
SIDE EFFECTS MACRO expansion disabled. Display base becomes hexadecimal.
Example:

:*STACK .ONE

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>VALUE</th>
<th>TAG</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(00H)</td>
<td>3FH</td>
<td></td>
</tr>
<tr>
<td>ST(01H)</td>
<td>40H</td>
<td></td>
</tr>
<tr>
<td>ST(02H)</td>
<td>40H</td>
<td></td>
</tr>
<tr>
<td>ST(03H)</td>
<td>40H</td>
<td></td>
</tr>
<tr>
<td>ST(04H)</td>
<td>BFFH</td>
<td></td>
</tr>
<tr>
<td>ST(05H)</td>
<td>50H</td>
<td></td>
</tr>
<tr>
<td>ST(06H)</td>
<td>40H</td>
<td></td>
</tr>
<tr>
<td>ST(07H)</td>
<td>40H</td>
<td></td>
</tr>
</tbody>
</table>
The Evaluate Stack Macro

SYNTAX :EVALSTK symbol

RESULT Displays NDP stack elements in decimal format and disassembled.

SIDE EFFECTS MACRO expansion disabled.

Example:

*EVALSTK .ONE

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>VALUE</th>
<th>TAG</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(00H)</td>
<td>+1.00000000000000000E +0</td>
<td>FREE</td>
</tr>
<tr>
<td>ST(01H)</td>
<td>+2.00000000000000000E +0</td>
<td>NaN/INFINITE/DENORMAL</td>
</tr>
<tr>
<td>ST(02H)</td>
<td>+3.12300000000000000E +0</td>
<td>ZERO</td>
</tr>
<tr>
<td>ST(03H)</td>
<td>+1.23456789000000000E +4</td>
<td>VALID</td>
</tr>
<tr>
<td>ST(04H)</td>
<td>-9.87654321000000000E-21</td>
<td>FREE</td>
</tr>
<tr>
<td>ST(05H)</td>
<td>+1.00000000000000000E +1234</td>
<td>NaN/INFINITE/DENORMAL</td>
</tr>
<tr>
<td>ST(06H)</td>
<td>+1.23412341234123400E +15</td>
<td>ZERO</td>
</tr>
<tr>
<td>ST(07H)</td>
<td>+8.00000000000000000E +0</td>
<td>VALID</td>
</tr>
</tbody>
</table>

The Display Status Macro

SYNTAX :STATUS symbol

RESULT Displays the Status, Control, and Tag Words, and their associated bit maps. It also displays the last instruction address, the last operation, and the last operand address.

SIDE EFFECTS MACRO expansion disabled.

Example:

*STATUS .ONE

CONTROL WORD:
BIT MAP = | x | x | x | AC | RC(2) | PRE(2) | / | M | x | MP | MU | MO | MQ | MD | MI |
WOR 0000:200EH=0000001011111111Y

STATUS WORD:
BIT MAP = | B | Z | TOP(3) | C | A | S | / | N | x | P | U | Q | D | I |
WOR 0000:2010H=0100000100000000Y

TAG WORD:
BIT MAP = | T7(2) | T6(2) | T5(2) | T4(2) | / | T3(2) | T2(2) | T1(2) | T0(2) |
NOTE: Tags are mapped to absolute registers, they are not stack relative
WOR 0000:2012H=0001101100011011Y

INSTRUCTION ADDRESS: (pseudo base-displacement)
F000:C9DEH

LAST OPERATION: (8087 format)
CDH 1CH

OPERAND ADDRESS: (pseudo base-displacement)
0C04H
The Evaluate Status Macro

SYNTAX  :EVALSTAT symbol
RESULT  Evaluates Control and Status Words and displays information to the user. Displayed are the infinity arithmetic, rounding, and precision formats, masked bits, the state of the ZERO and BUSY flags, the pointer to the top of the NDP stack, the state of error-handling flags, and error warning messages for standard types of errors.

SIDE EFFECTS  MACRO expansion disabled.

Example:

*:EVALSTAT .ONE
CONTROL WORD:
CLOSURE = PROJECTIVE
ROUNDING = NEAREST/EVEN
DOUBLE PRECISION
MASK = TRUE
MASK BITS SET:
PRECISION ERROR
UNDERFLOW ERROR
OVERFLOW ERROR
DIVIDE BY ZERO ERROR
DENORMALIZATION ERROR
INVALID ERROR
STATUS WORD:
BUSY = FALSE
C3(ZERO) = TRUE
TOP = REGISTER 00H
C2 = FALSE
C1 = FALSE
C0(SIGN) = 01H
INTERRUPT = FALSE
ERROR FLAGS SET:

The Evaluate Control Word Macro

SYNTAX  :EVALCW symbol
RESULT  Evaluates Control Word and displays information to user. Displayed are infinity arithmetic, rounding, and precision formats, masked bits, and error warning messages for standard types of errors.

SIDE EFFECTS  MACRO expansion disabled.

Example:

:EVALCW .ONE
CONTROL WORD:
CLOSURE = PROJECTIVE
ROUNDING = NEAREST/EVEN
DOUBLE PRECISION
MASK = TRUE
MASK BITS SET:
PRECISION ERROR
UNDERFLOW ERROR
OVERFLOW ERROR
DIVIDE BY ZERO ERROR
DENORMALIZATION ERROR
INVALID ERROR
The Evaluate Status Word Macro

SYNTAX :EVALSW symbol

RESULT Evaluates Status Word and displays information to user. Displayed are the state of the ZERO and BUSY flags, the pointer to the top of the NDP stack, the state of error-handling flags, and error warning messages for standard types of errors.

SIDE EFFECT MACRO expansion disabled.

Example:

:EVALSW .ONE
STATUS WORD:
BUSY = FALSE
C3(ZERO) = TRUE
TOP = REGISTER 00H
C2 = FALSE
C1 = FALSE
C0(SIGN) = 01H
INTERRUPT = FALSE
ERROR FLAGS SET:

The Display or Change Control Word Macro

SYNTAX :CW symbol [,=word-value]

RESULT Display or change of the Control Word in the current base. If :CW symbol is entered, then the value of the Control Word is displayed. If :CW symbol,=word value is entered, then display is suppressed and the value of the Control Word is changed to word-value.

WARNING
Bits 6, 13, 14, and 15 of the Control Word are unassigned and reserved. The operator should avoid altering the value of these bits, as this may lead to an incompatibility with the ICE-86A module.

SIDE EFFECTS None.

Examples:

:*CW .ONE,=2FF
.
:*CW .ONE
WOR 0000:200EH=02FFH

The Display or Change Status Word Macro

SYNTAX :SW symbol [,=word-value]

RESULT Display or change of the Status Word in the current base. If :SW symbol is entered, then the value of the Status Word is displayed. If :SW symbol,=word-value is entered, then display is suppressed and the value of the Status Word is changed to word-value.
SIDE EFFECTS  None.

Examples:

*:SW .ONE,=4100

*:SW .ONE
WOR 0000:2010H=4100H

The Display or Change Tag Word Macro

SYNTAX  :TW symbol [,=word-value]

RESULT  Display or change of the Tag Word in the current base. If :TW symbol is entered, then the value of the Tag Word is displayed. If :SW symbol,=word-value is entered, then display is suppressed and the value of the Tag Word is changed to word-value.

SIDE EFFECTS  None.

Examples:

*:TW .ONE,=1B1B

*:TW .ONE
WOR 0000:2012H=1B1BH

The Display or Change Stack Macro

SYNTAX  :STK symbol,offset [,=real-value]

where offset is an integer from 0 to 7 representing the distance of an element from the top of the NDP stack.

RESULT  Display or change of individual NDP stack elements in decimal format. If :STK symbol,offset is entered, then the offset-th of the stack is displayed. If :STK symbol,offset,=real-value is entered, then display is suppressed and the value of the offset-th element of the stack is changed to real-value.

SIDE EFFECTS  MACRO expansion disabled.

Examples:

*:STK .ONE,0,=1.0

*:STK .ONE,7,=8.

*:STK .ONE,0
TRE 0000:201CH= +1.00000000000000000E+0

*:STK .ONE,7
TRE 0000:2062H= +8.00000000000000000E+0
The Display Stack Address Macro

SYNTAX :STKADDR symbol,offset

where offset is an integer from 0 to 7 representing the distance of an element from the top of the NDP stack.

RESULT Displays the memory location of a particular NDP stack element so that the user may access the individual bytes of the stack. The display occurs in all four bases—binary, octal, decimal, and hexadecimal—and also includes the corresponding ASCII characters. (The STKADDR MACRO is based on the EVALUATE command; see Chapter 7 for details.) The hexadecimal value refers to the lowest byte in logical memory where the stack element is stored; the stack element is contained in ten consecutive bytes, starting at the byte listed. (In the example given below, for instance, “201CH” means that the stack element is stored in bytes 201CH through 2025H in logical memory.)

SIDE EFFECTS MACRO EXPANSION disabled.

Example:

*:STKADDR .ONE,0
10000000011100Y 20034Q 8220T 201CH ' '
The following is a listing of the Floating Point Macros with comments. It is contained in the file 8087.HLP on the ICE-86A diskette.

```
:8087 SUPPORT MACROS C INTEL 1981

;******************************************************************************
;
; DEFINE LOCAL SYMBOLS (VARIABLES)
;
; DEFINE .??Z1=0
; DEFINE .??Z2=0
; DEFINE .??Z3=0
; DEFINE .??Z4=0

;******************************************************************************

; DEFINE MACRO DEFBLK
DISABLE EXPANSION
IF (OFFSET (Z1) + 108T) < OFFSET (Z1) THEN
; THE OFFSET SELECTED MUST BE ABLE TO REACH THE 108 BYTES OF THE DATA BLOCK
WRITE ' OFFSET VALUE TOO HIGH - TRY AGAIN'
ELSE
DEFINE Z0 = Z1 ;SYMBOL GETS ADDRESS VALUE
IF Z2H = 8087H THEN
BYTE Z1 = OFFH ;TRUE FOR 8087
ORIF Z2H = 87H THEN
BYTE Z1 = OFFH ;87 == 8087
ELSE
BYTE Z1 = 0 ;FALSE FOR 87 EMULATOR
ENDIF
ENDIF

EM

;******************************************************************************

; DEFINE MACRO GETBLK
DISABLE EXPANSION ;DISABLE THE MACRO EXPANSION
DISABLE TRACE ;DON'T TRACE THE FLOATING POINT EXECUTION
WRITE ' *** TRACE now off ***'
WORD Z0+6T = CS ;SAVE CURRENT EXECUTION LOCATION
WORD Z0+8T = IP
WORD Z0+10T = DS ;SAVE POINTERS
WORD Z0+12T = DI
DS = SEGMENT(Z0) ;SEGMENT ADDRESS OF USER-DEFINED BLOCK
DI = OFFSET(Z0+14T) ;SET OFFSET TO BEGINNING OF 8087 EXTERNAL REGISTER AREA
IF (BYTE Z0) THEN ;IF 8087 THEN...
BYTE Z0+1 = 9BH,0DH,35H,9BH,F4H ;WAIT, SAVE ALL OF 8087 REGISTERS, WAIT, HALT
GO FROM Z0+1 TILL HALT ;WAIT, EXECUTE THE FSAVE, WAIT, AND HALT
ELSE ;IF 87 EM THEN...
BYTE Z0+1 = CDH,10H,35H,F4H ;GET ALL STATUS FROM 87EM
GO FROM Z0+1 TILL HALT
WRITE ' *** GR and BR registers altered ***'
ENDIF
CS = (WORD Z0+6T) ;RESTORE 8086 REGISTERS
IP = (WORD Z0+8T)
DS = (WORD Z0+10T)
DI = (WORD Z0+12T)
ENABLE TRACE ;AND TRACE
WRITE ' *** TRACE now on ***'
EM

;******************************************************************************

; DEFINE MACRO PUTBLK
DISABLE EXPANSION ;DISABLE MACRO EXPANSION
DISABLE TRACE ;DON'T TRACE THE FLOATING POINT EXECUTION
```
WORD %0+6T = CS ;SAVE CURRENT EXECUTION LOCATION
WORD %0+8T = IP
WORD %0+10T = DS ;SAVE DATA SEGMENT AN OFFSET POINTERS
WORD %0+12T = DI
DS = SEGMENT(%0) ;SEGMENT ADDRESS OF USER-DEFINED BLOCK
DI = OFFSET(%0+14T) ;POINT TO DATA AREA HOLDING ALL OF 8087 ENVIRONMENT
IF (BYTE %0) THEN ;IF 8087 THEN...
BYTE %0+1 = 9BH,DDH,25H,9BH,F4H ;WAIT, RESTORE 8087 ENVIRONMENT, WAIT, HALT
GO FROM %0+1 TILL HALT ;WAIT, EXECUTE THE FRSTOR, WAIT, AND HALT
ELSE
BYTE %0+1 = CDH,1DH,25H,F4H ;RESTORE STATUS TO 87EM
GO FROM %0+1 TILL HALT
WRITE '*** CR and BR registers altered ***'
ENDIF
CS = (WORD %0+6T) ;RESTORE 8086 REGISTERS
IP = (WORD %0+8T)
DS = (WORD %0+10T)
DI = (WORD %0+12T)
ENABLE TRACE ;AND TRACE
WRITE '*** TRACE now on ***'
EN ;
;****************************************
; DEFINE MACRO REMBLK
REMOVE %0 ;REMOVE BLOCK FROM SYMBOL TABLE
EN ;
;****************************************
; DEFINE MACRO STATUS
;DISPLAY THE STATUS WORD, CONTROL WORD, TAG WORD, AND THE LAST INSTRUCTION
;ADDRESS, OPCODE, AND OPERAND TYPE.
DISABLE EXPANSION
BASE = Y
WRITE 'CONTROL WORD:'
WRITE 'BIT MAP = |x|x|x|AC|RC(2)|PRE(2)|IN|MP|NU|MO|MQ|ID|HI|
:CW %0
WRITE ' '
WRITE 'STATUS WORD:'
WRITE 'BIT MAP = |B|Z|TOP(3)|C|A|S|I|IN|MP|U|O|Q|D|I|
:SW %0
WRITE ' '
WRITE 'TAG WORD:'
WRITE 'BIT MAP = |T7(2)|T6(2)|T5(2)|T4(2)|/|T3(2)|T2(2)|T1(2)|T0(2)|
WRITE 'NOTE: Tags are mapped to absolute registers, they are not stack relative'
:TW %0
BASE = H
WRITE ' '
WRITE 'INSTRUCTION ADDRESS: (pseudo base-displacement)'
WRITE (((BYTE %0+23T)/16T*4K):(WORD %0+20T)) ;GET UPPER 4 BITS OF 20 BIT
ADDRESS, MAKE IT INTO A SEGMENT VALUE. PRINT THE LOWER 16BITS AS OFFSET.
WRITE ' '
WRITE 'LAST OPERATION: (8087 format)'
WRITE C8H+((BYTE %0+23T) AND 07H),',BYTE %0+22T
WRITE ' '
WRITE 'OPERAND ADDRESS: (pseudo base-displacement)'
WRITE (((BYTE %0+27T)/16T*4K):(WORD %0+24T))
EN ;
;****************************************
; DEFINE MACRO STACK
DISABLE EXPANSION
BASE = H
WRITE 'REGISTER VALUE TAG'
WRITE '-------- (hi) ------ (lo) ----'
.*?Z1 = 0 ;USED FOR PASSING VALUE TO MACRO TAG AND FOR LOCAL COUNTER
COUNT 8T ; 8 - 80 BIT STACK REGISTERS IN 8087
:TAG %0,.?Z1 ;PASSES BACK .?Z4
.*?Z2 = .?Z1*10T
WRITE 'ST(',.?Z1,') ',WRITE 'REGISTER VALUE TAG',
:------- ------ ------
.*?Z1 = 0 ;USED FOR PASSING VALUE TO MACRO TAG AND FOR LOCAL COUNTER
COUNT 8T ; ONCE FOR EACH STACK ELEMENT
:TAG %0,.?Z1 ;PASSES BACK .?Z4
.*?Z2 = (X0+(.?Z1*10T)+28T)
IF .?Z4 = 0 THEN ; TEST TAG
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' VALID'
ORIF .?Z4 = 1 THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' ZERO'
ORIF .?Z4 = 2T THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' NaN/INFINITE/DENORMAL'
ORIF .?Z4 = 3T THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' FREE'
ENDIF ; ALL POSSIBLE TAG VALUES COVERED
.*?Z1 = .?Z1 + 1
END EM
;
;*********************************************************************************************
;
DEFINE MACRO EVALSTK
DISABLE EXPANSION
WRITE 'REGISTER VALUE TAG',
:------- ------ ------
.*?Z1 = 0 ;USED FOR PASSING VALUE TO MACRO TAG AND FOR LOCAL COUNTER
COUNT 8T ; ONCE FOR EACH STACK ELEMENT
:TAG %0,.?Z1 ;PASSES BACK .?Z4
.*?Z2 = (X0+(.?Z1*10T)+28T)
IF .?Z4 = 0 THEN ; TEST TAG
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' VALID'
ORIF .?Z4 = 1 THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' ZERO'
ORIF .?Z4 = 2T THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' NaN/INFINITE/DENORMAL'
ORIF .?Z4 = 3T THEN
WRITE 'ST(',.?Z1,') ',WRITE 'TREAT .?Z2,' FREE'
ENDIF ; ALL POSSIBLE TAG VALUES COVERED
.*?Z1 = .?Z1 + 1
END EM
;
;*********************************************************************************************
;
DEFINE MACRO EVALSTAT
DISABLE EXPANSION
:EVACLW Z0
:EVALSW Z0
EM
;
;*********************************************************************************************
;
DEFINE MACRO EVALCW
DISABLE EXPANSION
WRITE 'CONTROL WORD:',
IF ((WORD ZD+14T)/4K) THEN
WRITE ' CLOSURE = AFFINE'
ELSE
WRITE ' CLOSURE = PROJECTIVE'
ENDIF
.*?Z1 = (((WORD Z0+14T)/1K) AND 03H)
IF .?Z1 = 0 THEN
WRITE ' ROUNDING = NEAREST/EVEN'
ORIF .?Z1 = 1 THEN
WRITE ' ROUNDING = DOWN'
ORIF .?Z1 = 2T THEN
WRITE ' ROUNDING = UP'
ORIF .?Z1 = 3T THEN
WRITE ' ROUNDING = TRUNCATE'
ENDIF
.*?Z1 = (((WORD Z0+14T)/256T) AND 03H)
I-14
IF .?Z1 = 0 THEN
WRITE ' SINGLE PRECISION'
ORIF .?Z1 = 2 THEN
WRITE ' DOUBLE PRECISION'
ORIF .?Z1 = 3 THEN
WRITE ' TEMPORARY PRECISION'
ENDIF
WRITE ' MASK = ',BOOL((WORD %0+14T)/128T)
WRITE ' MASK BITS SET: '
.7Z1 = (WORD %0+14T)
IF .Z1/32T THEN
WRITE ' PRECISION ERROR'
ENDIF
IF .Z1/16T THEN
WRITE ' UNDERFLOW ERROR'
ENDIF
IF .Z1/8T THEN
WRITE ' OVERFLOW ERROR'
ENDIF
IF .Z1/4T THEN
WRITE ' DIVIDE BY ZERO ERROR'
ENDIF
IF .?Z1/2T THEN
WRITE ' DENORMALIZATION ERROR'
ENDIF
IF .Z1 THEN
WRITE ' INVALID ERROR'
ENDIF
EM
;
***************************************************************************
DEFINE MACRO EVALSW
DISABLE EXPANSION
WRITE 'STATUS WORD:'
.7Z1 = (WORD %0+16T)
WRITE ' BUSY = ',BOOL(.?Z1/32K) ;CONDITION CODE BIT 14
WRITE ' CO(ZERO) = ',BOOL(.?Z1/16K) ;CONDITION CODE BIT 10
WRITE ' TOP = REGISTER ',(?Z1/2K) AND 07H
WRITE ' C2 = ',BOOL(.?Z1/IK) ;CONDITION CODE BIT 9
WRITE ' C1 = ',BOOL(.?Z1/512T) ;CONDITION CODE BIT 8
WRITE ' CO(SIGN) = ',(.?Z1/256T) AND 01H ;CONDITION CODE BIT 8
WRITE ' INTERRUPT = ',BOOL(.?Z1/128T)
WRITE ' ERROR FLAGS SET: '
IF (.?Z1/32T) THEN
WRITE ' PRECISION ERROR'
ENDIF
IF (.?Z1/16T) THEN
WRITE ' UNDERFLOW ERROR'
ENDIF
IF (.?Z1/8T) THEN
WRITE ' OVERFLOW ERROR'
ENDIF
IF (.?Z1/4T) THEN
WRITE ' DIVIDE BY ZERO ERROR'
ENDIF
IF (.?Z1/2T) THEN
WRITE ' DENORMALIZATION ERROR'
ENDIF
IF (.?Z1) THEN
WRITE ' INVALID ERROR'
ENDIF
EM
;
***************************************************************************
DEFINE MACRO CW
WORD (%0+14T) %1
END
;
******************************************************************************
;
DEFINE MACRO SU
WORD (%0+16T) %1
END
;
******************************************************************************
;
DEFINE MACRO TW
WORD (%0+18T) %1
END
;
******************************************************************************
;
DEFINE MACRO STK
DISABLE EXPANSION
TKE (%0+28T+%1*10T) %2
END
;
******************************************************************************
;
DEFINE MACRO STKADDR
DISABLE EXPANSION
IF %1 > 7T THEN
WRITE 'STACK OFFSET TOO LARGE'
ELSE
EVALUATE %0+28T+%1*10T
ENDIF
END
;
******************************************************************************
;
DEFINE MACRO TAG ;TAG IS USED INTERNALLY
.7Z3 = 1
COUNT (((WORD %0+16T)/2K) AND 07H)+%1) MOD 8T
.7Z3 = (.7Z3)*4T
END
.7Z4 = ((WORD %0+18T)/(.7Z3)) AND 03H
;IT IS REQUIRED BECAUSE THE TAG WORD IS NOT IN THE SAME ORDER (STACK
;RELATIVE) AS THE STACK REGISTER FILE. IT PLACES THE SELECTED TAG INTO
;BYTE 5 OF THE STATUS BLOCK. THE TAG IS COMPUTED THUS:
;TOP <- (status_word/2K) AND 07H
;INDEX <- (TOP + offset_select) MOD 8
;TAG <- (tag_word/(4**INDEX)) AND 03H
END
;
******************************************************************************
This appendix contains the following schematic drawings, for user reference:

<table>
<thead>
<tr>
<th>TITLE</th>
<th>NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>86 Controller Schematic (12 sheets)</td>
<td>162411</td>
</tr>
<tr>
<td>FM Controller Schematic (8 sheets)</td>
<td>162416</td>
</tr>
<tr>
<td>ICE 86/88 Trace Schematic (10 sheets)</td>
<td>162485</td>
</tr>
<tr>
<td>Buffer Board 1 Schematic (8 sheets)</td>
<td>123022</td>
</tr>
<tr>
<td>Buffer Board 2 Schematic (8 sheets)</td>
<td>123025</td>
</tr>
</tbody>
</table>

**NOTE**

The documents in this appendix are for general reference only.
INDEX

ABSOLUTE, 6-22
ACKNOWLEDGE, 6-7, 6-17
Actual Parameters, 8-10
ADDR, 6-29, 6-30
Address match range, 6-6
AFL, 4-10, 7-16
ALL, 6-28, 6-39
AND, 5-10, 5-12, 5-13
Arithmetic operators, 5-8
ASCII, 4-14
ASCII codes, 5-8
Base, 7-11
BASE, 4-14, 7-11, 7-13
Base pointer, 4-8
Binary operator, 5-7, 5-10
BOOL, 7-85
BP, 4-8, 7-15
Breakpoint registers, 4-11, 6-2, 6-4, 6-12
Breakpoint restrictions, 6-9
BR, 4-11, 6-4
BR0, 4-11, 6-4
BR1, 4-11, 6-4
BRKEXT, 1-11, 2-5
Buffer Box error message, 1-13
Buffer pointer, 6-27
BUFFERSIZE, 7-15, 7-61, 7-63
BUFFERSIZE register, 4-7, 4-9, 7-61, 7-63
BYTE, 4-15, 5-5, 5-6, 7-34, 7-57, 7-66, 7-82
CARS module listing, 3-3
CAUSE, 4-9, 4-10, 7-15, 7-65, 7-68
CAUSE register, 4-10, 7-65
CFL, 4-10, 7-16, 7-64
Change Symbol command, 7-48, 7-55
Character set, 4-6
CLOCK, 4-14, 6-23, G-1
Code segment register, 4-8, 7-15, 7-63
Command contexts, 5-21
Command keywords, 4-11
Command signal timeout, 6-13
COMMENTS, 6-30
Compound commands, 8-1
Console input radices (SUFFIX), 7-10
Console output radices (BASE), 7-11
Content operators, 5-11
Coprocessor Support, 1-1, 6-14, 7-18, 7-19, 1-1
CS, 4-9, 7-15, 7-63
COUNT, 8-3, 8-6
COUNT command, 8-3, 8-6
CW Macro, 1-9
DASM, 7-80, 7-89
Data match range, 6-7
Data segment register, 4-8, 7-15, 7-63
Decode CAUSE command, 7-1, 7-65, 7-68
DEFBLK Macro, 1-5
DEFINE DASM command, 7-80, 7-89
DEFINE MACRO command, 8-8, 8-12
DEFINE Symbol command, 7-46, 7-51
DELAY module listing, 3-4
Destination index, 4-8, 7-15, 7-62
Device, 7-2, 7-9
DFL, 4-10, 7-16, 7-64
DI, 4-8, 7-15, 7-62
Digit, 5-2
DIR, 8-13
DISK, 4-14, 7-24, 7-28
DISABLE, 4-15, 7-50, 7-60
Disassembly commands, 7-1, 7-80, 7-88
Display, 1-6
Display Boolean command, 7-77, 7-85
Display BUS command, 7-1, 7-14, 7-19, 7-23
Display commands, 4-12, 7-61
Display Emulation Register command, 6-22
Display I/O command, 7-74, 7-83
Display MAP Status command, 7-26, 7-32
Display Memory command, 7-69, 7-82
Display Modules command, 7-47, 7-54
Display Processor and Status Register command, 7-67, 7-81
Display RWTIMEOUT command, 6-24
Display STACK command, 7-77, 7-84
Display Statement Numbers command, 7-47, 7-53
Display Symbols command, 7-47, 7-52
Display TRACE command, 6-26, 6-37
DMUX, 6-29, 6-33
DOWN, 6-6, 6-7
DREAL, 4-15, 5-5, 5-6, 7-35, 7-66, 7-67, 7-69, 7-73
Drive, 7-2, 7-7, 7-8, 7-9
DS, 4-9, 7-15, 7-63
ELSE, 8-5
EM, 8-9
EMUL, 1-11, 2-5
Emulation control keywords, 4-16
Emulation control commands, 6-1
Emulation timer, 6-13
ENABLE, 4-15
ENABLE/DISABLE EXPANSION command, 8-1, 8-12
ENABLE/DISABLE RDY command, 6-25, G-1
ENABLE/DISABLE SYMBOLICALLY command, 7-1, 7-50, 7-60
ENABLE/DISABLE TRACE command, 6-27, 6-36
END, 8-2, 8-3
ES, 4-9, 7-15, 7-63
EVALCW Macro, 1-8
EVALSTAT Macro, 1-8
EVALSTK Macro, 1-7
EVALSW Macro, 1-9
EVALUATE, 4-14, 7-78, 7-87
EVALUATE command, 7-78, 7-87
EXECUTED, 6-4
Execution commands, 4-13
Execution match condition, 6-4
EXIT, 7-6
EXIT command, 7-3, 7-6
Index-1
O, 4-14
OBJECT, 6-6
OF, 7-46
OFF, 6-36
OFFSET, 5-9, 5-13
OFFTRACE, 6-12
OFL, 4-10, 7-16, 7-64
OLDEST, 6-28, 6-38
OLDEST command, 6-28, 6-38
ON, 6-26
ONTRACE, 6-13
OPCODE, 4-9, 7-15, 7-63
OPCODE register, 4-9, 7-15, 7-63
OPCODE register file, 4-9, 7-15, 7-63
OPERANDS, 6-30
Operating modes, 1-6
Operators, 4-18, 5-8
OR, 5-10, 5-12, 5-13
ORIF, 8-5
OUTPUT, 6-7, 6-8
Parenthesized expressions, 5-7
Pathname, 7-2
PFL, 4-10, 7-16, 7-64
PIN, 4-15
Pin references, 4-11, 7-16, 7-65
POINTER, 5-5, 5-11, 7-34, 7-66
Pointer, 5-1
Pointer and index file, 4-8, 7-15, 7-62
Pointer registers, 4-8, 7-15, 7-62
PORT, 5-7, 5-11, 7-40
Port content references, 7-40
Port reference, 5-11
PREFIX, 6-30
Previous instruction register, 4-9, 7-15, 7-63
PRINT, 6-28, 6-39
PRINT command, 6-28, 6-39
Punctuation, 4-18
PUT MACRO command, 8-14
PUTBLK Macro, 1-6
Q, 4-14
QDEPTH, 6-30, 6-33
QSTS, 6-29, 6-33
RAH, 4-8, 7-14, 7-62
RAL, 4-8, 7-14, 7-62
RAX, 4-8, 7-14, 7-62
RBH, 4-8, 7-14, 7-62
RBL, 4-8, 7-14, 7-62
RBX, 4-8, 7-14, 7-62
RCH, 4-8, 7-14, 7-62
RCX, 4-8, 7-14, 7-62
RDH, 4-8, 7-14, 7-62
RDL, 4-8, 7-14, 7-62
RDX, 4-8, 7-14, 7-62
RDY, 4-11, 7-16, 7-65
READ, 6-7
READY, 4-11, 7-16, 7-65
REAL, 4-15, 5-5, 5-6, 7-34, 7-66, 7-67, 7-69, 7-72
Real data types, 4-15, 5-5, 5-6, 7-34, 7-66, 7-67, 7-69, 7-72
Reference keywords, 4-7
REGISTER, 4-15
Registers, 4-7, 7-14, 7-61
Relational Operators, 5-11
REMBLK Macro, 1-6
REMOVE MACRO command, 8-12
REMOVE MODULE command, 7-49, 7-56
REMOVE Symbols command, 7-49, 7-56
REPEAT command, 8-1, 8-6
Required and optional hardware, 2-1
RESET, 4-11, 7-16, 7-65
RESET Domain command, 7-49, 7-59
RESET HARDWARE command, 7-21
RESET MAP command, 7-27, 7-33
RF, 4-9, 7-15, 7-63
RST, 4-11, 7-16, 7-65
RWTIMEOUT, 4-15, 6-24, G-3
SAVE command, 7-4, 7-8
Saving macros, 8-14
SEGMENT, 5-9, 5-13
Segment register file, 4-9, 7-15, 7-63
Segment register usage, 6-8
Segment registers, 4-9, 7-15, 7-63
Semantic rules, 4-4, 5-13
Set Breakpoint Register command, 6-15
Set/change commands, 4-12
Set CLOCK command, 6-23, G-1
Set Domain command, 7-49, 7-58
Set GO-Register (GR) command, 6-12, 6-20
Set Input/Output Port Contents command, 7-40
Set Map Status command, 7-25, 7-30
Set Memory command, 7-34, 7-43
Set memory and Port Contents commands, 7-34
Set or Display Console Input Radix commands, 7-12
Set or Display Console Output Radix commands, 7-13
Set or Display RQ/GT command, 7-1, 7-14, 7-18, 7-20, 7-65
Set Register command, 7-20
Set RWTIMEOUT command, 6-24, G-3
Set TRACE Display Mode command, 6-27, 6-35
Set Tracepoint Register command, 6-17
Setting the GO Register, 6-12
Setting memory contents, 7-34
Setting tracepoint registers, 6-13
SFL, 4-10, 7-16, 7-64
SI, 4-8, 7-15, 7-62
Simple commands, 4-12
SINTEGER, 5-5, 5-11, 7-34, 7-66
Source index, 4-8, 7-15, 7-62
SP, 4-8, 7-15, 7-62
Special tokens, 4-18
SS, 4-9, 7-15, 7-63
STACK, 7-77, 7-84
STACK Macro, 1-6
Stack pointer, 4-8, 7-15, 7-62
Stack segment register, 4-8, 7-15, 7-63
Statement number reference, 5-4
Statement number table, 4-15
Statement numbers, 4-17
Statement references, 7-45
Status bits, 4-10, 7-16, 7-64
STATUS Macro, 1-7
Status registers, 4-9, 7-15, 7-63
STEP command, 6-21
STK Macro, 1-10
Index

STKADDR Macro, 1-11
String constants, 5-7
STS, 6-29, 6-33
Suffix, 7-10
SUFFIX, 4-14, 7-10, 7-12, 8-9
SW Macro, 1-9
Symbolic debugging, 1-5
Symbolic Display, 1-5, 7-1, 7-45
Symbolic references, 7-45, 7-46
Symbols, 4-17, 7-45
Symbol table, 4-15
Symbol Table and Statement Number Table commands, 4-15, 7-45
T, 4-14
TEST, 4-11, 7-16, 7-65
TFL, 4-10, 7-16, 7-64
THEN, 8-5
TILL, 6-5, 6-12
TIMER, 4-10, 6-13, 6-24, 7-15, 7-64
TIMER register, 4-10, 6-13, 6-24, 7-15, 7-64
TO, 6-6, 7-24
Tokens, 4-6
Trace buffer, 6-26
Trace control, 4-16, 6-26
Trace control commands, 4-16, 6-26
Trace display formats, 6-29
Trace display mode, 6-27
Trace display restrictions, 6-28
Trace references, 6-27
Tracepoint registers, 6-13
TREAL, 4-15, 5-5, 5-6, 7-35, 7-66, 7-67, 7-69, 7-73

TW Macro, 1-10
TYPE command, 7-49, 7-57
Typed memory reference, 5-6

Unary operators, 5-13
UNTIL, 8-1, 8-2, 8-3
UP, 6-7, 6-8
UPPER, 4-9, 7-15, 7-64
USER, 7-24, 7-25
User names, 4-17
USING CS, 6-8
USING DS, 6-8
USING ES, 6-8
USING SS, 6-8
Utility commands, 4-13, 7-2

WHILE, 8-1, 8-2, 8-3
WORD, 5-5, 5-6, 5-11, 7-66
WPORT, 5-7, 5-11, 7-40
WRITE, 8-17
WRITE command, 8-17
WRITTEN, 6-7, 6-8

XOR, 5-10, 5-12, 5-13

Y, 4-14

ZFL, 4-10, 7-16, 7-64

8086 Pin references, 4-11, 7-15, 7-65
8087 Support, 1-1, 6-14, 7-18, 7-19, 7-34, 7-66, 7-69, 7-80, 1-1
8089 Support, 1-2, 7-22, 7-23
REQUEST FOR READER'S COMMENTS

The Microcomputer Division Technical Publications Department attempts to provide documents that meet the needs of all Intel product users. This form lets you participate directly in the documentation process:

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this document.

1. Please specify by page any errors you found in this manual.

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

2. Does the document cover the information you expected or required? Please make suggestions for improvement.

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

3. Is this the right type of document for your needs? Is it at the right level? What other types of documents are needed?

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

4. Did you have any difficulty understanding descriptions or wording? Where?

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

____________________________________________________________________________________________________________________________________________________

5. Please rate this document on a scale of 1 to 10 with 10 being the best rating. ____________

NAME __________________________________________ DATE ___________________

TITLE __________________________________________

COMPANY NAME/DEPARTMENT _________________________

ADDRESS _______________________________________

CITY __________________________ STATE ____________ ZIP CODE ___________

Please check here if you require a written reply. □
WE'D LIKE YOUR COMMENTS ... 

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.