INNOVATIVE DATA TECHNOLOGY

TDF 4050 TAPE FORMATTER OPERATIONS MANUAL

For 1050/1750 Series
1/2 inch, 7 and 9 Track
Tape Transports
and
2640-1 Standalone Chassis
CONTENTS

1.0 GENERAL INFORMATION
   1.1 TDF 4050 Specifications
   1.2 Physical Description

2.0 TAPE FORMATS
   2.1 - 2.7 NRZI
   2.8 - 2.16 PE

3.0 MOTION DELAYS

4.0 FORMATTER CONFIGURATION (OPTIONS)

5.0 BASIC OPERATIONS (COMMANDS)

6.0 CPU INTERFACE DESCRIPTION
   6.1 Basic Specifications
   6.2 Controller-to-Formatter Interface lines
   6.3 Formatter-to-Customer Controller Interface

7.0 TAPE TRANSPORT INTERFACE DESCRIPTION

21.0 SYSTEM DESCRIPTION
   21.1 Mnemonics

22.0 MICROPROCESSOR
   22.1 Architecture
   22.2 Circuitry, Schematic
   22.3 Instruction Set

23.0 PROGRAM
   23.1-16 Program Sequences
   23.20-38 Subroutines

24.0 FORMATTER CIRCUITRY
   24.1 Scope
   24.2 System Clock and Input/Outputs, Schematic
   24.3 Write and Timer Circuits, Schematic
   24.4 Read Input Circuits, Schematic
   24.5 PE Deskewing and Read Output Circuits, Schematic

25.0 SERVICE
   25.1 Corrective Maintenance
   26.1 Formatter Interfaces
1.0 GENERAL INFORMATION

The IDT TDF 4050 Tape Formatter is an electronic unit designed to be mounted inside the TD-1050 ¼" digital tape transport.* The formatter enables the generation and reading of ANSI, IBM and ECMA compatible tapes. The formatter works with both PE and NRZI mode tape transports, and with both 7-track and 9-track versions:

9-track: 1600 cpi PE and
         800 cpi NRZI,

7-track: 800/200, 800/556
         or 556/200 cpi NRZI.

In all cases the formatter performs the basic functions of formatting data written on tape and decoding data read from tape. Error checking is performed on data read back from tape.

The TDF 4050 Tape Formatter can control from one to four tape transports within a single mag tape system. The system can have a mix of single and dual stack heads, 9 or 7 track and PE and NRZI.

The formatter can handle tape transports operating either at full or half system speed. The standard speed range is from 7.5 ips to 75 ips.

The interfacing and operation of TDF 4050 Tape Formatter is compatible with industry standard. However, the formatter, being controlled internally by a programmable processor, can be reprogrammed to suit a customer's particular requirement.

All timing during start and stop and during read and write operation are controlled by one master crystal oscillator. There are no monostables and no R-C timing networks.

* Mounts in 1050/1750 Series and 2640-1 stand-alone chassis.

1.1 TDF 4050 SPECIFICATIONS

Recording Mode:  Dual mode, PE (phase encoded) and NRZI (non-return to zero inverted).

Tape Velocity: Standard: 75, 45, 37.5, 25, 18.75, 12.5 and 7.5 ips.

Low (half speed): 37.5, 22.5, 18.75 and 12.5 ips.

Other speeds available by strapping or by change of master oscillator crystal.

Dual speed is standard.

Head Configuration: 9-track or 7-track, single or dual stack head.

Tape transports with different head configurations can be controlled by one formatter (daisy-chain).

Data Density: 9-track

PE: 1600 cpi
NRZI: 800 cpi

7-track NRZI

One of three combinations may be selected:

800/556 cpi
800/200 cpi
556/200 cpi

Interblock gaps:
(IBG)

9-track: 0.6" nom.
7-track: 0.75" nom.

Compatibel Tape Transport: IDT 1050/1750

Electronics:

All solid state with crystal clock controlled synchronous microprocessor system.

Power: +5V +5%, 6.0 Amps max.
| Operating temperature: | + 2°C to + 50°C  
(35°F to 122°F) |
|------------------------|------------------|
| Non-operating temperature: | - 45°C to +71°C  
(- 50°F to 160°F) |
| Operating altitude: | 0 - 6096 m  
(0 - 20000 feet) |
| Relative humidity: | 15% to 95% noncondensing. |
| Mounting: | Internally in the TDI 1050. |
| Dimensions: | 493 mm x 251 mm  
(19.40" x 9.87") |
| Weight: | 1.0 kg (2.2 pounds) |

### 1.2 PHYSICAL DESCRIPTION

The TDF 4050 Tape Formatter is contained on one PC board which is 493 mm x 251 mm (19.40" x 9.87"), see Fig. 1.2.

The board is furnished with letters and numbers along the edges which are used as coordinates for locating a particular component. For example, the large IC U55 at the intersection of coordinates 15 and A is designated U55-15A on the circuit schematic.

The switch (strap) positions used to implement the available options are indicated by solid rectangles on Fig. 1.2. Details on setting the switches (placing the jumper plugs) are provided by Fig. 1.1.
2.0 TAPE FORMATS

2.1 CHANNEL NOTATION

The TDF 4050/TDI 1050 system is IBM, ANSI and ECMA compatible. However, the channel identifications used by IBM and ANSI/ECMA are different. This document uses the IBM notation. The relationship between IBM and ANSI/ECMA notation is given below.

Binary: \( 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0 P \)

IBM channel no. 0 1 2 3 4 5 6 7 P

ECMA/ANSI channel no. 2 7 6 5 4 3 2 1 P

The IBM channel 0 (ECMA/ANSI channel 2) contains the most significant bit in the data byte.

Fig. 2.1 NRZI, basic principle (9-track, odd parity)

2.2 NRZI, BASIC PRINCIPLE

The basic principle of the NRZI (Non-Return to Zero Inverted) recording method is given in Figure 2.1. As this method gives a flux transition only when a "1" is written, a byte consisting of all zeros cannot be distinguished from no signal at all. Therefore, at least one bit in each byte (1 byte = 6 or 8 bits of data and 1 parity bit) must be "1", that is, either the parity bit is "1" for an all zeros character (odd parity) or an all zeros character must not occur. 9-track NRZI always employs odd parity securing at least one "1" bit in each byte. 7-track NRZI can have either odd or even parity. When a binary tape is written, the parity is odd, and when a BCD tape is written, the parity is even. In the latter case a character with all zeros cannot be used, as this will not be detected by the read electronics.

Figures 2.2 and 2.3 give the tape formats for 7-track NRZI and 9-track NRZI. In 7-track NRZI, channels 2 through 7 contain data bits (channel 2 contains the most significant bit).

Channels 0 and 1 are not used in 7-track NRZI. In 9-track NRZI channels 0 through 7 contain data bits (channel 0 contains the most significant bit).

In 9-track NRZI, the data density is always 800 cpi (characters per inch), (31.5 characters per millimeter).

In 7-track NRZI the data density can be either 200, 556 or 800 cpi (7.87, 21.89 or 31.5 characters per millimeter).
2.3 NRZI CHECK CHARACTER

In 7-track NRZI an LRCC (Longitudinal Redundancy Check Character) is written four character periods after the block containing the data bytes is terminated. Each bit of the LRC character is selected such that the total number of ones in a track, including the LRCC bit, is even. It is possible (in 7-track format only) for this character to be an all zeros character. A read data strobe is still generated, transferring the all zeros character.

In 9-track NRZI two check characters are generated. Four character periods after the data block, a CRCC (Cyclic Redundancy Check Character) is written. The CRC character is used for error detection and correction. The CRC character may be an all zeros character. A read strobe is still generated. An LRC character is written four character periods after the CRC character (or eight character periods after last data character if the CRC character is all zeros). Each bit in the LRC character is selected such that the total number of "1" bits in a track (including the CRC and LRC character) is even. In the 9-track NRZI format, the LRC character will never be all zeros.
2.4 NRZI, FILE MARK

The file mark or tape mark is a control block which consists of a single character with an LRC control character.

In 9-track NRZI the file mark contains "1" bits in channels 3, 6 and 7 (IBM) for both the data character and the LRC character. The CRC is zero.

In 7-track NRZI the file mark contains "1" bits in channels 4, 5, 6 and 7 for both the data character and the LRC character. The file mark will be separated by 3.56 inch (90.5 mm) from the previous record and by a normal inter-block gap, respectively (0.75 inch (19.05 mm) in 7 track, and 0.6 inch (15.24 mm) in 9-track) from the following record.

In 7-track NRZI the parity of the file mark is always even. The TDF 4050 will indicate error when a file mark is detected while reading a binary tape with odd parity. (See note 2 on page 2-4.)

* The ISO and DIN standards allow two different versions of the 7-track file mark, either the standard IBM/ANSI version or a version with "1" bits in channels 3, 4, 5, 6 and 7. The TDF 4050 will not recognize this last mentioned version as a file mark.

2.5 NRZI, BLOCK SIZE

There is no hardware limitation in the TDF 4050 regarding the maximum size of a block written onto tape or read from tape. However, the minimum block size (except file marks) which can be handled by the TDF 4050 is 3 data characters. (see note 1, page 2-4).

2.6 NRZI ERROR DETECTION

In the NRZI format, all read data deskewing is performed in the TDI 1050 read electronics. The formatter receives a 7- or 9-bit word from the tape transport and transfers this word to the customer interface. The Hard Error line is set true whenever one or more of the following errors are detected:

9-track
A) A data character is read from tape containing even parity. See note 2 on page 2-4.
B) A CRC character is read from tape containing odd parity and there is an odd number of data characters in the block.
C) A CRC character is read from tape containing even parity and there is an even number of data characters in the block.
D) An entire track of data read from tape contains odd parity (including the CRC and LRC bit for this track).
E) A track dropout occurs in such a way as to cause too long a gap between the data block and the CRC and LRC characters to be detected when the formatter interprets the dropout as an end-of-block condition.
F) A track dropout occurs in such a way as to cause more than two check characters (CRC & LRC) to be detected when the formatter interprets the dropout as an end-of-block condition.
G) A missing LRC character.

The formatter is able to detect errors A, B, C and D during both read forward and read reverse operation. Errors E, F and G will not be detected in read reverse mode.

7-track
A) A data character is read from tape containing even parity during an odd parity operation or odd parity during an even parity operation. Note that in 7-track NRZI the parity of the file mark pattern is always even. Hard error (parity error) will be indicated if the formatter operates in an odd parity read or read-after-write mode. See note 2 page 2-4.
B) An entire track of data read from tape contains odd parity (including the LRC bit for this track).
C) A track dropout occurs in such a way as to cause more than one check character (LRC) to be detected when the formatter interprets the dropout as an end-of-block condition. This error will not be detected in read reverse mode.
2.7 NRZI IBG DETECTION

9-track Operation

The formatter assumes that the IBG is detected when there has been an absence of signals for at least 26 character periods.

7-track Operation

The formatter assumes that the IBG is detected when there has been an absence of signals for at least 14 (200 cpi) or 26 (556, 800 cpi) character periods.

For both 9 and 7-track operation, the detection test period becomes part of the total post-record delay generated by the formatter.

NOTE 1

A block size down to one data byte will be accepted and written by the formatter. However, if a complete block conforming to the file mark pattern is written, the read electronics will not accept this as a file mark during the read-after-write operation. (But during a normal read operation the block will be accepted as a file mark).

NOTE 2

Parity error is indicated by a pulse on the Hard Error line each time a byte with parity error is transferred. The pulse occurs at the same time and has the same width as the Read Data strobe.

True parity errors (not NRZI file marks) will also normally result in the Hard Error line being set true at the end of the block and staying true until the beginning of the next operation or a formatter clear.

2.8 PE BASIC PRINCIPLE

The basic principle of the PE (Phase Encoded) recording method is given in Figure 2.4. As can be seen from this drawing, a "0" bit will always give a flux transition in one direction while a "1" bit gives a transition in the opposite direction. Where a bit is followed by a bit of the same value, the formatter will insert a phase transition between the two data bits. When reading a PE tape, the formatter decoding logic will ignore these phase transitions.

In the 4050 formatter, an oscillator controlled by a phase-locked loop to time the phase transitions has been avoided.

In such a system, the oscillator is locked on the data rate of one channel, and the oscillator output is then used to decode the other 8 channels. This gives a decoder logic of medium complexity. However, due to the use of a common oscillator, the channels are not fully independent. This in turn gives a lower tolerance for irregularities between the channels.

Fig. 2.4 PE, basic principle
The TDF 4050 employs a decoding system in which each channel is fully independent. Each channel has a digital counter and a set of look-up tables and buffer storage memory. This gives a very simple and flexible logic system.

In the read-after-write mode, look-up tables with tight tolerances are employed to ensure that the tape conforms to IBM/ANSI/ECMA specifications. During read-only operations, other look-up tables with wide tolerances are employed, to enable reading even of tapes which do not conform strictly to the IBM/ANSI/ECMA specifications.

Details of the PE tape format are given in Figure 2.5. Channels 0 through 7 contain data bits, with the bit in channel 0 as the most significant bit. Channel P contains the parity bit, and odd parity is employed. No CRC or LRC characters are used. Each PE data block, however, is preceded by a preamble consisting of 40 bytes of all zeros followed by one byte of all ones. This is used (when reading forward) to establish synchronization. The single one byte identifies the end of the preamble and the start of the data bytes in the block.

Following each PE data block is a post-amble which is the mirror image of the preamble, i.e., one byte of all ones and 40 bytes of all zeros. When reading in reverse, the postamble then precedes each block and is used to establish synchronization in the same manner as the preamble is used when reading forward.

The PE format is identified by a burst of alternate ones and zeros in the parity track. This identification burst (ID-burst) is recorded at the beginning of the tape and embraces the BOT tab. Details of minimum distance are given in Figure 2.5.

2.9 PE FILE MARK

The PE file mark as defined by IBM is ANSI/ECMA compatible, but is more limited. The ANSI/ECMA specifications define a file mark as a special control block consisting of 64 to 256 flux reversals (at 3200 flux reversals per inch) in channels 2, 6 and 7. Channels 1, 3 and 4 are dc erased, but channels 0, P and 5 in any combination, may be dc erased or recorded in the manner stated for channels 2, 6 and 7. The TDF 4050 writes in IBM compatible file mark with 80 flux changes at 3200 flux reversals per inch in channels P, 0, 2, 5, 6 and 7 with channels 1, 3 and 4 dc erased. This is also ANSI/ECMA compatible. When a read-after-write control is carried out, the TDF 4050 will only accept a file mark written in this manner. However, when a normal reading is carried out, the formatter will read any file mark which also is ANSI/ECMA compatible.

The PE file mark is preceded by a gap of approximately 3.56 inches (90.5 mm) followed by a normal interblock gap (IBG) of 0.6 inch (15.24 mm).

![Fig. 2.5 PE 9-track format. 1600 cpi.]
2.10 PE READ DATA DESKEW

The TDF 4050 contains a deskew buffer for each track. Data may be skewed as much as 3.7 character periods. The HER line is set true if a larger amount of skew occurs. The operation is not terminated until the IBG is detected.

2.11 PE DATA SYNCRONIZATION AND PREAMBLE DETECTION

In read or read-after-write modes, the formatter will search for the preamble after a predetermined delay (ref. table 3.1). Channels 0 and 2 are monitored to establish the start of preamble. Depending upon bit skew, between 4 and 8 zeros must be detected before the formatter logic will accept the start of the preamble and enable the timing synchronization. 5 more zero bits are necessary in each channel before synchronization is established. Each channel is synchronized separately.

During preamble detection, all channels are monitored to detect dropout. If a dropout in all channels is detected, the formatter logic assumes that the few data pulses received were due to erroneous flux transitions occurring prior to the actual data record. The detection logic is reset, and the formatter starts searching for a new preamble.

After synchronization, all channels are monitored continuously. Any dropouts or dropins will be indicated by the error indication lines. Even if the HER is set true, the operation is not terminated until the formatter has detected the IBG.

2.12 PE IBG DETECTION

The formatter assumes that the IBG is detected when there has been an absence of signals for at least 26 characters periods after a valid postamble detection. (The gap detection test period becomes part of the total post-record delay generated by the formatter.)

2.13 PE ERROR DETECTION AND CORRECTION

After synchronization has been established (between 4 and 8 zeros of the preamble), the formatter continuously measures the time difference between flux transitions in each channel separately. Dropouts or dropins are detected whenever this time difference falls outside predetermined boundaries in the formatter. If the dropout or dropin occurs on one track only, the formatter automatically corrects this track by using the odd parity information to recover the single track data.

During the remaining part of the record, no attempt is made to resynchronize the data on this track to the read logic.

If the dropout or dropin occurs on more than one track, the HER line is set true. The formatter will not terminate the operation until the end of block has been detected.

There are two error indication lines, HER (Hard Error) and CER (Corrected Error).

The HER-line is set true whenever one or more of the following errors are detected:

A) Dropout or dropin on 2 or more channels.
B) Skew buffer overflow.
C) One or more channels fail to indicate a one ("1") bit at the end of the preamble.
D) A false postamble detected in the middle of a block.
E) One or more one-bits in the middle of the pre- or postamble.
F) Even parity on read data.

The CER-line is set true whenever a single track dropout or dropin is detected. When operating in read-after-write mode, a CER-indication should always be followed by a rewrite of the block.
2.14 PE BLOCK SIZE

There is no hardware limitation in the TDF 4050 regarding the maximum block length size written onto or read from tape. However, the minimum block size that can be handled by the TDF 4050 is 1 data character.

2.15 ID BURST DETECTION

In PE read mode, before reading the first data block from BOT, the formatter will search for the ID burst pattern. When the ID burst is detected, or if the formatter cannot detect it within the specified time limit, the formatter will search for the gap between the ID burst and the first data block before enabling the normal read operation. This will give the read operation a clean start by being well removed from the potentially noisy area of the ID burst.

2.16 GAP SIZE

To avoid tape run-out, the formatter contains a programmable gap time counter, which stops the operation if no read data has been detected after approx. 4.92 meters (16 feet) of tape movement. Optionally, this number may be changed from a minimum gap distance of 0.5 meter (1.6 feet) to a maximum gap of 143 meters (470 feet).

There is no hang-up of the formatter in this operation, which means that a new command may be transmitted immediately after the formatter busy line has been reset. This also means that there is no hang-up of the formatter if the BOT is reached in reverse mode and no read data bytes have been detected, but the FPBY line will stay true until the specified total gap time has elapsed.
3.0 MOTION DELAYS

To ensure a correct IBG, the formatter must wait a specified time after giving a tape motion command before any write or read sequence can be started. In the TDF 4050 all delays are controlled by a single crystal oscillator. Table 3.1 gives the standard time delays at 25 ips. To find delay times at lower or higher speeds, the delay times in the table should be multiplied by the ratio of 25 ips and the other speed, e.g. to find the pre-record delay time with a dual stack head in normal write operation at 45 ips with a 9-track tape drive, calculate as follows:

Delay time at 25 ips is from table 3.1 found to be 17 ms.

Delay time at 45 ips is then

\[ 17 \text{ ms} \times \frac{25}{45} = 9.44 \text{ ms} \]

<table>
<thead>
<tr>
<th>Function</th>
<th>Pre-record Delay (ms)</th>
<th>Post-record Delay (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5-track</td>
<td>7-track</td>
</tr>
<tr>
<td>Write from BOT</td>
<td>256</td>
<td>256</td>
</tr>
<tr>
<td>Write Normal Single stack head</td>
<td>23</td>
<td>28</td>
</tr>
<tr>
<td>Write Normal Dual stack head</td>
<td>17</td>
<td>22</td>
</tr>
<tr>
<td>Write File Mark</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>Read from BOT*</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>Read forward (Normal)</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Read reverse (Normal)</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Read reverse (Edit)</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Start/stop time</td>
<td>15</td>
<td>15</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Time Delays. Read and Write First Record from BOT at 25 ips, PE mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
</tr>
<tr>
<td>Write First Record from BOT</td>
</tr>
<tr>
<td>Read First Record from BOT</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

* WRT only. For PE, see paragraph 2.15

Table 3.1 Pre-record and post-record delays at 25 ips
4.0 FORMATTER CONFIGURATION

The exact configuration and all options should be specified at the time of order. If necessary, a formatter can be reconfigured in the field.

4.1 TAPE SPEEDS

The TDF 4050 can handle more than 7 different tape drive speeds. All drives must operate at the same standard speed or at half the speed (low speed).

<table>
<thead>
<tr>
<th>Standard speed</th>
<th>Low speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>75 ips</td>
<td>37.5 ips</td>
</tr>
<tr>
<td>45 ips</td>
<td>22.5 ips</td>
</tr>
<tr>
<td>37.5 ips</td>
<td>18.75 ips</td>
</tr>
<tr>
<td>25 ips</td>
<td>12.5 ips</td>
</tr>
<tr>
<td>18.75 ips</td>
<td>not applicable</td>
</tr>
<tr>
<td>12.5 ips</td>
<td>not applicable</td>
</tr>
<tr>
<td>7.5 ips</td>
<td>not applicable</td>
</tr>
</tbody>
</table>

These speeds are selectable by strapping. The low speeds are remotely selectable (FSPEED).

Other speeds can be obtained by changing the system clock oscillator crystal.

The TDF 4050 formatters can read and write PE and NRZI at both high and low speeds.

4.2 HEAD CONFIGURATION

The formatter can control tape transports with either single stack or dual stack head. This is controlled by the level of the SGL-signal from the selected tape transport.

4.3 FORMATTER ADDRESS CONFIGURATION

The standard formatter is selected by a low level on the formatter address line, FAD. The formatter can be selected by a high on this line, by changing a strap.

4.4 EXTERNAL PARITY GENERATION

The standard formatter generates the correct parity internally when writing data.

The formatter can be made to accept parity bits from the customer's controller, by changing a strap.

4.5 ADAPTOR BOARD

The TDF 4050 is connected to the customer controller interface with two 50-lead flat cables, making it compatible with the new industry standard. Optionally, an adaptor board can be supplied, making the formatter connection compatible with the old industry standard.

4.6 7-TRACK OPERATION

This is a standard feature which enables the formatter to operate with both 9 and 7-track tape transports.

There are 3 possible density combinations in 7-track, one of which must be specified when ordering. The combinations are selectable by the means of two straps.

- 9-track: 1600 cpi PE and 800 cpi NRZI
- 7-track: 800/200 cpi, 800/556 cpi or 556/200 cpi NRZI

4.7 EVEN PARITY

This is a strap which enables a formatter configured to work with 7-track tape transports to generate either even or odd parity on the tape. This is controlled by the FPAR line from the customer's interface.

4.8 READ-AFTER-WRITE TIMING CONTROL (OPTIONAL)

The standard TDF 4050 Tape Formatter generates and accepts data within ANSI, IBM and ECMA specifications. The read-after-write timing control option
enables the customer to specify that
the formatter in the read-after-write
mode shall work with tighter tolerances
on the spacing between the bits on
each track. This extra checking is
performed only in read-after-write
mode. When ordering this option, the
customer must specify the timing
tolerances. (PE only).

4.9 GAP TIMING (OPTIONAL)

The gap timer, which terminates the
operation if too long a gap is detec-
ted, is normally programmed to accept
gaps up to 4.92 meters (16 feet).
Optionally, this timer may be programmed
to accept gaps of a value lying
between 0.5 meters (1.6 feet) and 143
meters (470 feet).
5.0 BASIC OPERATIONS

The TDF 4050 formatter is capable of executing the commands listed in Table 5.1. However, if necessary, the formatter can be programmed to execute other commands specified by the customer. A short description of each standard command is given below.

<table>
<thead>
<tr>
<th>Command</th>
<th>PWRD</th>
<th>PWRP</th>
<th>PWRST</th>
<th>PWRS</th>
<th>PERSS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Forward</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Read Reverse (Normal)</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Read Reverse (Edit)</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Write (Normal)</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Write (Edit)</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Write File mark</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Erase (Variable Length)</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Erase (Fixed Length)</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Space Forward</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Space Reverse</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>File Search Forward</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>File Search Reverse</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>File Search Forward (Ignore data)</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>File Search Reverse (Ignore data)</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

H = High = False
L = Low = True

Table 5.1

5.1 READ FORWARD

This command causes the tape on the selected transport to be accelerated to the normal transport operating speed. The formatter will read the first record of data encountered and then decelerate the tape to a stop. All the necessary timing delays are generated by the formatter to secure proper head positioning in the interrecord gap. If necessary, a new read forward command can be transferred to the formatter during the tape deceleration time, thereby improving the access time to the next record. This is called "on-the-fly" operation.

5.2 READ REVERSE

This command is similar to the read forward command, but the tape motion is now in the reverse direction. "On-the-fly"-operation is possible. Whenever the tape transport detects the BOT-signal true during any reverse opera-

tion, the formatter logic is reset to the quiescent state. A new command can then be transferred to the formatter. The formatter busy signal will not be reset before the specified gap time has elapsed.

5.3 WRITE FORWARD (NORMAL) OPERATION

This command causes the formatter to accelerate the tape and after a pre-determined time delay, to start transferring data from the customer controller to the transport. The formatter has no maximum restrictions on the block length. The data transfer continues until the last word command is given from the customer controller.

If the selected transport has a single stack head, the formatter will start decelerating the tape after the proper delay. If the selected tape transport employs a dual stack head, the formatter will continue to move the tape forward until the whole record has been read by the read head. If no data has been detected within the specified gap time, the formatter terminates the operation, and starts waiting for a new command. Then after the proper time delay, the formatter starts to decelerate the tape.

"On-the-fly"-write operations, are allowed regardless of whether the selected tape transport has a single or a dual stack head configuration.

5.4 READ REVERSE EDIT OPERATION

This command is similar to the read reverse command except that the formatter generates a different time delay to ensure proper head positioning in the selected tape transport.

5.5 WRITE FORWARD EDIT OPERATION

This operation is similar to the write forward operation except that the TWRS signal from the formatter to the tape transport is set true after the block has been written. This ensures that the write current in the selected tape transport is set true after the block has been written. This ensures that the write current in the selected tape
transport is switched off gradually at the end of the write sequence, preventing erasure into the next data block. The write forward edit operation should be preceded by a read reverse edit operation for proper head positioning.

5.6 WRITE FILE MARK OPERATION

This command causes the formatter to start the tape on the selected tape transport and after a predetermined time delay to generate the proper file mark pattern to be written on the tape. Formatter then decelerates the tape.

5.7 ERASE FORWARD OPERATION
(FIXED LENGTH)

This command causes a 3.7" length of tape to be erased on the selected transport.

5.8 ERASE FORWARD OPERATION
(VARIABLE LENGTH)

This command causes the formatter to accelerate the tape and erase the tape continuously until the "last-word" FLWD signal from the customer controller is set true. This terminates the erase operation. In the PE mode, the ID burst will be written even if an erase command from BOT is given.

5.9 SPACE FORWARD

This operation is similar to a read forward operation, except that no read strobe signals are generated and no read data is supplied to the controller. File mark testing is performed on the read data, but not error checking.

5.10 SPACE REVERSE

This operation is similar to the space forward operation, except that the formatter moves the tape in the reverse direction.

5.11 FILE SEARCH FORWARD

This command causes the transport to perform a series of read forward commands in the "on-the-fly"-mode. The operation is terminated either by the recognition of an ANSI/ECMA/IBM compatible file mark or the EOT tab. Tape is stopped following reading of a file mark similar to a normal read operation. If the EOT is encountered during a file mark search operation, the operation will terminate and the tape will be stopped at the end of the record currently being processed. Data transfer and error detection are performed in the same way as for the read forward operation.

5.12 FILE SEARCH REVERSE

This operation is similar to a file search forward operation, but in the reverse direction. The formatter will not terminate the operation if the EOT is passed during this operation.

5.13 FILE SEARCH FORWARD
(IGNORE DATA)

This operation is a combined file search forward and space forward operation. No data transfer takes place, and there is no error checking on the read data.

5.14 FILE SEARCH REVERSE
(IGNORE DATA)

This operation is similar to a file search forward (ignore data) operation, but in the reverse direction.

5.15 LOAD-ON-LINE

This operation enables a remote Load sequence.

5.16 REWIND

This command causes the selected transport to rewind to BOT. In daisy-chained systems, one or more transports can be rewinding while the customer controller transfers data to or from another transport.

5.17 OFF-LINE

This command places the selected transport in the off-line mode.
6.0 CPU INTERFACE DESCRIPTION

6.1 BASIC SPECIFICATIONS

The formatter is plugged directly into the TDI 1050 formatter adaptor board; there are no cables between the formatter and the TDI 1050 electronics.

Two 50-lead flat cables are used to connect the TDF 4050 to the customer controller interface. Detailed specifications are given in Figure 6.1.

Optionally, the TDF 4050 can be supplied with an adaptor board, making it compatible with the old industry standard interface system (one 100-pin connector).

Signal names have been chosen to correspond to the logical true condition. This corresponds to a low level on the interface line. A disconnected or broken interface line is thus interpreted as a logical false signal by the formatter logic.

Fig. 6.1 Interface connections and specifications

NOTES

1. Not more than 1 TTL load can be driven by each formatter interface driver.

2. If the Schmitt trigger SN74LS14 in the customer controller interface is replaced by a non-Schmitt-trigger input, the noise margin will be reduced. This degrading in signal-to-noise ratio becomes more significant as cable lengths increase to the maximum allowable length.

3. The flat cable is 3M 50-lead 28 AWG (3M part no. 3365-50) or equivalent. Two cables are used between the controller interface and the TDF 4050.

4. Maximum cable length is 40 feet (12 meters). If two formatters are connected in daisy-chain mode, the total maximum cable length is 40 feet, and the distance between the two formatters should be not more than 5 feet (1.5 meter).
### TDF 4050 Controller Interface

<table>
<thead>
<tr>
<th>Live pin</th>
<th>Ground pin</th>
<th>Signal Controller to Formatter</th>
<th>Dwg. no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J125-48</td>
<td>J125-47</td>
<td>Formatter Address (FPAD)</td>
<td>2</td>
</tr>
<tr>
<td>J124-46</td>
<td>J124-45</td>
<td>Transport Address 0 (PTAD0)</td>
<td>2</td>
</tr>
<tr>
<td>J124-45</td>
<td>J124-45</td>
<td>Transport Address 1 (PTAD1)</td>
<td>2</td>
</tr>
<tr>
<td>J124-8</td>
<td>J124-7</td>
<td>Initiate Command (FG0)</td>
<td>2</td>
</tr>
<tr>
<td>J124-18</td>
<td>J124-17</td>
<td>Reverse/Forward (FREV)</td>
<td>2</td>
</tr>
<tr>
<td>J124-34</td>
<td>J124-33</td>
<td>Write/Read (FWRD)</td>
<td>2</td>
</tr>
<tr>
<td>J124-42</td>
<td>J124-41</td>
<td>Write File Mark (FWFM)</td>
<td>2</td>
</tr>
<tr>
<td>J124-38</td>
<td>J124-37</td>
<td>Edit (FEDIT)</td>
<td>2</td>
</tr>
<tr>
<td>J124-40</td>
<td>J124-39</td>
<td>Erase (FERASE)</td>
<td>2</td>
</tr>
<tr>
<td>J124-44</td>
<td>J124-43</td>
<td>Read Threshold 1 (FRTH1)</td>
<td>2</td>
</tr>
<tr>
<td>J124-36</td>
<td>J124-35</td>
<td>Read Threshold 2 (FRTH2)</td>
<td>2</td>
</tr>
<tr>
<td>J125-50</td>
<td>J125-49</td>
<td>Density select (FDEN)</td>
<td>2</td>
</tr>
<tr>
<td>J124-45*</td>
<td>—</td>
<td>Parity select (FPAR)</td>
<td>2</td>
</tr>
<tr>
<td>J124-20</td>
<td>J124-19</td>
<td>Rewind (FREW)</td>
<td>2</td>
</tr>
<tr>
<td>J125-24</td>
<td>J125-23</td>
<td>Off-Line (FOFL)</td>
<td>2</td>
</tr>
<tr>
<td>J124-4</td>
<td>J124-3</td>
<td>Last Word (FLWD)</td>
<td>2</td>
</tr>
<tr>
<td>J125-18</td>
<td>J125-17</td>
<td>Formatter Enable (FFEN)</td>
<td>2</td>
</tr>
<tr>
<td>J124-22</td>
<td>J124-21</td>
<td>Write Data Parity (FWDP)</td>
<td>3</td>
</tr>
<tr>
<td>J124-10</td>
<td>J124-9</td>
<td>Write Data 0 (FWDO)</td>
<td>3</td>
</tr>
<tr>
<td>J124-12</td>
<td>J124-11</td>
<td>Write Data 1 (FWD1)</td>
<td>3</td>
</tr>
<tr>
<td>J124-30</td>
<td>J124-29</td>
<td>Write Data 2 (FWD2)</td>
<td>3</td>
</tr>
<tr>
<td>J124-26</td>
<td>J124-25</td>
<td>Write Data 3 (FWD3)</td>
<td>3</td>
</tr>
<tr>
<td>J124-6</td>
<td>J124-5</td>
<td>Write Data 4 (FWD4)</td>
<td>3</td>
</tr>
<tr>
<td>J124-32</td>
<td>J124-31</td>
<td>Write Data 5 (FWD5)</td>
<td>3</td>
</tr>
<tr>
<td>J124-28</td>
<td>J124-27</td>
<td>Write Data 6 (FWD6)</td>
<td>3</td>
</tr>
<tr>
<td>J124-24</td>
<td>J124-23</td>
<td>Write Data 7 (FWD7)</td>
<td>3</td>
</tr>
<tr>
<td>J124-16</td>
<td>J124-15</td>
<td>Load On Line (FLOL)</td>
<td>2</td>
</tr>
</tbody>
</table>

*These lines grounded except when working with a 7-track formatter.*
<table>
<thead>
<tr>
<th>Live pin</th>
<th>Ground pin</th>
<th>Signal Format to controller</th>
</tr>
</thead>
<tbody>
<tr>
<td>J124-2</td>
<td>J124-1</td>
<td>Formatter Busy (FFBY)</td>
</tr>
<tr>
<td>J125-38</td>
<td>J125-37</td>
<td>Data Busy (FDBY)</td>
</tr>
<tr>
<td>J125-16</td>
<td>J125-15</td>
<td>CCG/IDENT (FCCG/ID)</td>
</tr>
<tr>
<td>J125-12</td>
<td>J125-11</td>
<td>Hard Error (FHER)</td>
</tr>
<tr>
<td>J125-14</td>
<td>J125-13</td>
<td>File Mark (FFMK)</td>
</tr>
<tr>
<td>J125-28</td>
<td>J125-27</td>
<td>Ready (FRDY)</td>
</tr>
<tr>
<td>J125-44</td>
<td>J125-43</td>
<td>On-line (FONL)</td>
</tr>
<tr>
<td>J125-30</td>
<td>J125-29</td>
<td>Rewinding (FRW0D)</td>
</tr>
<tr>
<td>J125-32</td>
<td>J125-31</td>
<td>File protect (FFPT)</td>
</tr>
<tr>
<td>J125-4</td>
<td>J125-21</td>
<td>Load point (FLDP)</td>
</tr>
<tr>
<td>J125-22</td>
<td>J125-21</td>
<td>End of Tape (FEOT)</td>
</tr>
<tr>
<td>J125-26</td>
<td>J125-25*</td>
<td>NRZI (FNRZ)</td>
</tr>
<tr>
<td>J125-25*</td>
<td>J125-25*</td>
<td>7-track (F7TR)</td>
</tr>
<tr>
<td>J124-14</td>
<td>J124-13</td>
<td>Single (FSGL)</td>
</tr>
<tr>
<td>J125-40</td>
<td>J125-39</td>
<td>Speed (FSPEED)</td>
</tr>
<tr>
<td>J125-36</td>
<td>J125-35</td>
<td>Demand Write Data strobe (FDWDS)</td>
</tr>
<tr>
<td>J125-34</td>
<td>J125-33</td>
<td>Read strobe (FRSTR)</td>
</tr>
<tr>
<td>J125-1</td>
<td>J125-33</td>
<td>Read Data Parity (FRDPR)</td>
</tr>
<tr>
<td>J125-2</td>
<td>J125-33</td>
<td>Read Data 0 (FRD0)</td>
</tr>
<tr>
<td>J125-3</td>
<td>J125-33</td>
<td>Read Data 1 (FRD1)</td>
</tr>
<tr>
<td>J124-48</td>
<td>J124-47</td>
<td>Read Data 2 (FRD2)</td>
</tr>
<tr>
<td>J124-50</td>
<td>J124-49</td>
<td>Read Data 3 (FRD3)</td>
</tr>
<tr>
<td>J125-6</td>
<td>J125-5</td>
<td>Read Data 4 (FRD4)</td>
</tr>
<tr>
<td>J125-20</td>
<td>J125-19</td>
<td>Read Data 5 (FRD5)</td>
</tr>
<tr>
<td>J125-10</td>
<td>J125-9</td>
<td>Read Data 6 (FRD6)</td>
</tr>
<tr>
<td>J125-8</td>
<td>J125-7</td>
<td>Read Data 7 (FRD7)</td>
</tr>
<tr>
<td>J125-42</td>
<td>J125-41</td>
<td>Corrected Error (FCER)</td>
</tr>
</tbody>
</table>

*Normally grounded except for 7-track formatters.*
6.2 CONTROLLER TO FORMATTER INTERFACE LINES

A number of signals to the formatter are routed unchanged to the selected tape transport. For a complete description of signal requirements and of the effects on the tape transport, see the TDI 1050 engineering specifications.

6.2.1 FFAD - FORMATTER ADDRESS

This is a level which selects one of two possible formatters attached to the customer controller interface.

High = Address 0
Low = Address 1

The formatter's address is predetermined by a strap on the PC-board.

This line must stay stable during all operations. When selected, a formatter is connected to the customer controller, and all the controller/formatter interface lines are activated.

Unless otherwise specified the description given here of the other controller/formatter lines assumes that the formatter is selected.

6.2.2 FTAD0, FTADI - TRANSPORT ADDRESS

These two lines are levels which select one of up to four transports daisy-chained to the formatter. Both lines must remain stable during all operations. These lines are decoded by the formatter adaptor board as follows:

<table>
<thead>
<tr>
<th>TAD0</th>
<th>TAD1</th>
<th>ADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>High</td>
<td>High</td>
<td>SLT0</td>
</tr>
<tr>
<td>High</td>
<td>Low</td>
<td>SLT1</td>
</tr>
<tr>
<td>Low</td>
<td>High</td>
<td>SLT2</td>
</tr>
<tr>
<td>Low</td>
<td>Low</td>
<td>SLT3</td>
</tr>
</tbody>
</table>

6.2.3 FG0 - INITIATE COMMAND

This is a pulse which initiates the command specified by the command lines, Section 6.2.4. Table 5.1 gives a list of the different standard commands. On the trailing edge of FG0 these lines are strobed into the formatter and the formatter busy signal, FFBY, is set low. No command should be transferred to the formatter whenever the data busy signal, FDBY, is low. The minimum pulse width for the FG0-signal is 0.2 μsec.

6.2.4 COMMAND LINES

These lines specify a command to the formatter and should be held steady for 0.25 μsec before the leading edge, to 0.25 μsec after the trailing edge of FG0. The coding of these lines for different tape operations is given in Table 5.1. Command definitions are given in section 5.

6.2.4.1 FREV - REVERSE MODE

This line specifies forward or reverse tape motion.

Low = reverse
High = forward

6.2.4.2 FWRT - WRITE MODE

This line specifies write or read operations.

Low = write
High = read

6.2.4.3 FWFM - WRITE FILE MARK

1. In a write operation when FWRT is low, this line specifies a file mark to be written.

2. In an erase operation when FERASE is low, this line specifies a fixed length erasure.

3. In a read operation, when FWRT is high, this line specifies a file search.
6.2.4.4 **FEDIT** - EDIT MODE

This line is used in two ways.

1. Modifies read reverse stop delay to optimize head positioning when editing tapes.

2. The transport write current is turned off (gradually) at the end of the record. This prevents the next data record from being partly erased, without generating turn-off noise.

6.2.4.5 **FERASE** - ERASE MODE

1. If FERASE and FWRT are low, the formatter is positioned to execute a dummy write command. The formatter will go through all of the operations of a normal write command except that no data is recorded. A length of tape will be erased equivalent to the length of the dummy-record (as defined by FLWD).

Alternatively if the FERASE, FWRT and FWFM command lines are all low, the formatter is conditioned to execute a dummy write file mark command. A fixed length of tape of approximately 3.7” will be erased.

2. During a space or file mark search command the erase line is used to inhibit the read strobes.

6.2.4.6 **FTHR1** - READ THRESHOLD LEVEL 1

This line is used for transports having a single stack head only and specifies the operating read circuit threshold level as follows:

Low = High threshold
High = Normal threshold

**FTHR1** will normally be made low only when it is required to perform a read control operation immediately after a write data operation.

6.2.4.7 **FTHR2** - READ THRESHOLD LEVEL 2

This line specifies an extra low threshold level for the read electronics in the tape drive.

Low = Extra low threshold
High = Normal threshold

**FTHR2** will normally be made low only when it is required to recover very low amplitude data.

6.2.4.8 **FDEN** - DENSITY SELECT

This line makes it possible to select between PE and NRZI format when operating with a 9-track tape drive or between 2 densities when operating with a 7-track tape drive. The operation is as follows:

9-track

Low = PE 1600 cpi
High = NRZI 800 cpi

7-track

Low = 800 cpi or 556 cpi
High = 556 cpi or 200 cpi

The formatter can be made to work with one of three possible density combinations. This is achieved with two straps on the formatter board. The three combinations are:

800/556 cpi, 800/200 cpi or 556/200 cpi.

The standard formatter will only accept a density change at the start of a new operation.

6.2.5 **FREW** - REWIND COMMAND

This is a pulse (minimum 0.2 μsec) which causes the selected transport (provided it is ready and on-line) to rewind to BOT). This pulse is transmitted directly to the transport and will not cause the formatter to be set in the busy state.
6.2.6 FOFL - OFF-LINE COMMAND

This is a pulse (0.2 µsec minimum) which causes the selected transport to be turned off-line.

This pulse is transmitted directly to the transport and does not cause the formatter to become busy.

6.2.7 FLWD - LAST WORD

1. During write operations, this line indicates that the next character to be strobed into the formatter is the last data character of the record. It should be set low by the controller interface at the same time that the last data character is placed on the interface lines.

2. During a variable-length erase operation this signal indicates that the operation should be terminated.

6.2.8 FFEN - FORMATTER ENABLE

This is a level which, when high, causes the formatter to reset to the quiescent state. This signal is not gated by FFAD, hence, if two formatters are connected to the interface both will be reset simultaneously.

This line may be used to disable the formatter if the controller power is lost or to clear the formatter logic in the case of illegal commands or unusual conditions.

6.2.9 FWDO-7 - WRITE DATA LINES 0-7

These eight lines transmit write data from the controller to the formatter. For 7-track operation, FWDO and FWDL are not used. The data bits appearing on the write data lines are written into the corresponding channels on tape. Table 6.1 gives the connection between the input write data lines and the track no. both for 9-track and 7-track operation. The first character of the data record should be available on these lines within one character period after the FDBY -signal goes low and should remain stable until the trailing edge of the first FDWDS pulse issued by the formatter. The next data character must then be set up in less than half a character period after the trailing edge of the FDWDS-signal. See Fig. 6.2.

Subsequent characters will be processed in this way until FLWD is set true, indicating that the last character is being transferred.

6.2.10 FWDP - WRITE PARITY LINE

This line is only used when the external parity generation option is used. This option requires that the customer generate the parity bit and apply this parity bit to FWDP. When operating with 9-track tape drives or in 7-track binary mode, the customer must generate odd parity on the basis of the 8, respectively 6, data lines and apply this parity bit to the FWDP line. When operating in 7-track BCD mode, the customer must generate even parity on the 6 data lines and apply this parity bit to the FWDP line.

Set-up and hold time requirements for the FWDP line are consistent with the requirements for the FWDO-7 lines.

The FWDP line corresponds to IBM channel P or ANSI track no. 4.

6.2.11 FLOL - LOAD AND ON LINE COMMAND

This command can be performed only if the selected transport has the load-on-line option. It is necessary to supply two FLOL pulses before the transport is placed on-line. The minimum pulse width for each pulse is 2.0 µsec. The two pulses must be separated by at least 1.0 sec. The first FLOL signal is a low pulse which can be given at any time after AC power is applied to the transport. The transport will then be caused to apply tape tension. When the second FLOL signal is applied the transport goes on-line. (See the TDI 1050 engineering specifications).
<table>
<thead>
<tr>
<th>Interface lines</th>
<th>9-track</th>
<th>7-track</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IBM channel</td>
<td>ANSI/ECMA Environment</td>
</tr>
<tr>
<td>FWD0</td>
<td>0</td>
<td>E8</td>
</tr>
<tr>
<td>FWD1</td>
<td>1</td>
<td>E7</td>
</tr>
<tr>
<td>FWD2</td>
<td>2</td>
<td>E6</td>
</tr>
<tr>
<td>FWD3</td>
<td>3</td>
<td>E5</td>
</tr>
<tr>
<td>FWD4</td>
<td>4</td>
<td>E4</td>
</tr>
<tr>
<td>FWD5</td>
<td>5</td>
<td>E3</td>
</tr>
<tr>
<td>FWD6</td>
<td>6</td>
<td>E2</td>
</tr>
<tr>
<td>FWD7</td>
<td>7</td>
<td>E1</td>
</tr>
</tbody>
</table>

NOTE. The FWD0 and FWD1 lines must remain high during 7-track write operations.

Table 6.1

Command lines

FGO
FPBY
Tape motion
FDNY
Write data lines
FDWDS
FLWD

--- indicates stable lines

--- indicates lines which may vary

Fig. 6.2 Timing diagram, typical write operation. Not to scale.
6.2.12 **FPAR - EVEN PARITY SIGNAL**

During 7-track operation the customer can select between binary operation with odd parity and BCD operation with even parity. The parity generation is controlled with the FPAR signal.

High = Odd parity (binary)
Low = Even parity (BCD)

This line is grounded for 9-track systems.

6.3 **FORMATTER TO CUSTOMER CONTROLLER INTERFACE**

6.3.1 **FFBY - FORMATTER BUSY**

When a command is transferred to the formatter, this signal goes low at the trailing edge of FGO and remains low until tape motion ceases after the execution of the command. The controller will usually make use of this signal to inhibit further commands.

6.3.2 **FDBY - DATA BUSY**

This signal goes low when the transport has reached operating speed, traversed the IBG, and the formatter is about to write data on the tape or read a signal from tape. This signal remains low until the data transfer is finished and the appropriate postrecord delay is completed. FDBY goes high at the same time that the capstan starts to decelerate the tape. A new command may be transferred to the formatter when the FDBY signal goes false. This is called "on-the-fly" operation. "On-the-fly" commands must be of the same READ/WRITE mode and the same tape direction. No attempt should be made to transfer commands to the formatter when FDBY is low (active).

6.3.3 **FCCGID - CHECK CHARACTER GATE/IDENTIFICATION BURST DETECT**

1. This signal changes significance according to whether the NRZI or the PE mode is used. In the PE mode this line is pulsed if the identification burst on the tape is detected and when the tape operation is a read or read-after-write from BOT.

2. In the NRZI mode this line is set low by the formatter to indicate that the read character currently being transmitted to the controller is either a CRC or LRC character (9-track) or LRC character (7-track). During normal data transfer this line stays high.

6.3.4 **FHER - HARD ERROR**

This line is set low if a read error has been detected by the formatter, as specified in sections 2.6 and 2.13. Except for parity errors this line will be set low as soon as an error occurs or at least at the end of the record, and will stay low until the next FGO signal is transmitted or until the FFEN-signal is set high. Parity error is indicated by a pulse on the HER line, one pulse each time a byte with parity error is transferred. The pulse occurs at the same time and has the same width as the FRDS strobe.

True parity errors (not NRZI file marks) will normally result in the HER line being set true at the end of the block and staying true until the next FGO is transmitted or until the FFEN signal is set high. However, if a PE data block has been written with even parity (employing the FWDP line) and the block except for the parity error is correctly written, the HER line will not be set at the end of the block, although parity error will be indicated by pulses on the line for each byte in the block. All error information will be reported to the controller before the FDBY signal goes false.
6.3.5 FCER - CORRECTED ERROR

This line is active only when operating in PE mode. It is set low whenever a single track error occurs during a read or read-after-write operation. The signal will stay true until the next FF0 signal is transmitted or until the FFEN signal is set high. If the FCER signal is set low during a read-after-write operation, the record should be rewritten.

6.3.6 FFMK - FILE MARK

This line is used to indicate that the formatter read logic has detected a file mark. This may occur during any read forward or read reverse command, or during a write file mark command when operating in a read-after-write mode. The FFMK signal is pulsed after the complete file mark record has been read and the signal will stay true for at least 1.0 μsec.

6.3.7 TRANSPORT STATUS AND CONFIGURATION LINES

There are seven status lines and four configuration lines transferred from the formatter to the customer controller interface. These lines indicate the status and configuration of the selected transport.

6.3.7.1 FRDY - READY STATUS

This signal when true, indicates that the selected transport is ready to receive an external command.

6.3.7.2 FONL - ON-LINE STATUS

This signal when true, indicates that the selected transport is on-line, that is, under remote control. When false, the transport is off-line and cannot be operated from the customer controller interface.

6.3.7.3 FRWD - REWINDING STATUS

This signal when true, indicates that the selected transport is engaged in a rewind operation.

6.3.7.4 FFPT - FILE PROTECT STATUS

This signal when true, indicates that the selected transport is on-line and has a reel of tape without a write enable ring. No attempt should be made to write data onto tape when this signal is true. The formatter performs no test upon this signal. For servicing purposes it can be useful to perform a dummy write operation without a write enable ring on the tape reel, using a tape having a prewritten data pattern. By excluding the write part of the system in this way, errors in the read part may be exposed.

6.3.7.5 FLDP - LOAD POINT STATUS

This signal is true when the selected tape transport detects the BOT tab on the tape and the initial load or rewind sequence is completed. When the tape is moving forward, the FLDP signal will remain true until the BOT tab can no longer be detected by the tape transport.

6.3.7.6 EOT - END OF TAPE STATUS

This signal when true, indicates that the selected tape transport has detected the EOT tab on the tape. To preserve the original rise and fall times, this signal is not processed by the formatter.

6.3.7.7 FNRZ - NRZI STATUS

This line when true, indicates that the selected tape transport and the formatter operate in NRZI mode. When false, this line indicates that the selected tape transport and the formatter operate in PE mode.

6.3.7.8 FSGL - SINGLE STACK HEAD

This line when true, indicates that the selected tape transport has a single stack head. This line conditions the formatter to generate the correct delays for the generation of the IBG and for head positioning.
6.3.7.9 FSPEED - TAPE SPEED

This line when true, indicates that the selected tape transport operates in the low speed mode (half of normal operating speed). When false, this line indicates that the tape transport operates at normal speed.

6.3.7.10 F7TR - 7-TRACK

This line when true, indicates that the tape transport has a 7-track head. This line will also condition the formatter to operate in 7-track mode. This line should be grounded (by strapping) for 9-track systems and must in such cases be ignored.

6.3.8 FWDWS - DEMAND WRITE DATA STROBE

This signal consists of a pulse for each data character to be written onto tape. The pulse width of the FWDWS pulses is 1.04 μsec at 75 ips and correspondingly wider at lower speeds. The first data character should be available on the write data input lines within one character period after the FDBY signal has been set true by the formatter and remain true until the trailing edge of the first FWDWS signal. Succeeding characters must then be placed on these lines within one half of a character period after the trailing edge of each FWDWS signal. During a write file mark command the required file mark pattern is generated internally by the formatter, and the FWDWS signal is not used.

During erase operation (variable length) this line will also be used. However, no data are strobed into the formatter or written onto tape. The customer controller may use this line to determine the length of tape which has been erased.

6.3.9 FRSTR - READ DATA STROBE

This signal consists of a pulse for each character of read information (data, CRC, and LRC) to be transmitted to the customer controller interface and should be used to strobe the read data lines FRDF, FRDO-7 into the controller read data register. The pulse width of this signal is 1.04 μsec at 75 ips and correspondingly wider at lower speeds. In NRZI mode, the transmission of check characters (9 track: CRC and LRC, 7 track: LRC) will be indicated by the check character gate line FCCG being set true. If the CRC character (9-track) or the LRC character (7-track) is an all zero character, the formatter still generates a FRSTR pulse.

The average time between pulses on the FRSTR line is given by

\[ \frac{1}{S \times D} \text{ sec} \]

Where \( S \) = tape speed (ips)
and \( D \) = packing density (cpi)

The customer controller interface must be able to accept the whole block of data at the specified data rate.

Due to bit crowding, tape speed variation and signal dropout correction (PE), the customer controller interface must be able to receive characters at a rate which can vary between twice the nominal rate and half the nominal rate. (See note 3.)

6.3.10 FRDP, FRDO-7 READ DATA LINES

When operating with a 9-track tape transport, these 9 lines transmit read data from the formatter to the customer controller. When operating with a 7-track tape transport, FRDO and FRDI are not used.

Each character read from tape is available by sampling these lines simultaneously with the FRSTR. At 75 ips data will be placed on the read data lines at least 1.4 μsec before the leading edge of the FRSTR pulse, and the set-up times increase correspondingly with lower tape speed. The data remains on the read data lines for approximately 0.9 character period. (See note 3.)
NOTE 3

In read reverse 7-track operation, if the LRC character is an all zeros character, the first three characters (including the "0" LRC character) is transmitted with an interval between each character of approx. 2 μs at 75 ips (correspondingly longer intervals at lower speeds).

Fig. 6.3 Timing diagram, typical read operation. Not to scale.
7.0 TAPE TRANSPORT INTERFACE DESCRIPTION

7.1 INTERFACE

The TDF 4050 is plugged into the TDI 1050 Tape Transport via an I/O Interface Board that comes with the 1053 master configuration, see Fig. 7-1.

![Diagram of TDF 4050 and TDI 1050 system configuration]

*Fig. 7.1 Typical TDI-1050 System Configuration*
## TDF 4050 Tape Transport Interface
(to I/O Interface Board Dwg. no. 01-30025)

<table>
<thead>
<tr>
<th>Live Pin</th>
<th>Gnd Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>P121-V</td>
<td></td>
<td>TSLTO  Select no. 0 Command</td>
</tr>
<tr>
<td>H</td>
<td>7</td>
<td>TRAC  Rewind &quot;</td>
</tr>
<tr>
<td>L</td>
<td>10</td>
<td>TOFC  Off-line &quot;</td>
</tr>
<tr>
<td>D</td>
<td>4</td>
<td>TDOS  Density Select &quot;</td>
</tr>
<tr>
<td>C</td>
<td>3</td>
<td>TSFC  Forward &quot;</td>
</tr>
<tr>
<td>E</td>
<td>5</td>
<td>TSRO  Reverse &quot;</td>
</tr>
<tr>
<td>B</td>
<td>2</td>
<td>TOWN  Overwrite &quot;</td>
</tr>
<tr>
<td>K</td>
<td>9</td>
<td>TSM  Set Write &quot;</td>
</tr>
<tr>
<td>I</td>
<td></td>
<td>TLOL  Load-on-line</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>TSLT1 Select no. 2 &quot;</td>
</tr>
<tr>
<td>A</td>
<td></td>
<td>TSLT2 Select no. 1 &quot;</td>
</tr>
<tr>
<td>J</td>
<td>8</td>
<td>TSLT3 Select no. 3 &quot;</td>
</tr>
<tr>
<td>M</td>
<td>11</td>
<td>TONL  On-Line Status</td>
</tr>
<tr>
<td>T</td>
<td>16</td>
<td>TRDY  Ready &quot;</td>
</tr>
<tr>
<td>P</td>
<td>14</td>
<td>TLDP  Load Point (B)</td>
</tr>
<tr>
<td>U</td>
<td>17</td>
<td>TROT  EOT &quot;</td>
</tr>
<tr>
<td>F</td>
<td>6</td>
<td>TD01  Data Density</td>
</tr>
<tr>
<td>N</td>
<td>12</td>
<td>TRWD  Rewind &quot;</td>
</tr>
<tr>
<td>P</td>
<td>13</td>
<td>TFPT  File Protect &quot;</td>
</tr>
<tr>
<td>S</td>
<td></td>
<td>+ 5 V</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P123-3</td>
<td>C</td>
<td>TRD0  Read Data 0</td>
</tr>
<tr>
<td>4</td>
<td>D</td>
<td>TRD1  &quot; 1</td>
</tr>
<tr>
<td>8</td>
<td>J</td>
<td>TRD2  &quot; 2</td>
</tr>
<tr>
<td>9</td>
<td>K</td>
<td>TRD3  &quot; 3</td>
</tr>
<tr>
<td>14</td>
<td>R</td>
<td>TRD4  &quot; 4</td>
</tr>
<tr>
<td>15</td>
<td>S</td>
<td>TRD5  &quot; 5</td>
</tr>
<tr>
<td>17</td>
<td>U</td>
<td>TRD6  &quot; 6</td>
</tr>
<tr>
<td>18</td>
<td>V</td>
<td>TRD7  &quot; 7</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>TRDP  &quot; P</td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td>TRDS  Read Strobe</td>
</tr>
<tr>
<td>10</td>
<td>L</td>
<td>TNRZ  NRZ Status</td>
</tr>
<tr>
<td>11</td>
<td>M</td>
<td>TTR  7-Track</td>
</tr>
<tr>
<td>12</td>
<td>N</td>
<td>TSGL  Single Gap &quot;</td>
</tr>
<tr>
<td>13</td>
<td>P</td>
<td>TLEP  Low Speed &quot;</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>POC  Power-On Clear &quot;</td>
</tr>
<tr>
<td>P122-M</td>
<td>11</td>
<td>TMDO  Write Data 0</td>
</tr>
<tr>
<td>N</td>
<td>12</td>
<td>TM01  &quot; 1</td>
</tr>
<tr>
<td>P</td>
<td>13</td>
<td>TM02  &quot; 2</td>
</tr>
<tr>
<td>R</td>
<td>14</td>
<td>TM03  &quot; 3</td>
</tr>
<tr>
<td>S</td>
<td>15</td>
<td>TM04  &quot; 4</td>
</tr>
<tr>
<td>T</td>
<td>16</td>
<td>TM05  &quot; 5</td>
</tr>
<tr>
<td>U</td>
<td>17</td>
<td>TM06  &quot; 6</td>
</tr>
<tr>
<td>V</td>
<td>18</td>
<td>TM07  &quot; 7</td>
</tr>
<tr>
<td>L</td>
<td>10</td>
<td>TMDP  &quot; P</td>
</tr>
<tr>
<td>E</td>
<td>5</td>
<td>TRTH1 Read Threshold 1</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>TM0S  Write Strobe</td>
</tr>
<tr>
<td>C</td>
<td>3</td>
<td>TRRS  Write Reset</td>
</tr>
<tr>
<td>F</td>
<td>6</td>
<td>TRTH2 Read Threshold 2</td>
</tr>
<tr>
<td>M</td>
<td></td>
<td>+ 5 V</td>
</tr>
<tr>
<td>J</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
7.2 SIGNAL DESCRIPTION

Note that these signals are high when true. The action described assumes that the signal is true.

7.2.1 FORMATTER-TO-TRANSPORT SIGNALS

For details on signal requirements and on complete effect on tape transport, consult tape transport specifications.

TDDS, P121-D, Data Density Select.
Selects the High-Density Mode. Transits the formatter.

TLOL, P121-I, Load on-line.
Loads transport and places it on-line by remote command. Transits the formatter.

TOFC, P121-L, Off-line-command.
Returns transport off-line by remote command. Transits the formatter.

TOVW, P121-B, Overwrite.
Conditions the transport to allow rewriting of a selected record. Transits the formatter.

TRTH1, P122-E, Read Threshold 1.
Selects a high read threshold in single-stack transports (for amplitude check after a write operation). Transits the formatter.

TRTH2, P122-F, Read Threshold 2.
Selects an extra low read threshold in the transport (to recover weak signals). Transits the formatter.

TRWC, P121-H, Rewind Command.
Commands tape to move reverse at high speed. Transits the formatter.

TSFC, P121-C, Synchronous Forward Command.
Commands tape to go forward at synchronous (specified) tape speed. Is under program control.

TSLTx, P121, Select.
Selects one of up to four transports. Decoded by the formatter from a 2-bit remote select signal.

TSRC, P121-E, Synchronous Reverse Command.
Commands tape to go backwards at synchronous (specified) speed unless tape is at Load Point. Is under program control.

TWS, P121-K, Set Write Status.
Enables write circuitry in the tape transport. Transits the formatter.

TWDx, P122, Write Data.
Constitute an 8-bit data byte plus a parity bit to be recorded on tape. Derived directly from input write data under program control, except for the parity bit which in a standard configuration is generated by the formatter.

TWDs, 122-A, Write Data Strobe.
Effects actual recording of the write data present on the TWDx lines. Generated by the formatter.

TWR, 122-C, Write Reset.
Resets the transport write circuits and causes a flux transition to the polarity of the interblock gap for all those tracks not already so magnetized. (The ensuing flux transitions constitute the LRCC when operating in NRZI mode.)

7.2.2 TAPE TRANSPORT-TO-FORMATTER SIGNALS

POCL, P123-6, Power-On-Clear Pulse.
Will clear the formatter, specifically the program counter, instruction register, command and control registers.

TDDI, P121-F, Data Density Indication.
Will select the highest of the two possible densities in 7-track operation.

TEOT, P121-U, End of Tape.
Indicates the detection of an EOT marker on the tape. Transits the formatter, but is monitored by the formatter to stop a search operation before tape run-out.

TEPT, P121-P, File Protect.
Indicates the presence of a write ring on the mounted tape reel. Transits the formatter.
TLDP, P121-R, Load Point.  
Indicates the detection of a BOT marker on the tape. Transits the formatter, but is tested by the formatter and used extensively in the program.

TLSP, P123-13, Low Speed.  
Indicates that the tape transport is set to run at half the tape speed specified for the mag tape system. Will cut the system clock rate in half to maintain proper timing for this speed.

TNZ, P123-10, NRZI mode.  
Indicates that the transport is operating in the NRZI mode. Transits the formatter, is tested by the formatter program and effects operation by the formatter in the NRZI mode.

Indicates that the transport is on-line. Transits the formatter.

TRDX, P123, Read Data.  
Constitute an 8-bit data byte plus a parity bit being read off the tape. Processed in software by the formatter in the NRZI mode, processed in formatter by the PE microcontroller logic in the PE mode.

TRDS, P123-2, Read Data Strobe.  
Strobes the NRZI read data into the formatter input registers and effects program processing.

TRDY, P121-T, Ready.  
Indicates that the transport is loaded, on-line and not rewinding. Transits the formatter and enables the formatter GO signal which strobes the command registers.

TRWD, P121-N, Rewinding.  
Indicates that the transport is doing a rewind operation. Transits the formatter.

T77TR, P123-11, 7-Track.  
Indicates that the transport is equipped with a 7-track head. Conditions the formatter for 7-track operation and transits the formatter if so strapped.

TSGL, P123-12, Single Gap.  
Indicates that the transport is equipped with a single gap head. Transits the formatter and conditions it for single-gap operation.
SECTION 21

SYSTEM DESCRIPTION

CONTENTS

21.0 SYSTEM DESCRIPTION

21.1 MNEMONICS
21.0 SYSTEM DESCRIPTION

In the TDF 4050 Formatter, a specially constructed, fast microprocessor is used to control all formatting tasks, and most of the signal processing involved lies in software, stored in ROMs.

Formatter hardware, exclusive of the microprocessor hardware, is in the following referred to as the formatter system. All formatter functions and operations are synchronized to a precision system clock.

All pertinent inputs and outputs to and from the CPU and Tape Transport interface are fed onto, or off, a central, common Data Bus DBx, see Fig. 21.1. Strobes Ax, Bx out of the microprocessor control this signal flow and operate various registers, latches and gates in the formatter system.

All commands, status signals and read/write data enter this bus, and all decoding, processing and distribution are handled via this bus by the microprocessor, with certain exceptions:

Some command and status signals need no intervention by the formatter and pass right through.

NRZI formatting utilizes standard packages for parity bit generation/checking and CRC character generation in the write mode, but is otherwise exclusively processed by the microprocessor firmware (firmware = ROMs containing program software).

For PE formatting, the read operation is special and employs a unique circuit scheme for deskewing read data signals. Performing this task in microprocessor firmware is precluded because of the high transfer rate in PE and the multiplicity of 9 channels. The deskew circuits are fully digital, however, and the PE write operation is handled completely by software.

The control signals for the special circuitry is handled via the Data Bus, using microprocessor signals Ax for strobing. However, some formatter system status signals (Mx) are fed directly to the microprocessor outside the Data Bus. These are signals tested for purposes of program branching. The Data Bus is at such time occupied by the accompanying jump address.

A timing counter, under the control of the microprocessor, is provided for the generation of time delays and write strobes.
## 21.1 MNEMONICS

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ax</td>
<td>uP strobe signals. Strobes uP (uP = 4050 microprocessor) signals DBx from Data Bus into formatter system, see Table 22.5.</td>
</tr>
<tr>
<td>ABx</td>
<td>uP Address Bus signals. Selects Ax and Bx strobes or Scratch Pad locations.</td>
</tr>
<tr>
<td>Bx</td>
<td>uP strobe signals. Strobes signals from the formatter system onto the Data Bus as DBx, see Table 22.5.</td>
</tr>
<tr>
<td>Cx</td>
<td>Internal uP control strobes, see Table 22.2. Moves data between the various uP functional units.</td>
</tr>
<tr>
<td>CBx</td>
<td>uP Control Bus signals. Selects ALU function, Cx or Mx, etc.</td>
</tr>
<tr>
<td>CE</td>
<td>Chip Enable. Activates Scratch Pad Memory.</td>
</tr>
<tr>
<td>CK</td>
<td>System Clock Pulse. Width 70 nsec. Rate: see Table 1 on Schematic no. 2.</td>
</tr>
<tr>
<td>CLEAR</td>
<td>Clears all relevant registers when formatter is not enabled (FFEN = 0) or when power goes on (POCP = 1).</td>
</tr>
<tr>
<td>CKCRC</td>
<td>Clock enable signal for the CRC generator.</td>
</tr>
<tr>
<td>CNTx</td>
<td>Counter Output: Bits indicate time interval between flux transitions in PE read data.</td>
</tr>
<tr>
<td>CORR</td>
<td>Corrected Bit. Causes formatter to ignore parity error.</td>
</tr>
<tr>
<td>CRCG</td>
<td>CRC gate. Causes formatter to ignore parity error.</td>
</tr>
<tr>
<td>DAx</td>
<td>Accumulator data bits.</td>
</tr>
<tr>
<td>DBx</td>
<td>Data Bus signals. Represent read/write data, timing data, jump addresses, status and command bits. For common bit allocations, see Table 22.5, 22.7.</td>
</tr>
<tr>
<td>DCK</td>
<td>Timer Circuit output clock signal at double character bit rate.</td>
</tr>
<tr>
<td>DIAC</td>
<td>Data in All Channels. Goes true every time a complete data byte has been assembled in the Skew Buffer, including the full preamble &quot;1&quot; byte (see FLAG).</td>
</tr>
<tr>
<td>DISCL</td>
<td>Disable system clock.</td>
</tr>
<tr>
<td>DRx</td>
<td>ALU output (result) bits.</td>
</tr>
<tr>
<td>DROP-OUT</td>
<td>Goes true if there is a dropout on the track in question. The ENV signal will go false and thereafter maintain DROP-OUT false for that track for the remainder of the block.</td>
</tr>
<tr>
<td>ECK</td>
<td>Enabled Clock signal.</td>
</tr>
<tr>
<td>EFWDS</td>
<td>Enable FDWDS (demand next word) signal.</td>
</tr>
<tr>
<td>ENFL</td>
<td>Enable (Soft error indicator) Flip-Flop.</td>
</tr>
<tr>
<td>ENHE</td>
<td>Enable Hard Error indication in case of multiple-track drop-outs.</td>
</tr>
<tr>
<td>ENLRC</td>
<td>Enable LRC character, i.e. TWRS strobe generation.</td>
</tr>
<tr>
<td>ENRST</td>
<td>Enable FRSTR (read strobe) signal.</td>
</tr>
<tr>
<td>ENSE</td>
<td>Enable Soft Error detection of single-track drop-outs.</td>
</tr>
<tr>
<td>ENV</td>
<td>Envelope, i.e. a data signal is present, and it is not a drop-out track. (Derived from the DROP-OUT signal on the previous scan cycle.)</td>
</tr>
<tr>
<td>ENVx</td>
<td>-ENV for channel x.</td>
</tr>
<tr>
<td>EPAR</td>
<td>Even Parity. (Used in 7-track operation).</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>-------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ETWDS</td>
<td>Enable TWDS (write strobe) signal.</td>
</tr>
<tr>
<td>EXCLK</td>
<td>External Clock signal. Can be applied when DISCL = 1.</td>
</tr>
<tr>
<td>Fxxx</td>
<td>Formatter/CPU signals, see paragraphs 6.2 and 6.3.</td>
</tr>
<tr>
<td>FLAG</td>
<td>Goes true after a preamble &quot;1&quot; has been detected or after a new valid bit has entered the skew buffer. (DIAC goes true when FLAG proves true for each channel in one and the same scan cycle.)</td>
</tr>
<tr>
<td>GO</td>
<td>Start read/write operation (FG0, FBSY, TRDY all = 1).</td>
</tr>
<tr>
<td>LADD</td>
<td>Load Address, for jump or call operation.</td>
</tr>
<tr>
<td>LEVEL</td>
<td>Read Data logical level from PE READ Circuit.</td>
</tr>
<tr>
<td>LLEVEL</td>
<td>Last (previous) LEVEL signal.</td>
</tr>
<tr>
<td>LLOWR</td>
<td>Last (previous) LOWR signal.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Load new data bit (A data transition has taken place since last being scanned). (Synchronized VALID signal.)</td>
</tr>
<tr>
<td>LOWR</td>
<td>Lower Range of PE timing tables in U128, U107 PE Timing Decoder PROMs.</td>
</tr>
<tr>
<td>LSELL</td>
<td>Last (previous) SELL signal.</td>
</tr>
<tr>
<td>LSPED</td>
<td>Synchronized TLSP signal.</td>
</tr>
<tr>
<td>LT0</td>
<td>Last (previous) T0 T1 signals.</td>
</tr>
<tr>
<td>LT1</td>
<td></td>
</tr>
<tr>
<td>LTREND</td>
<td>Last (previous) TREND signal.</td>
</tr>
<tr>
<td>LVALID</td>
<td>Last (previous) VALID data signal.</td>
</tr>
<tr>
<td>MX</td>
<td>Input signal to jump test multiplexer. See Table 22.3.</td>
</tr>
<tr>
<td>MOTION</td>
<td>Move tape (forward or reverse). Enables the TSFC and TSRC signals.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULT</td>
<td>Multiple-track drop-out.</td>
</tr>
<tr>
<td>NRZS</td>
<td>NRZI Status gating signal.</td>
</tr>
<tr>
<td>OVER-FLOW</td>
<td>Skew Buffer overflow.</td>
</tr>
<tr>
<td>PARE</td>
<td>Parity error.</td>
</tr>
<tr>
<td>PCx</td>
<td>Program Counter bits. Address to uP Program ROM.</td>
</tr>
<tr>
<td>PED</td>
<td>PE read data (in serial form).</td>
</tr>
<tr>
<td>PEDET</td>
<td>PE data block detected (M7-DDET = 1, NRZS = 1).</td>
</tr>
<tr>
<td>PERST</td>
<td>PE reset. Keeps Edge Detector flip-flops in the PE Read Circuits cleared until the onset of a PE read operation.</td>
</tr>
<tr>
<td>POCP</td>
<td>Power-On Clear Pulse.</td>
</tr>
<tr>
<td>POST</td>
<td>A postamble &quot;1&quot; detected in current channel.</td>
</tr>
<tr>
<td>POSTD</td>
<td>Postamble detected. (POST is true for each channel in one and the same scan cycle.)</td>
</tr>
<tr>
<td>PREMD</td>
<td>Preamble detected. (Set by the first DIAC signal in a block.)</td>
</tr>
<tr>
<td>RBx</td>
<td>uP program ROM output signals, see Table 22.8 for bit allocations.</td>
</tr>
<tr>
<td>READ</td>
<td>Enable Read Operation.</td>
</tr>
<tr>
<td>REGCL</td>
<td>Register Clear pulse.</td>
</tr>
<tr>
<td>RREQ</td>
<td>Read Request. Transport read strobe received.</td>
</tr>
<tr>
<td>S0</td>
<td>Scratch Pad read out command signal. Is false when data is written into the Scratch Pad.</td>
</tr>
<tr>
<td>S1</td>
<td>Parameters indicative of bit spacing quality.</td>
</tr>
<tr>
<td>SX</td>
<td>Scratch Pad Locations, see Table 22.7. (Not a signal.)</td>
</tr>
<tr>
<td>SCAX</td>
<td>Scan strobe, binary coded.</td>
</tr>
<tr>
<td>SCANx</td>
<td>Scan strobe, decoded.</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>SEL</td>
<td>Formatter selected; addressed and enabled by CPU (FFAD, FFEN = 1). Gates formatter input and output signals.</td>
</tr>
<tr>
<td>SELL</td>
<td>Select PROM 1.</td>
</tr>
<tr>
<td>SENV</td>
<td>Synchronized ENV signal. Is delayed relative to original DROP-OUT signal, but so is eventual PE data byte with which it operates.</td>
</tr>
<tr>
<td>SFC</td>
<td>Synchronous Forward Command.</td>
</tr>
<tr>
<td>SLADD</td>
<td>Synchronized LADD signal. Being used to extend the LADD signal to the next clock pulse.</td>
</tr>
<tr>
<td>SLEVEL</td>
<td>Synchronized LEVEL signal.</td>
</tr>
<tr>
<td>SLLD</td>
<td>The SLEVEL signal clocked by (and'ed with) the LOAD signal.</td>
</tr>
<tr>
<td>SONE</td>
<td>Set logical &quot;1&quot; signal. Used when needed in the absence of a true FLAG signal, e.g. in the case of a single-track drop-out being corrected.</td>
</tr>
<tr>
<td>SRREQ</td>
<td>Synchronized RREQ signal.</td>
</tr>
<tr>
<td>STRBx</td>
<td>Signal presence in PE read channels. Used for data block detection and gap qualification.</td>
</tr>
<tr>
<td>SUP</td>
<td>Suppress. A transitory pulse between program steps to prevent previously active output circuits to the Data Bus from short-circuiting the next active output circuit.</td>
</tr>
<tr>
<td>T0</td>
<td>Parameters indicative of timing table suitability.</td>
</tr>
<tr>
<td>T1</td>
<td></td>
</tr>
<tr>
<td>Txxxx</td>
<td>Transport/Formatter signals, see paragraph 7.2.</td>
</tr>
<tr>
<td>TREND</td>
<td>Indicates longer term variation in the bit rate.</td>
</tr>
<tr>
<td>VALID</td>
<td>Data bit deemed valid by the PE system decoding circuitry.</td>
</tr>
<tr>
<td>WRITE</td>
<td>Enable write operation.</td>
</tr>
<tr>
<td>YES</td>
<td>Condition for a jump is met.</td>
</tr>
</tbody>
</table>
SECTION 22
MICROPROCESSOR

CONTENTS

22.0 MICROPROCESSOR

22.1 ARCHITECTURE
   22.1.1 PC & PROGRAM ROM
   22.1.2 ROM Output Circuits
   22.1.3 Control
   22.1.4 ALU
   22.1.5 Scratch Pad Memory

22.2 CIRCUITRY, Schematic 1

22.3 INSTRUCTION SET
   22.3.1 Data Transfer
   22.3.2 ALU Operations
   22.3.3 Branching
   22.3.4 Programming Examples
22.0 MICROPROCESSOR

22.1 ARCHITECTURE

A block diagram of the microprocessor is shown on Fig. 22.0. The diagram shows five sections numbered 22.1.1 through 22.1.5 which refer to respective areas on schematic no. 1. Descriptions of circuit detail are provided on the page facing the schematic. A functional description will be given below in respective paragraphs 22.1.1 to 22.1.5.

The 8-bit data bus DBx (x = 0 through 7) constitutes the main communication line between the microprocessor and the outside world and between the various components in the microprocessor itself.

On this bus, data to be processed (in the ALU) is received from the outside and processed data delivered to the outside. The bus also carries data to and from the internal scratch pad memory (RAM) and presents the program counter (PC) with jump addresses from the program memory (ROM) or from the return address register. In the latter case the Data Bus includes two more bits to provide a full 10-bit address.

22.1.1 PC & ROM

The program counter (PC) is the heart of the system and supplies the program memory (ROM) with the address of the instruction to be executed. In the ROM are stored the various instructions necessary to carry out all the functions of the microprocessor. Along with the instructions are stored data and address information necessary to execute the instructions.

For a sequence of instructions which are to follow each other step by step, the program counter is incremented by one for each step. However, provisions have been made in the system to preset the program counter and to be able to jump to another location in the memory and start on a different sequence of instructions. Whether to jump or not is determined by the current sequence.

It may either call for an outright jump (unconditional jump) or for a test of some selected operating condition (conditional jump). The outcome of the test will determine whether to continue the current sequence or jump. In the case of a conditional jump, the address of the first instruction in the new sequence will be present on the data bus (DBx) ready to be loaded into the program counter. If the outcome of the test implies that no jumping shall take place, the program counter continues to be incremented by one. If there is to be a jump, loading will take place (LADD true), and the program counter will present the ROM with the address of the first instruction in the new sequence. After the jump, the program counter will resume being incremented by one.

If the new sequence is a subroutine and it is desirable to return to the previous sequence after the subroutine has been executed, a return address register allows the present address + 1 (PCx) in the program counter to be stored prior to the jump. This is accomplished by a Call instruction in the program. The subroutine sequence will then contain a Return instruction at the end of the sequence which will cause the program counter to be loaded with the address stored in the return address register, thus making possible the continuation of the original sequence after having completed the subroutine.

22.1.2 ROM Output Circuits

The 16-bit output bus, RBx, carries the selected instruction, data and address words from the ROM and distributes this information via buffer registers to respective control (CBx), data (DBx) and address (ABx) buses.

The instruction word on the control bus (CBx) is used

1) to move data between the various functional components of the microprocessor: CB12-15 is decoded to provide the internal Cx microprocessor strobes

2) to control operations on the data: CB8-10 selects ALU function

3) to address and select condition inputs for the jump test: CB10-13 selects inputs Mx.
4) to input or output data to the Data Bus and to set/reset control flip-flops in the formatter system: Indirectly through the use of Cx strobes to operate the Ax and Bx strobe generators when CB11 is false.

5) to input or output data to the scratch pad memory: Indirectly through the use of Cx strobes when CB11 is true.

The address bus (ABx) is used

1) to direct the Ax and Bx strobe generator outputs to appropriate points in the formatter system and

2) to select memory location in the scratch pad memory.

The data bus output (DBx) of the ROM is used

1) to supply control words to the formatter system, directed to the appropriate control registers by the Ax strobes.

2) supply file mark, pre/postamble, ID burst, write data.

3) to supply file mark compare data, mask-out data and other data to the ALU.

4) to supply timing data to the timer circuit and the scratch pad memory.

5) to provide jump addresses. In the latter case, the DBx bus is augmented by 2 bits from the control bus (CBx) to provide a 10-bit address word.

22.1.3 CONTROL

Control of microprocessor operation by the control bus (CBx) is exercised via an instruction decoder ROM which decodes a 4-bit part of the instruction word (CB12-15) into distinct strobe signals (Cx).

Control and strobe signals Ax, Bx to the formatter system on the other hand, are generated by suitable demultiplexers, enabled by CB11, addressed by the address bus signals (ABx) and activated by Cx. In general, the Ax strobes will deliver data (DBx) from the microprocessor out.

to the formatter system, whereas the Bx strobes will fetch data (DBx) from the formatter system into the microprocessor.

Another 4-bit part of the instruction word (CB10-13) is used to select input status signals (Mx) for the jump test. These status signals, with the exception of the MO-ZERO signal, come from various points in the formatter system and are tested by the microprocessor program to determine which one of two alternative program sequences to follow. In practice, a jump will ensue if the multiplexer output signal LADD (Load jumping Address) transmitted to the program counter (PC) is true.

22.1.4 ALU

The arithmetic function to be performed in the Arithmetic Logic Unit (ALU) is controlled directly by a 3-bit part of the instruction word, CB8-10. The unit performs arithmetic or logic operations on data (DAx) stored in the accumulator register and on data (DBx) on the data bus. These operations may include addition, subtraction, logic "AND", etc., and the result (DRx) is subsequently stored in the accumulator (ACC).

The result can also be examined for jump test purposes. For example, a status condition in the formatter system, strobed in as a word on the data bus (DBx), can be compared in the ALU with a reference pattern word fetched previously from the program ROM and stored in the accumulator. A match can be detected by subtracting the two words, in which case the result is zero and makes output signal MO-ZERO go true. A jump will ensue when this signal input to the multiplexer is selected by CB10-13.

22.1.5 SCRATCH PAD MEMORY

The scratch pad memory (RAM) is used for temporary storage of data and as an aid in providing long time delays and bit counts. Types of data may include command and status configurations, read/ and write data (see Fig. 22.7).
Fig. 22.0 Microprocessor Block Diagram
22.2 CIRCUITRY

22.2.1 PC & ROM

PROGRAM COUNTER

The 10-bit program counter (PC) (U71-73) is incremented by input clock signal CK. When a jump is to take place, the program counter is loaded with the new address from the data bus (DBx) by strobe signal LADD from the test multiplexer.

PROGRAM ROM

The program ROM (U67-70) consists of four 512-word by 8-bit packages, providing storage for 1K of 16-bit program words (RBx).

RETURN ADDRESS REGISTER

The transfer of the current address in the program counter (PC) to the return address register (U109, 75) is enabled by the CALL instruction signal C5-CALL (coming from the instruction decoder ROM). By the time this instruction is being executed the program counter setting has already advanced by one to PC + 1, which is actually the correct return address.

The RETURN instruction signal C3-RETURN is eventually used to place the contents of the return address register on the Data Bus DBx. From the Data Bus the address will be loaded into the PC by the LADD signal.

22.2.2 ROM FAN-OUT

ADDRESS BUS (ABx)

Since the Data bus (DB0-7) and the Control Bus (CB0-15) occupy all available bit positions on the ROM bus (RB0-15), particular bit positions for the remaining Address Bus cannot be firmly allocated and must be selectable (U52) according to the occasional availability of unused bit positions. Thus, when RB13 is true, ABx represent RB8-12 (except RB11); and when false, RB0-3.

CONTROL BUS (CBx)

The control bus register U111 is clocked by clock signal CK. When the LADD (Load Jumping Address) signal is active (true), the control bus register is prevented from being loaded. This way any instruction signal immediately following the jump instruction is being ignored until the instruction at the new jumped-to address is well established. For timing relations, see Fig. 22.1.

To obtain a 10-bit jump address on the Data Bus (DBx), two additional bits RB8-9 are introduced via the Control Bus register U111 (as CB8-9) and a 3-state gate U58 (as DB8-9).

DATA BUS (DBx)

The data bus register U113 is clocked by clock signal CK. The register is prevented from being loaded by LADD under the same circumstances as for the control bus register.

The latched data is placed on the Data Bus (DBx) by instruction signal C6-MEM. The SUP signal temporarily suppresses this action for the finite time it takes any other latch to remove data from the data bus, (i.e. to turn off), thereby avoiding short-circuits between the respective output circuits. (See Fig. 22.1)

22.2.3 CONTROL

FORMATTER STROBE DECODERS

The Address Bus signals (ABx), together with the respective C7-OUT5 and C9-INP instruction signals, select outputs Ax, Bx. Signals Ax strobes signals from the microprocessor Data Bus (DBx) into the formatter system, and signals Bx strobe signals from the formatter onto the microprocessor Data Bus (DBx). The latter are momentarily suppressed by the SUP gate signal to prevent short-circuiting between registers which are simultaneously being switched off and on.

CB11 may be regarded as a part of the instruction decode signal. These signals, ABx and CB11, are also applied to the Scratch Pad Memory, and CB11 determines whether the C7-OUTP/C9-INP signal is an inputting/outputting instruction or a scratch pad read/write instruction.
Fig. 22.1 Time Relationships

C1-JUMP Strobes the Test Input Multiplexer U55 for program branching purposes.

C2-ACC Strobes ALU result on DRx bus into accumulator U157.

C3-RETUR Strobes return address in Return Address Registers U109, U75 onto Data Bus.

C4-AKB Strobes accumulator data DAx onto Data Bus.

C5-CALL Strobes present address on PCx bus into Return Address Registers U109, U75.

C6-MEM Strobes an up to 10-bit data word RBx from memory onto Data Bus. This word can be a branch address, a time-base, a file mark pattern, etc.

C7-OUTP Strobes data from the Data Bus into the Scratch Pad Memory (if CB11 = 1) or strobes out the Ax outputting strobes (if CB11 = 0).

C9-INPG Strobes data from the Scratch Pad Memory onto the Data Bus (if CB11 = 1) or strobes out the Bx inputting strobes (if CB11 = 0).

<table>
<thead>
<tr>
<th>used for instruction</th>
<th>CBx CB15-14-13-12</th>
<th>C9-</th>
<th>C7-</th>
<th>C6-</th>
<th>C5-</th>
<th>C4-</th>
<th>C3-</th>
<th>C2-</th>
<th>C1-</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>pin 13 12 11 10</td>
<td>INP OUTP MEM CALL AKB RETUR ACC JUMP</td>
<td>pin 9 7 6 5 4 3 2 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tzz</td>
<td>0 0 0 0</td>
<td>1 1 0 1 1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>zzz</td>
<td>0 1 0 0</td>
<td>1 1 0 1 1 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT, SUT</td>
<td>0 1 1 X</td>
<td>1 0 0 1 1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT, RUT</td>
<td>0 0 1 X</td>
<td>1 0 1 1 0 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INz</td>
<td>0 1 0 1</td>
<td>0 1 1 1 1 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jzz</td>
<td>1 0 X X</td>
<td>1 1 0 1 1 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Czz</td>
<td>1 1 X X</td>
<td>1 1 0 0 1 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTN</td>
<td>0 0 0 1</td>
<td>1 1 1 1 1 0 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 22.2 Instruction Decoder U54 - Truth Table Table
### 22.4 Formatter Strobe Decoders U61-63 - Truth Table

<table>
<thead>
<tr>
<th>ABx</th>
<th>AB2</th>
<th>AB1</th>
<th>AB0</th>
<th>U61-63</th>
<th></th>
<th>U62</th>
<th>U63</th>
<th></th>
<th>selects Ax or Bx group</th>
</tr>
</thead>
<tbody>
<tr>
<td>U61-63</td>
<td>pin 3</td>
<td>2</td>
<td>1</td>
<td>pin out</td>
<td>Ax</td>
<td>Ax</td>
<td>Bx</td>
<td></td>
<td>selects individual Ax or Bx</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>15</td>
<td>A0</td>
<td>A8</td>
<td>B0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>14</td>
<td>A1</td>
<td>A9</td>
<td>B1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>13</td>
<td>A2</td>
<td>A10</td>
<td>B2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>12</td>
<td>A3</td>
<td>A11</td>
<td>B3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>A4</td>
<td>A12</td>
<td>B4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td>A5</td>
<td>A13</td>
<td>B5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>9</td>
<td>A6</td>
<td>A14</td>
<td>B6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>8</td>
<td>A7</td>
<td>A15</td>
<td>B7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 22.5** Formatter Strobes Ax, Bx

22-6
MULTIPLEXER, JUMP TEST INPUTS Mx

Address input to the multiplexer is provided by the Control Bus (CBx) which selects one of the inputs if the CI-JUMP Enable is true.

The JUMP output signal YES or the C3-RETURN instruction signal will produce the Load Jump Address signal LADD. This signal is synchronized by CK and extended to the next clock cycle by flip-flop U46, see timing diagram Fig. 22.1. The signal is also applied to the Control Bus and Data Bus registers and effectively blocks data on the next step immediately following the jump instruction. This ensures completion of the jump and the orderly transition to the next instruction at the new address.

22.2.4 ALU & ACCUM

ALU

From inputs A and B, the Arithmetic Logic Unit will generate an output R according to function selected by instruction signals CB8-10.

's various functions available are listed in the ALU Function Table 22.6.

The A input will be whatever data is stored in the accumulator ACC, and the B input will be whatever data is appearing on the Data Bus (DBx). The output R is fed to a NAND gate and will produce a true MO-Zero signal whenever this output is zero. The MO-Zero signal is connected to the Test Input Multiplexer where it is available for jumping purposes.
Table 22.6 ALU U59-60 - Function Table

ACC

The accumulator (ACC) receives input data from the ALU only, and this data is entered into the accumulator by instruction signal C2-ACC. The accumulator can be loaded with 0 by giving the ALU a Clear command and generating the C2-ACC instruction. The ALU is then in effect ignoring the Data Bus (DBx) input. With a zero in the accumulator, a transfer of data from the Data Bus to the accumulator can now be accomplished by generating the C2-ACC instruction and giving the ALU e.g. an A U B instruction.

Other instruction signals which appear simultaneously with C2-ACC are the C6-MEM or the C9-INPG signals, that is, data from the accumulator is introduced to the ALU together with data on the Data Bus (DBx) respectively from the program memory or from the formatter system/scratch pad.

With the desired data in the accumulator, operation between this data and the new data on the Data Bus (DBx) can be performed in the ALU and the result (R) tested on. If the new data (from Program ROM) is accompanied by the C2-ACC signal, the result is entered into the accumulator.

The Accumulator output may be dumped onto the Data Bus using the C3-AKB instruction signal. The latter signal operates in conjunction with the C7-OUTG instruction signal (only) and will make the data available to the formatter system if control bus signal CB1l is false, and to the scratch pad memory if CB1l is true.

22.2.5 SCRATCH PAD MEMORY

The Scratch Pad Memory consists of two 64-bit RAMs, providing storage for 16 8-bit words. Addressing is provided by the Address Bus (ABx).

The write signal is provided by instruction signal C7-OUTG and the read signal by instruction signal C9-INPG. The latter signal is gated with the transient suppress SUP signal. These signals are in turn enabled by control bus signal CB1l, which multiplexes the instruction and address signals between the scratch pad memory (CB1l true) and the Ax, Bx decoders (CB1l false).

<table>
<thead>
<tr>
<th>RB13</th>
<th>CB1l = 1</th>
<th>CB1l selects Scratch Pad Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RBx 3 2 1 0</td>
<td>RB13 selects applicable RBx group to the ABx bus</td>
</tr>
<tr>
<td>1</td>
<td>RBx 12 10 9 8</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SBx</th>
<th>Used for storing</th>
<th>DBx (mb)</th>
<th>DBx (lb)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0</td>
<td>Input Command</td>
<td>SGL</td>
<td>B0T</td>
</tr>
<tr>
<td>S1</td>
<td>Delay Count LSB</td>
<td>ERASE</td>
<td>WRITF</td>
</tr>
<tr>
<td>S2</td>
<td>&quot;</td>
<td>Edit</td>
<td>Write</td>
</tr>
<tr>
<td>S3</td>
<td>&quot;</td>
<td>Fwd</td>
<td></td>
</tr>
<tr>
<td>S4</td>
<td>NRZI/PE mode</td>
<td>TWD7</td>
<td>TWD6</td>
</tr>
<tr>
<td>S5</td>
<td>PE write data 1</td>
<td>TWD5</td>
<td>TWD4</td>
</tr>
<tr>
<td>S6</td>
<td>&quot;</td>
<td>TWD3</td>
<td>TWD2</td>
</tr>
<tr>
<td>S7</td>
<td>PE write data 2</td>
<td>TWD1</td>
<td>TWD0</td>
</tr>
<tr>
<td>S8</td>
<td>&quot;</td>
<td>TRD1</td>
<td>TRD2</td>
</tr>
<tr>
<td>S9</td>
<td>NRZI read data 2</td>
<td>TRD3</td>
<td>TRD5</td>
</tr>
<tr>
<td>SA</td>
<td>Ramp Delay, LRC/CRC timing</td>
<td>TRD4</td>
<td>TRD6</td>
</tr>
<tr>
<td>SB</td>
<td>Gap length, LSB (GPCH), ID read count</td>
<td>TWRD</td>
<td></td>
</tr>
<tr>
<td>SC</td>
<td>&quot;</td>
<td>WRD</td>
<td></td>
</tr>
<tr>
<td>SE</td>
<td>Error indicator</td>
<td>EE</td>
<td></td>
</tr>
<tr>
<td>SF</td>
<td>&quot;</td>
<td>IF parity error, FF if hard error</td>
<td></td>
</tr>
</tbody>
</table>

Table 22.7 Scratch Pad Locations SBx
22.3 INSTRUCTION SET

The instruction set includes three types of instructions:

- Data Transfer: Move data between ROM, scratch pad and formatter system.

- ALU operation: Perform arithmetic or logical operations on data from ROM, scratch pad or formatter system.

- Branching: Jump conditionally or unconditionally, call subroutines and return.

This gives rise to eleven possible operations, see Table 22.8. Memory bit allocations for the various control, address and data fields are also listed in Table 22.8. A complete listing of all instructions is given in Table 22.9.

22.3.1 DATA TRANSFER

These instructions move data m from the ROM or from the Accumulator out to desired areas in the formatter system selected by outputting strobe signals Ax, (Table 22.5) or into the scratch pad memory to location Sx (Table 22.7).

22.3.2 ALU OPERATIONS

These instructions fetch data m from the ROM and perform arithmetic and logical operations on them, see ALU Function Table 22.6. Other data come from desired areas of the formatter system selected by inputting strobes Bx (Table 22.5) or from location Sx (Table 22.7) in the scratch pad memory.

The data (DBx) is fed to the B input of the ALU whereas the accumulator data (DAx) is fed to the A input. The output result (DRx) will normally be loaded into the accumulator except for the Tzz instructions, which leave the accumulator unchanged.

Data can be entered into the accumulator by first clearing the ALU with a CLR A instruction, and then entering the data with an OR instruction: either ORA m, INO A,x or INO S,x from respectively the ROM, the formatter or the scratch pad memory.

The Tzz instruction permits operation with the same operand (stored unchanged in the accumulator) repeatedly without having to load the accumulator anew every time. This instruction is particularly useful for testing purposes. The ALU outputs are connected to a NAND gate and by effecting a zero output of the ALU, the NAND gate will present a gate signal M0-ZERO to the jump test Multiplexer which can be sampled for jump condition test purposes.

22.3.3 BRANCHING

These instructions will, if certain conditions are met, disrupt the normal program flow and cause it to continue from a distant address in the ROM.

A conditional jump instruction is accompanied by a test of the conditions in question. If the conditions are not met, no jump will take place, and normal program flow will not be disrupted.

A jump condition is tested in the jump Test Multiplexer. The jump instruction contains an address field which selects an appropriate input to the Multiplexer (Table 22.3). The M0-ZERO test result from the ALU is among these inputs. A jump will ensue if the selected input is true.

An unconditional jump instruction (JUN, CUN) will be followed by a jump regardless.

For a call instruction, the jump execution is accompanied by the loading of the current address into a return address register. There is only one such register.

The return instruction RTN at the end of a subroutine will load the PC counter with the address saved by the call instruction and cause control to be resumed by the main program.

22-11
<table>
<thead>
<tr>
<th>TYPE</th>
<th>MNEMONIC</th>
<th>OPERATION</th>
<th>DESCRIPTION</th>
<th>RBx</th>
<th>Cx Micro proc. strobess</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>OUT x,m</td>
<td>M + F</td>
<td>ROM data (m) to formatter (Ax)</td>
<td>0 1 1</td>
<td>ABx</td>
</tr>
<tr>
<td>Transfer</td>
<td>SUT x,m</td>
<td>M + S</td>
<td>ROM data (m) to scratch pad (Sx)</td>
<td>0 1 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>AUT x</td>
<td>A + F</td>
<td>ACC data to formatter (Ax)</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>RUT x</td>
<td>A + S</td>
<td>ACC data to scratch pad (Sx)</td>
<td>0 0 1</td>
<td>1</td>
</tr>
<tr>
<td>ALU</td>
<td>Tsz m</td>
<td>M, A + A</td>
<td>ROM data (m) to ALU, ACC unchanged</td>
<td>0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>Operation</td>
<td>zzz m</td>
<td>M, A + A</td>
<td>ROM data (m) to ALU, load ACC</td>
<td>0 1 0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>INz A,x</td>
<td>F + A</td>
<td>Formatter data (Bx) to ALU, load ACC</td>
<td>0 1 0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>INz S,x</td>
<td>S + A</td>
<td>Scratch pad data (Sx) to ALU, load ACC</td>
<td>0 1 0</td>
<td>1</td>
</tr>
<tr>
<td>Branching</td>
<td>Jzz aaaaa</td>
<td>JUMP</td>
<td>Jump to address aaaaa</td>
<td>1 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Czz aaaaa</td>
<td>CALL</td>
<td>Jump to address aaaaa, save current address</td>
<td>1 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RTN</td>
<td>RETURN</td>
<td>Return to saved address</td>
<td>0 0 0</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 22.8 Instruction types and program ROM bit allocation
<table>
<thead>
<tr>
<th>Operation</th>
<th>Mnemonic</th>
<th>RExx Bit pattern</th>
<th>Hex. not.</th>
<th>Comments</th>
<th>Dest.</th>
<th>Schem. no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT x,n</td>
<td>as CBx selects Cx</td>
<td>as CBx selects Ax</td>
<td>as DBx to formatter</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 0,m</td>
<td>0 1 1 0 0 0 0</td>
<td>m7 m6 m5 m4 m3 m2 m1 m0</td>
<td>60</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 1,m</td>
<td>0 1 1 0 0 0 0 1</td>
<td>-</td>
<td>61</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 2,m</td>
<td>0 1 1 0 0 0 1 0</td>
<td>-</td>
<td>62</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 3,m</td>
<td>0 1 1 0 0 1 0 1</td>
<td>-</td>
<td>63</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 4,m</td>
<td>0 1 1 0 0 1 1 0</td>
<td>-</td>
<td>64</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 5,m</td>
<td>0 1 1 0 1 0 1 0</td>
<td>-</td>
<td>65</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 6,m</td>
<td>0 1 1 0 1 0 0 1</td>
<td>66</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 7,m</td>
<td>0 1 1 0 1 1 0 0</td>
<td>67</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 8,m</td>
<td>0 1 1 1 0 0 0 0</td>
<td>68</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT 9,m</td>
<td>0 1 1 1 0 0 1 0</td>
<td>69</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT A,m</td>
<td>0 1 1 1 0 1 0 1</td>
<td>70</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT B,m</td>
<td>0 1 1 1 0 1 1 0</td>
<td>71</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT C,m</td>
<td>0 1 1 1 1 0 0 1</td>
<td>72</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT D,m</td>
<td>0 1 1 1 1 0 1 0</td>
<td>73</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT E,m</td>
<td>0 1 1 1 1 0 1 1</td>
<td>74</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT F,m</td>
<td>0 1 1 1 1 0 1 1 0</td>
<td>75</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>as CBx selects Cx</td>
<td>as CBx selects Ax</td>
<td>as DBx to scratch pad</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 0,m</td>
<td>0 1 1 0 1 0 0 0</td>
<td>m7 m6 m5 m4 m3 m2 m1 m0</td>
<td>68</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 1,m</td>
<td>0 1 1 0 1 0 1 0</td>
<td>-</td>
<td>69</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 2,m</td>
<td>0 1 1 0 1 0 1 1</td>
<td>-</td>
<td>70</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 3,m</td>
<td>0 1 1 1 0 0 0 1</td>
<td>-</td>
<td>71</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 4,m</td>
<td>0 1 1 1 0 0 1 0</td>
<td>-</td>
<td>72</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 5,m</td>
<td>0 1 1 1 0 0 1 1</td>
<td>-</td>
<td>73</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 6,m</td>
<td>0 1 1 1 0 1 0 0</td>
<td>-</td>
<td>74</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 7,m</td>
<td>0 1 1 1 0 1 0 1</td>
<td>-</td>
<td>75</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 8,m</td>
<td>0 1 1 1 0 1 0 1</td>
<td>-</td>
<td>76</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT 9,m</td>
<td>0 1 1 1 1 0 0 0</td>
<td>77</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT A,m</td>
<td>0 1 1 1 1 0 0 1</td>
<td>78</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT B,m</td>
<td>0 1 1 1 1 0 1 0</td>
<td>79</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT C,m</td>
<td>0 1 1 1 1 0 1 1</td>
<td>7A</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT D,m</td>
<td>0 1 1 1 1 1 0 0</td>
<td>7B</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT E,m</td>
<td>0 1 1 1 1 1 0 1</td>
<td>7C</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUT F,m</td>
<td>0 1 1 1 1 1 1 1</td>
<td>7D</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A → F</td>
<td>as CBx selects Ax</td>
<td>as CBx selects Ax</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 0</td>
<td>0 0 1 0 0 0 0 1</td>
<td>20</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 1</td>
<td>0 0 1 0 0 0 1 0</td>
<td>21</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 2</td>
<td>0 0 1 0 0 1 0 0</td>
<td>22</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 3</td>
<td>0 0 1 0 0 1 0 1</td>
<td>23</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 4</td>
<td>0 0 1 0 1 0 0 0</td>
<td>24</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 5</td>
<td>0 0 1 0 1 0 1 0</td>
<td>25</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 6</td>
<td>0 0 1 0 1 1 0 0</td>
<td>26</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 7</td>
<td>0 0 1 1 0 0 1 0</td>
<td>27</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 8</td>
<td>0 0 1 1 0 1 0 0</td>
<td>28</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT 9</td>
<td>0 0 1 1 1 0 0 0</td>
<td>29</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT A</td>
<td>0 0 1 1 1 0 1 0</td>
<td>30</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT B</td>
<td>0 0 1 1 1 1 0 0</td>
<td>31</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT C</td>
<td>0 0 1 1 1 1 0 1</td>
<td>32</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT D</td>
<td>0 0 1 1 1 1 1 0</td>
<td>33</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT E</td>
<td>0 0 1 1 1 1 1 1</td>
<td>34</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AUT F</td>
<td>0 0 1 1 1 1 1 1</td>
<td>35</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A → S</td>
<td>as CBx selects Cx</td>
<td>as CBx selects Ax</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 0</td>
<td>0 0 1 0 1 0 1 0</td>
<td>28</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 1</td>
<td>0 0 1 0 1 1 0 1</td>
<td>29</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 2</td>
<td>0 0 1 0 1 1 1 1</td>
<td>30</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 3</td>
<td>0 0 1 1 0 0 1 0</td>
<td>31</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 4</td>
<td>0 0 1 1 0 0 1 1</td>
<td>32</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 5</td>
<td>0 0 1 1 0 1 0 0</td>
<td>33</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 6</td>
<td>0 0 1 1 0 1 0 1</td>
<td>34</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 7</td>
<td>0 0 1 1 0 1 1 0</td>
<td>35</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 8</td>
<td>0 0 1 1 0 1 1 1</td>
<td>36</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT 9</td>
<td>0 0 1 1 1 0 0 1</td>
<td>37</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT A</td>
<td>0 0 1 1 1 0 1 0</td>
<td>38</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT B</td>
<td>0 0 1 1 1 1 0 0</td>
<td>39</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT C</td>
<td>0 0 1 1 1 1 0 1</td>
<td>40</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT D</td>
<td>0 0 1 1 1 1 1 0</td>
<td>41</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT E</td>
<td>0 0 1 1 1 1 1 1</td>
<td>42</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RUT F</td>
<td>0 0 1 1 1 1 1 1</td>
<td>43</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>as CBx selects Cx</td>
<td>as CBx selects Ax</td>
<td>as DBx to scratch pad</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fig. 29a Instruction Set. Data Transfer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

22-13
<table>
<thead>
<tr>
<th>Operation</th>
<th>Mnemonic</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>Hex. not.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>M, A → A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CS-NMEM activated</td>
</tr>
<tr>
<td></td>
<td>Mnemonic</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td>CS-NMEM and C2-ACC activated</td>
</tr>
<tr>
<td></td>
<td>Mnemonic</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M, A → A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mnemonic</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 29b Instruction Set, ALU Operation
22.3.4 PROGRAMMING EXAMPLES

1. Storing input commands in Scratch Pad Memory

One of the very first actions in the formatter program is to set up the initial operating conditions, among others to heed the input commands to the formatter from the CPU.

One group of such commands are the write commands controlled by input strobe B7, see schematic 2 and Table 22.5. These commands are to be stored in the scratch pad register for use later on. To do that, they are at first brought into the accumulator via the data bus and the ALU and then from there loaded into location S0 in the scratch pad memory.

This takes more than two instructions since the data is moved via the ALU and is automatically operated on by whatever is presently stored in the ACC. To prevent alteration of the data by such operation, the ALU is first cleared using instruction CLR A, thereby loading a 0 into the accumulator. Data on the data bus is then entered into the ALU by an input instruction which will not alter the data by operating on it with 0. The data will then end up unaltered in the accumulator.

INO A,7 is such an instruction, which will perform an OR operation on the 0 and the write commands inputted by B7, resulting in the latter being stored in the accumulator, as intended.
The data can now be transferred to the scratch pad memory using the RUT 0 instruction which will transfer the data from the accumulator to location S0 in the RAM.

However, in the case of the write command byte, bits 6 and 7 are not used (see Table 22.5), and it is desirable to mask out these bits. This is accomplished by loading the accumulator with 1's in the bit positions of interest and 0's in the positions to be masked out, using instruction ORA 3FH. Since 3F is 0011 1111 in hexadecimal notation, and the left most bits are the most significant bits, 0's are thus obtained for bit position 6 and 7. The data to be loaded into the accumulator are subsequently AND'ed with 3F using instruction INA A,7 instead of INO A,7, essentially passing on only bits 0 through 5 to the accumulator.

The resulting program steps, loading the write commands into the scratch pad memory, are therefore:

**ALU**  
CLR A Clear ALU enter 0  
ORA 3FH OR 0 and 3F enter 3F  
INA A,7 AND 3F and B7 data enter bits 0-5  
RUT 0 Enter Acc. data into location S0

**ACC**

-2. Testing jump (branch) conditions

Normally, the decision to jump requires only one instruction, e.g. JEO "address", which results in a jump to the specified address if the simultaneously addressed multiplexer input M10-EOT is true. (The M10-EOT input indicates whether or not the EOT marker is being detected in the selected mag tape unit).

However, not all jump conditions can be tested by this direct method. Not, for example, the forward command. This particular test object is represented by bit 0 in the B7 write command byte (see Table 22.5). This bit can be examined in the ALU if the byte is present in the accumulator, by e.g. instruction TAN 01H which masks out all bits but bit 0 and performs an AND operation on this bit. The result (from the NAND gate at the ALU output) is clocked into the M0-ZERO latch (U46), and this multiplexer input is reached by jump instruction JZE "address".

Unless the write command byte already is in the accumulator it must be fetched from the scratch pad memory, and the program steps may thus be:

**ALU**  
CLR A Clear ALU enter 0  
INO S,0 OR 0 and S0 byte enter S0 byte  
TAN 01H AND S0 byte and 01 (S0 byte still in ACC.)  
JZE (address) Test M0-ZERO and jump if true

-3. Setting up a time delay

To set up a time delay, a unit of time and a count number (multiplication factor) must be selected such that the count number times the unit time equals the desired delay. A subroutine (See DELAY, Paragraph 23.20) will take care of the count bookkeeping and return to the normal program at the end of the delay.

The time unit is selected by presetting a time counter in the formatore, using strobe Al2. The count number is a two byte hexadecimal number which is transferred to locations S1 and S2 in the scratch pad memory.

The necessary steps are therefore the following:

**OUT C, m1**  
Strobe Al2 presets the counter to m1. (for 10 usec at 75 ips:m=208= DOB). This program step may already have been made earlier in the program.

**SUT 1, m2**  
Load Least significant count byte (LSB) m2 into location S1.

**SUT 2, m3**  
Load Most significant count byte (MSB) m3 into location S2.

**CUN DELAY**  
An unconditional jump to subroutine DELAY.
22.3.5 INSTRUCTION MATRIX

A source/destination instruction matrix, as shown in Table 22.10, gives a very useful overview of the various instructions and their functions. The source from which the data originates, is listed in the vertical column, and the destination to which the data is transferred, is shown in the horizontal row. The table indicates all instructions available to transfer data from one source to a selected destination, including those which at the same time perform an operation with an operand in the accumulator.

<table>
<thead>
<tr>
<th>Source</th>
<th>Transfer of Data</th>
<th>Transfer and operation</th>
<th>Transfer of Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Formatter Ax</td>
<td>Scratch Pad Sx</td>
<td>ALU/Accum. ACC</td>
</tr>
<tr>
<td>Program ROM (m)</td>
<td>OUT x,m</td>
<td>SUT x,m</td>
<td>zzz m</td>
</tr>
<tr>
<td>Formatter Syst. (Bx)</td>
<td></td>
<td></td>
<td>INz A,x</td>
</tr>
<tr>
<td>Scratch Pad (Sx)</td>
<td></td>
<td></td>
<td>INz S,x</td>
</tr>
<tr>
<td>Accumulator (ACC)</td>
<td>AUT x</td>
<td>RUT x</td>
<td></td>
</tr>
<tr>
<td>(Non-returning)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Returning)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 22.10 Instruction Matrix
### SECTION 23
#### PROGRAM

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>23.20</th>
<th>DELAY SUBROUTINE</th>
</tr>
</thead>
<tbody>
<tr>
<td>23.10</td>
<td>PROGRAM</td>
<td>23.21</td>
</tr>
<tr>
<td>23.0</td>
<td>START SEQUENCE</td>
<td>23.22</td>
</tr>
<tr>
<td>23.1</td>
<td>IDWRT SEQUENCE</td>
<td>23.23</td>
</tr>
<tr>
<td>23.2</td>
<td>COMDC SEQUENCE</td>
<td>23.24</td>
</tr>
<tr>
<td>23.3</td>
<td>WCOMD SEQUENCE</td>
<td>23.25</td>
</tr>
<tr>
<td>23.4</td>
<td>RCOMD SEQUENCE</td>
<td>23.26</td>
</tr>
<tr>
<td>23.5</td>
<td>ERASE SEQUENCE</td>
<td>(incl. COMMW)</td>
</tr>
<tr>
<td>23.6</td>
<td>PWFLM SEQUENCE</td>
<td>23.27</td>
</tr>
<tr>
<td>23.7</td>
<td>PREAD SEQUENCE</td>
<td>(incl. PMIDL)</td>
</tr>
<tr>
<td>23.8</td>
<td>PWBGN SEQUENCE</td>
<td>23.28</td>
</tr>
<tr>
<td>23.9</td>
<td>NZBGN SEQUENCE</td>
<td>23.29</td>
</tr>
<tr>
<td>23.10</td>
<td>NZFLM sequence,</td>
<td>23.30</td>
</tr>
<tr>
<td>23.11</td>
<td>file marks</td>
<td>23.31</td>
</tr>
<tr>
<td>23.12</td>
<td>NSWRT sequence,</td>
<td>23.32</td>
</tr>
<tr>
<td>23.13</td>
<td>NRZ1 data</td>
<td>23.33</td>
</tr>
<tr>
<td>23.14</td>
<td>WLBYT SEQUENCE</td>
<td>23.34</td>
</tr>
<tr>
<td>23.15</td>
<td>NREAD SEQUENCE</td>
<td>23.35</td>
</tr>
<tr>
<td>23.16</td>
<td>DTRAN SEQUENCE</td>
<td>23.36</td>
</tr>
<tr>
<td>23.17</td>
<td>NZGAP SEQUENCE</td>
<td>23.37</td>
</tr>
<tr>
<td>23.18</td>
<td>RREVM SEQUENCE</td>
<td>23.38</td>
</tr>
<tr>
<td>23.19</td>
<td>DREND SEQUENCE</td>
<td>23.39</td>
</tr>
</tbody>
</table>
23.0 PROGRAM

Most of the formatter logic is built into the microprocessor software. The program, stored on ROMs, consists of close to 1 K 16-bit words. The program provides testing of input commands and status signals and the consequent branching to the proper sequences which will bring about the desired formatter operations. These operations vary as to format (PE/NSZ1), purpose (read/write/erase/edit), movement (forward/reverse/search) and contents (data, file mark, ID Burst), the list of Commands, Table 23.1.

Accordingly, the program is broken up into corresponding subprograms or sequences, each capable of handling its particular set of requirements, see Fig. 23.2.

A formatter operation always starts with the START sequence. After the operation is completed, the program returns to this sequence, in which registers are cleared and the initial conditions for a new command are set up. The program then enters a standby state waiting for the new command.

If the tape is at load point and the format selected is PE, the program immediately enters the IDRJF sequence which is concerned with reading or writing the PE Identification Burst. Otherwise, the program enters the COWMD sequence, in which further command decoding takes place.

At this point the program splits into two major parts, the WCMD and RCOMD command decode sequences, respectively concerned with writing and reading.

The WCMD write command decode sequence is followed by the various actual sequences: either the ERASE, the PWFLM (write PE file mark), the PWBNM (write PE data) or the NERNQ (write NZ1) sequence. The NZ1 sequence branches internally into a NWFLM (write NZ1 file mark) and a NWBNM (write NZ1 data) sequence. The ERASE sequence is included here because all write operations are preceded by erasing, and an erase operation is simply a write operation without write strobes.

The various write sequences are terminated by the DRENQ and RAMPQ sequences which appropriately terminate the write operations, and respectively provide the proper post-record delays and the cessation of tape movement before returning to the START sequence.

The RCOMD read command decode sequence is followed by the PREAD (read PE) and the NREAD (read NZ1) sequences. A NZ1 block of data is not, as with PE, symmetrical in its format structure.

In read reverse, the check characters arrive first, and a special sequence BREWH is provided to handle the check characters before entering the data transfer sequence UTRAN. The BREWH sequence splits internally into sequences for respectively 7-track and 9-track operation.

NZ1 data characters and check characters in the forward mode are handled by the UTRAN sequence. Finally, the read sequences are terminated by the DRENQ and RAMPQ sequences, as was the case for the write sequences.

The PREAD sequence is very simple because the actual read operation is performed in hardware. The PREAD sequence utilizes parts in common with the PWFLM and PWBNM sequences.

Note that all timing delays in the program are given in values of a 75 ips tape drive. However, the actual delays depend on the internal clock frequency, and this will be set accordingly to selected tape speed, and ensure proper delays.

In addition to the sequence groups shown on Fig. 23.2 and described in paragraphs 23.1 - 16, there is a number of subroutines called out in the program to perform often repeated operations. These are described in paragraphs 23.20 - 36.

For each sequence, two flow charts are shown in addition to the program listing. One flow chart is functional and gives an explanatory description of the major events in the sequence. The other flow chart gives a detailed description of the program listing. The functional flow charts will normally give a self-explanatory account of the program operation, and the following text is meant only to be supplementary comments to the flow charts.

<table>
<thead>
<tr>
<th>Command</th>
<th>ERASE</th>
<th>MARK</th>
<th>EDIT</th>
<th>WRITE</th>
<th>PWD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Forward</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Read Reverse, Normal</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Read Reverse, Edit</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Write, Normal</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Write, Edit</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Write File Mark</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Erase, Variable Length</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Erase, Fixed Length</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Space Forward</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Space Reverse</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>File Search, Forward</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>File Search, Reverse</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>File Search, Forward, Ignore Data</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>File Search, Reverse, Ignore Data</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 23.1 List of Commands
The START sequence serves to initialize the program and ready the formatter for action.

The main control registers and the input-loaded flip-flop (MI-INREQ) will initially have been cleared by external clear signals (Formatter Enable FFEN = 1 or Power-On-Clear POCP = 0), but since the program can return to the START sequence on its own, it must contain provisions to reset these registers by itself.

As soon as a command for a new operation has been received (MI-INREQ = 1), the Formatter Busy line FSBU is set true, and the program then tests for non-valid commands: Read Reverse from BOT, or Write Reverse. All other commands are accepted, Table 23.3 not being exclusive.

When, in the NRST statement, the formatter enables tape motion, the NRST status line NRST is set true. A test on selected format is made, however, immediately afterwards, and if it proves to be PS, the status line is corrected and set false. The program is written this way to save bytes in the program memory.

Other byte saving measures include the early storing of pre-record delay values, in some cases only part of the total value.

The START sequence can be entered from one of the subroutines, the CPTST gap test routine. This will prevent tape run-out if read status for any reason is lacking during a gap test.

The DELAY subroutine generates a time delay according to a preset time base (SET10, strobe A12) and a multiplication factor stored in scratch pad positions S1 and A2. (See Paragraph 23.20).
The IDMRT sequence performs the reading and the writing of the PE ID Burst. The ID pattern consists of alternate "0"s and "1"s in the P-channel, all other channels being DC-erased. The ID Burst lasts for a period of 33 ms and is then followed by a 46.6 ms gap to the first data block. (Note: 75,000 values are used throughout.)

12.7 ms after the start of the ID operation, the written or read ID pattern is checked. If it is correct, the ID detected signal PCDS/ID is set true for 2 ms. If not, the program will try nine times before giving up, using SE to keep count.

There is no special read-only sequence. The program goes through the motions of writing, but without actually doing so, since the write strobes are not enabled.

The IDMRT2 subroutine generates the "0"s and "1"s for the number of times that is stored in the S1 and S2 registers. The character period is preset by the A12 strobe. (See Paragraph 23.2.)

With the write strobe disabled (RTWCG=0) the IDMRT2 is used to generate a delay of 4 msec. In the read-only mode a subroutine, GPRT, is used to detect the gap between the ID Burst and the first data block. (See Paragraph 23.2.) The gap count value loaded into SB determines the number of 2.5 time periods which the gap should last.

The DUALR subroutine is used to condition the operation for reading unless the transport has a single stack head and is in the write mode. (See Paragraph 23.3.)
23.3 COMDC SEQUENCE

The COMDC sequence decodes commands and status signals and generates the remainder of the pre-record delay according to the decoded mode of operation.

The read strobe flip-flop (U25,4) is reset by the A2 just in case it has been set by noise in the start-up phase.
The WCOMD sequence decodes the write command and selects the proper write sequence to follow. The pre-record delay was completed in the COMDC sequence.

The DENV subroutine selects proper timer period (A12, 3) and post-record delay according to pre-selected density. (See Paragraph 23.23.)
DETAILED FLOW CHART:

WCOMD: 4

Call DENT ST 23

RREQ=1 ?

ERMOD:

BADER

FF -> SD
Set Error

OC + A2
Reset RREQ

Call DUALR 39

02 U Acc
Set DBSY

Acc + A6
Set DBSY

Erase mode? Bit 4

YES

NRZI

M2 - NRZI = 1

NO

NRZI

PE

FMODE:

Write filemark
Bit 3

YES

NO

NRZI

Write command decode

WCOMD

23-9
23.5 RCOMD SEQUENCE

The RCOMD sequence decodes the read command and selects the proper read sequence. Furthermore, the read post-record values are stored in SF using the DENST subroutine.

While the program is waiting for the first read data, the possible appearance of EOT is being checked. If detected, the Search Indicator (SA) is set. (See Paragraph 23.25 on the EOTCH subroutine.)

The gap length is also being checked, using subroutine GPCNT. This subroutine specifies a certain maximum allowable length (period) beyond which it will stop tape motion and return to the START sequence. The length is for the standard TDF 4050 selected to be 4.37 meters, but can be reprogrammed if desired, see Paragraph 23.24. (Whereas the GPCNT subroutine is used to check that a gap does not exceed a certain maximum value, the use of the GPTST subroutine can be said to ascertain a gap of a certain minimum value.)

Note that by returning the program to the START sequence when the gap period is exceeded, there will be no hang-up necessitating a master clear signal to continue operation. As soon as the FBSY line goes false, the formatter will be ready for a new command. This also applies when the tape drive stops tape motion in reverse at BOT, since it is the gap travel time which is checked, not the actual gap length.
DETAILED FLOW CHART:

RCOMD 5

Call DENST 23

DDETC:

Data detected NO YES

M7-DDET=1?

PE NO NRZI mode? YES NRZI

M2-NRZ=1

Call EOTCH 25

Call GPCNT 24

RNTST

PREAD 8

NREAD 12

READ COMMAND DECODE RCOMD 5
23.6 ERASE SEQUENCE

The ERASE sequence results in an erase operation by forwarding the write command (FWRT/TSWS) to the tape transport, and by omitting to generate write strobes (TWDS).

There are two types of erase operations. The first one is a fixed length (2.7 inch) type operation, the second one a variable type which keeps erasing until it is terminated by the Last Word signal FLWD. The (F)WFM command signal selects type of operation.

The FLWD signal is only transmitted on demand, by the FDWDS signal. The latter signal must therefore be continuously repeated, and at the proper synchronous rate. This rate is at the double timing counter rate wherefore the timing latch (U44,3) is set twice in the waiting loop.

```
0128 0648 ERASE: TAN 0BH  설정 메모리 모드 (BIT 3)
012F 0140 JCE VAREI 0BH  설명 메모리 모드
013A 7AEC FIXER: OUT C,0,ECH  설정 4.147 MICROSECONDS TIMING
013B 4F00 BUT 1,000H  설정 4.147 MICROSECONDS TIMING
013C 6A21 BUT 221H  설정 4.147 MICROSECONDS TIMING
013D FD85 CIN  DELAY  설정 4.147 MICROSECONDS TIMING
013E 9F99 ERASE: JOT HARD  TRAP ERASE IF JOT=1
013F BF8B JUN DREND  TRAP ERASE IF JOT=1
0140 FD85 VAREI: JUN COMMIT  DUMMY WRITE TO AVOID TIME RACE.
0141 A149 VAREI: JLM WREGS  ILAST XOR?
0142 6400 OUT 4,04H  ILAST EPPUX
0143 9143 JNT WREGS  ILAST XOR?
0144 7500 OUT 0,00H  ILAST EPPUX
0145 6400 OUT 4,04H  ILAST EPPUX
0146 9143 JNT WREGS  ILAST XOR?
0147 7500 OUT 0,00H  ILAST EPPUX
0148 BD41 JUN VAREI  ILAST EPPUX
0149 9143 JNT WREGS  ILAST XOR?
014A BD8E JUN ERASE  ILAST XOR?
```
23.7 PWFLM SEQUENCE

The PWFLM sequence writes a PE File Mark pattern. This pattern consists of 40 "0"s in channels P, 0, 2, 5, 6 and 7 with channel 1, 3 and 4 DC-erased, and is IBM compatible.

A subroutine COMWT is used to generate the phase transition part of the "0" data signals. In actuality, in order to obtain the correct polarity imprinted on the tape, the program must generate "1"s, the opposite polarity. The COMWT routine synchronizes these "1"s and then generates synchronized "0"s for the phase transition part. (COMWT, see Paragraph 23.26.)

Synchronization to the required bit rate is accomplished by having the program wait for the bit rate time latch to be set before going further.

23.8 PREAD SEQUENCE

The PREAD sequence performs the normal PE read test operation. Note that whereas the NRZI read operation mostly lies in software, the PE read operation mostly employs special hardware (Schematics no. 4 and 5).

Because of the 8-bit limitation of standard available registers, the 9-bit read words are broken up in two parts and handled one after the other.

Reading and transfer of PE read data in hardware start automatically as soon as a data block has been detected (M7-DDET = 1) in the RCOMD sequence.

The program in the meantime checks to see if the received data is a file mark. If not, it proceeds to the POSTT sequence, waiting for the postamble to be detected (M14-POSTD).

In checking for a filemark in the read mode, the program allows for 8 possible file marks, whereas in the write mode (see PWFLM) only the IBM standard file mark is acceptable. Other standards allow erasure in any of tape tracks 1, 4 and 7. Therefore, the PREAD sequence ignores the corresponding 5, P and 0 bits.

23-14
<table>
<thead>
<tr>
<th>Page</th>
<th>Erroneous Text</th>
<th>Correct Text</th>
</tr>
</thead>
<tbody>
<tr>
<td>6-7</td>
<td>FDWDS</td>
<td>FDWDS</td>
</tr>
<tr>
<td></td>
<td>FLWD</td>
<td>FLWD</td>
</tr>
<tr>
<td>22-8</td>
<td>DB3</td>
<td>S0</td>
</tr>
<tr>
<td></td>
<td>S0</td>
<td>WFM</td>
</tr>
<tr>
<td>22-14</td>
<td>1000</td>
<td>--08</td>
</tr>
<tr>
<td></td>
<td>:</td>
<td>:</td>
</tr>
<tr>
<td></td>
<td>:</td>
<td>:</td>
</tr>
<tr>
<td></td>
<td>1111</td>
<td>--0F (8 places)</td>
</tr>
<tr>
<td>23-5</td>
<td>18 ms</td>
<td>12,7 ms</td>
</tr>
<tr>
<td>23-9</td>
<td>DBSY</td>
<td>FDBY</td>
</tr>
<tr>
<td>23-12</td>
<td>Activate</td>
<td>Read Operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23-13</td>
<td>EFWDS</td>
<td>EFDWS</td>
</tr>
<tr>
<td></td>
<td>FFWDS</td>
<td>FFDWS</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>(4 places)</td>
</tr>
<tr>
<td>23-15</td>
<td>DBSY</td>
<td>FDBY</td>
</tr>
</tbody>
</table>
23.9 PWBGN SEQUENCE

The PWBGN sequence performs the normal PE writing operation.

A subroutine PE688, utilized to write the 40 postable "O"s. The same subroutine is later used to write the 40 postable "0"s. The first part of this subroutine writes the phase transitions, and the second part, PMIDL, writes the data transitions, see Paragraph 23.7.

When writing the preamble, the program enters the subroutine at the PMIDL point, starting as appropriate with a data transition.

The COMIT subroutine (Paragraph 23.26) is used to write the preamble all "1" byte.

Note that the inverse polarity is used, as was the case when writing file marks. This is the polarity needed to obtain a polarization of the tape medium in agreement with international standards. Doing the inversion in software saves hardware.

In writing data in the PE format, a phase transition shall be inserted if the next bit is of the same polarity. The next bit is therefore made available at this time in order to determine whether or not to insert a phase transition.

To generate the phase transitions, however, a simple scheme is used which avoids the use of exclusive-OR operations or similar logic. This scheme consists of trying to write, at an instant proper for a phase transition, a bit having a polarity inverse of that of the next bit.

Then, if the next bit is of the same polarity as the present bit, the phase transition bit becomes an actual phase transition since its polarity then is the opposite of the present one. If, on the other hand, the next bit is of the opposite polarity of that of the present bit, the phase transition bit will have the same polarity as the present bit, and no flux transition will ensue on the tape. This will thus conform to the requirements of the PE format.

Since in practice we have to invert all data bits in software, there is no need to perform an extra inversion to obtain the phase bits: they can be used in the true from in which they appear.

Thus, the program generates phase transitions by feeding the transport the next bits by their original polarity, and then on the next clocking generates data transitions by inverting the same bits.

The write data operation begins with the PWBYT sequence in which data are fetched from the BO, BI registers and transferred to the A0, AI registers and S4, S5 registers via the accumulator. A subroutine, DAT7, is used to synchronize the phase transition bits now stored in the A0, AI register, and then on the next clocking to transfer the data bits from S4, S5 to A0, AI in inverted form. The subroutine generates the FOWGTS demand data stroke during the phase transition. (DAT7, see Paragraph 23.28).

This sequence is repeated until the LMD last word line goes true, after which the postamble is generated. As soon as the read circuitry detects data, the error detection circuits are enabled.

The COMIT subroutine writes the postamble all "1" byte and the PE688 follows to write the 40 postable all "0"s bytes. This time there is no need to start in the PMIDL. However, since the last part of the PE891N ends with a data transition, it becomes necessary to add a phase transition. To this end the last part of the COMIT subroutine is used, starting at COM11.

To secure a return to the proper gap polarization of the tape, a FWMG signal is generated which resets all the write flip-flops on the tape transport.

Normally, however, they will already have been put in the reset state by the COM11 operation. (In Edit mode we skip this provision).

Note that timing in the PE write operation is so critical that there can be no extra program steps in going from the PWBGN sequence into the PWBYT sequence.
The NERBQ sequence handles the NERSI write operations and splits into the NEFLIM file mark sequence and the normal NERSI data block sequence. First, two dummy write operations are executed to avoid timing race.

23.10.1.1 NEFLIM SEQUENCE, FILE MARKS

NERSI file marks consist of only two bytes. The second byte is an LRC check character, necessarily identical to the first byte, because its primary purpose is to restore the proper gap polarization on the tape.

Note that it is not necessary to load the write parity register A2 at this time, since the parity bit is always zero for both 7-track and 9-track file marks.

A gap test operation is performed to check the presence of noise just preceding the file mark: Pist the gap test flip-flop (U254) is set. If it is still set by the time its output M9-GAPD is checked, there has been no noise.

23.10.2 NERSI SEQUENCE, NERSI DATA

In writing NERSI data, the program sets up a timing counter clock rate which is twice the bit rate as was the case in PE. The clock period, which for PE was 4.167 usec, is now 8.333 usec (whereas the bit period is 16.67 usec.)

This finer timing is done to know exactly when the next byte is loaded into the host computer and help avoid problems during last word checking. The write strobe is only enabled every other clock period.

The various steps in the NERSI write sequence are evident from the flow chart.

Keep in mind that the read head will read and start reading the written record some 2 msec after the start of writing (for 9-track heads at 75 ips; 4 msec for 7-track). This event is marked by the setting of the MT-DDET flip-flop (4), which is eventually reset when the read operation is deasserted. The DROPP subroutine, used to detect dropouts, is in effect passive until this flip-flop is set (DROPP, Paragraph 23.29).

Arrival of read data is also manifested by the setting of the M6-RREQ flip-flop (4), being triggered by the TROS read strobes. This flip-flop, however, is reset by the A2 strobe every time read data is being transferred (5).

The A2 strobe both resets this flip-flop (4) and strobes the (first part of the) read data into the read shift register (5).

In the NERSI sequence, the detection of read strobes by the RREQ signal is used to signal the transfer of read data using the RMDAT subroutine. This routine also checks vertical parity and keeps a running comparison of the final LRC characters which it stores in the S4, S5 registers (RMDAT, Paragraph 23.30).
The WLRTY sequence is a continuation of the NERK block sequence. It writes the last word in the NERK block and generates the CRC and LRC characters. The LRC character is not, however, required for 7-track operation.

The check characters are placed 4 character periods apart. Since we operate with double clocking rate, that means 8 clock periods apart. (This half character period of 8.13 usec should not be confused with the system clock period of 0.208 usec.)

After having written the last word, the WLRTY sequence conditions the CRC generator. This requires two extra operations which are not, as it happens, performed by the CRC Generator package used, the MC 8500 (1117,3). This device requires for proper operation one additional shift with all inputs low after the last data character has been shifted in.

Therefore, the first step is to generate an all "0's" character. This is fed to CRC Generator via write data output registers A0, A1. However, the new CRC character output is inverted by the R1 output gates, and a hardware inversion operation is necessary to convert the character back to true form.

Another circuit complication is caused by the CRC generator B1 output gate for the parity bit. This gate has the strobe B1 in common with the gate for the input parity bit from U50, which already has been assigned DB1. The CRC parity bit has therefore been assigned DB8 instead of the desired DB1, which must be used later in order to load write output register A1. Consequently, after the CRC parity bit has been brought into the accumulator, it is shifted left one place to the bit 1 position. It is also re-inverted and finally loaded into the write output register by the A1 strobe.

The 86 scratch pad register is used to properly time the writing of the CRCR. This register is set to 0 when the program enters the timing sequence, although only 2 clock periods have so far elapsed. By the time it encounters the first 86 test, 3 clock periods have elapsed, but the register has been incremented to 4. That is, S6-1 clock periods have elapsed. The program then cycles the timing loop until S6 = 7 (after six clock periods) when it branches off, sets a clock period and enables the CRC write strobe on what is then not the 8th, but the 7th clock pulse. The final writing of the CRCR appropriately takes place on the 8th clocking after one more cycle.

On this cycle S6 is incremented to 8, and the program will go on cycling through the timing loop again until S6 = 14, when it branches off for the CRC character. On the 15th clock count, the LRC write strobe is enabled, and the writing takes place on the next cycle at the 16th clock count. Only then is the S6 register incremented from 14 to 15 and thus qualifying for exit from the WLRTY sequence.

Note that there has been no generation and loading of a particular LRC character. This character automatically comes into being when the CRC write strobe TIMES resets all write amplifiers in the tape transports. Only those channels not already in the proper reset state will be reset and caused to have a flux reversal on the tape. The resulting flux pattern constitutes the LRC character.

For 7-track operation, there is no CRC character, and the LRC character shall appear 8 clock periods after the last word, which in this case has not actually been written yet. In order to use the same timing sequence as for 9-track operation, the S6 register is preset to 1, thereby skipping 7 clock periods, and avoiding the CRC loop.

On the eighth clock count, the last word is written, and the program goes into the timing loop counting another 8 clock periods before it writes an LRC to the same manner as for the 9-track operation.
23.12 NREAD SEQUENCE

The NREAD sequence determines the nature of the required N2E1 read operation and selects the proper read sequence.

Unless a data block has already been encountered, the program checks for the presence of EOT using the EOTCH subroutine, and checks the time it takes to reach the block, using the GPENT subroutine.

Note that no data transfer takes place if the erase line is true in the forward mode.

An overall flow chart for the N2E1 read sequences is shown, including the NREAD (12), the RREVVM (15), the DTRAN (13), and the NGAP (14) sequences. When reading reverse block end check characters appear first and must be handled first.

23.13 DTRAN SEQUENCE

The DTRAN sequence controls the transfer of N2E1 data bytes read from tape. It also includes the transfer of check characters in the forward mode.

In the reverse mode the check character transfer, being handled by the RREVVM sequence (Paragraph 23.15), is already complete when the program enters the DTRAN sequence. Hence, after the data transfer operation is completed, the program exits straight off to the NGAP sequence, bypassing the forward mode check character transfer sequence in the DTRAN.

The data byte gap duration is monitored by the NDLY subroutine (Paragraph 23.34). This subroutine is similar to the DELAY routine, but requires an outside closing loop to complete the delay. This allows the delay timing to be interrupted whenever a read strobe is received (RREQ = 1) and branch out of the delay loop to execute the transfer of the data byte accompanying the read strobe. Only if the delay is completed, that is, if the delay exceeds 2.5 character periods, will the program break out of the data transfer loop.

To execute the data transfer, the NDATA and TRANS subroutines are used (Paragraphs 23.31 and 32). Together they perform the same function as the SWNAT subroutine except that the NDATA subroutine increments the SC byte count register if the number of bytes detected is less than 3. This register is used later to qualify the block: Bad block if SC is less than 2, file mark if SC = 2, and data block if SC is larger than 2.
In general, the RDATA subroutine loads the read output registers and increments the SC register, and the TRANS subroutine strobes the data byte out, and performs a vertical parity check. The NDLAY subroutine, in addition to branching out 2.5 character periods after the last read strobe, also performs an EOT check. This check will be performed very often since the rate at which NDLAY is cycled through is much higher than the data bit rate seen by the RREQ read strobe detection circuit.

The check character transfer loop used in the remainder part of the DTRAN sequence is similar to the data transfer part and is used for both the CRC and LRC characters. The mechanism of breaking out of this loop once both characters have been detected employs the S8 register. This register is set to 01 whenever there is only one character to search for, such as in 7-track operation or after the CRC character has been detected in the 9-track operation. A test of the S8 register is then made after this search has been made, and if S8 = 01, the program goes on to finish the DTRAN sequence.

When the program enters the CRCWT check character transfer loop, 2.5 character periods have already elapsed since the last character, and this gap constitutes the minimum required before the first character arrives. This character, which in both 7-track and 9-track operation may be an undetectable all "0"s byte, is assumed to arrive within an additional 4 character periods, for a total of 6.5 periods since the last data byte. To monitor the check character gaps, the NDLAY subroutine is used, much in the same manner as it was used in checking the data byte gaps in the data transfer loop. The S8 test is placed in the NDLAY closing loop.

In the case of an all "0" byte, the program will break out of the NDLAY delay loop after 6.5 periods in total without having entered the CRDAT check character transfer loop, since no read strobe will accompany such a byte.

If the byte is not all "0"s, it will be duly transferred, using the RDATA subroutine and the A3 strobe instruction used in the TRANS subroutine. (The TRANS subroutine is not used here because the parity check contained therein is not wanted here).

At this point in the CRDAT loop, the S9 register is tested. In normal operation, the program will break out within 4 character periods and reset the S9 register to 00. This register is set to 01 only during the CRDAT sequence, in the CRCWT subroutine which is part of the sequence. Hence, if the S9 is 01 at this test point, it means that a second byte has been detected before the elapse of the full 4 character periods since a first byte set the S9 register. It is then assumed that this byte must be a data byte and that the initial gap exceeding 2.5 character periods was due to a drop-out. The error register is therefore set, and the program is returned to the DTRAN entry point in order to resume reading and transferring data bytes.
The CRCET subroutine will, in addition to registering the detection of a byte in S9, check and modify the S4 parity register, see Paragraph 23.35.

In 7-track operation, the LRC character may be an all "0"s byte, but not so in 9-track operation. On the other hand, in 9-track operation the CRC character may be an all "0"s byte.

Normally, the program will cycle the check character transfer loop once in the 7-track mode and then exit to the S9TST sequence. If however, the LRC is an all "0"s byte, the transfer loop is not cycled, the S9 is not set, and the program exits to the S9TST sequence after 4 character periods. In this sequence a test on S9 is made, and if S9 = 00, an all "0"s LRC is assumed and transferred at this point.

In the 9-track mode, the S8 register is not set until the first CRC character search cycle has been completed, and the program will make one extra search cycle for the LRC character before exiting to the final S9TST sequence.

The CRC search cycle will normally include cycling the transfer loop, setting the S9 register. Not, however, for an all "0"s byte. In that case, S9 will remain 00. After the S8 test, beginning on the LRC search cycle, the S9 register is therefore tested to determine whether or not a CRC byte was detected. If not detected, an all "0"s CRC byte is assumed and consequently transferred. This is taken care of by the NOCKC subroutine (Paragraph 23.36).

An all "0"s byte will generate a parity error signal, and the CRG-Gate, which controls the transmission of parity error signals, must be prevented from enabling such transmission until the byte has been safely transferred. This is accomplished by introducing a short delay using the SDLAY subroutine (Paragraph 23.37).

Parity error signal transmission is enabled for the LRC character, but not in the space or search/ignore data modes. The actual mode is determined by the ERTST subroutine (Paragraph 23.38).
23.14 NEGAPE SEQUENCE

The NEGAPE sequence is a continuation of the NHEAD sequence and checks the gap following the data block. If the gap is at least 2 character periods long, the program goes on to check for file marks and errors. If on the other hand, there are signals received within this period, the gaps previously believed in the DTTRAN sequence to be check character space gaps, are assumed to have been drop-outs, and the program returns to the DTTRAN sequence.

The check for errors starts with a check of the longitudinal parity, examining the S5 and S4 register which contains the results for each read channel of exclusive-or-ing (in the RDATA subroutine) all previous bits (cfr. Paragraph 23.30). The respective longitudinal parity bits shall be "0". This also holds true for file mark bits.

In the program the data part of the S5 is examined first, and then the S4. The four most significant bits in S4 shall also be "0", and the entire S4 byte is examined. Of the 5 available channels in the 7-track mode it is channel 0 and 1 which are not used, and these two are masked out.

If the S5, S4 test is passed and there is no error registered in SD, the first condition for file mark is checked: The number of bytes in the block. This has previously been recorded in the SC register by the RDATA subroutine and shall be 2 for a NEZI file mark.

The next file mark test is the file mark pattern itself. For this test the entire S5 byte can be used, and the B4 part need not be used, since both the P and 0 channel bits is "0" for any type of file mark. For 7-track and 9-track formats the pattern shall have "1"s in channels 4, 5, 6, 7, respectively 3, 6, 7. Furthermore, for a 7-track file mark the parity shall be even, and the SD shall contain EE as the result of the parity check in the TRANS subroutine.

The NEGAPE sequence is finished off by a 25 period gap test using the GPTTT subroutine. In addition, a check is made on read strobes. Detection of read strobes is ignored only if in space or search/ignore data mode (as tested by ERST!).

bit location: 7 6 5 4 3 2 1 0

S4

<table>
<thead>
<tr>
<th>L</th>
<th>L</th>
<th>L</th>
<th>L</th>
<th>ch. 2</th>
<th>ch. 1</th>
<th>ch. 0</th>
<th>ch. P</th>
</tr>
</thead>
</table>
| 7-track mask | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 (09)

S5, B5

<table>
<thead>
<tr>
<th>ch. 1</th>
<th>ch. 2</th>
<th>ch. P</th>
<th>ch. 7</th>
<th>ch. 6</th>
<th>ch. 5</th>
<th>ch. 4</th>
<th>ch. 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data mask</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 (19)</td>
</tr>
</tbody>
</table>

7-track file mark

| 0 | 0 | 0 | 1 | 1 | 1 | 0 | (19) |

9-track file mark

| 0 | 0 | 0 | 1 | 1 | 1 | 0 | (19) |

23-26
Detailed Flow Chart:

NZGAP

00 + A7 set gap
set

04 + S1

Call DELAY 20

(09-GAPD) ?

NO FF + SD Set Error

Call ENST 38

IF = Acc Mask-out pattern

Acc + S5 = Acc

NO Acc=0 ?

NRRD1: YES

S4 + Acc

NO 7-Track (M3=7,TF=1)

NRRD2: YES

* Acc + Acc Maskout pat.

NRRD3: NO Acc=0?

NRRD4: YES

Call ENST 38

IF = Acc Set HERR

Acc + AX Set HERR

ENST if not space

DTRAN 13

SC=02?

NO

CHLRC: YES

B5X = Acc Last LRC character

7-track (M3=7,TF=1)

NO

PMSEIV

Acc=IE?

YES

NO

Acc=IE?

YES

NRRD5: YES

SD=00?

YES

NRRD6: NO SD=EE?

NO

YES

NRRD7: YES

S5=00?

NO

F + EA set file mark ind.

00 + AR set HERR

NRST TEST 14

00 + AR set HERR

00 + A7 Reset RRD

Call DEMST 23

Call GPTST 22

NRRD9: NO

NO

NRRD10: YES

HARDEN

NO

00 + AR set HERR

DREN 16

NZGAP

* Masking out bits 0 & 1 which are not part of 7-track byte.
The BREV sequence is part of the MINREAD sequence and handles the check character transfer prior to the data transfer in the reverse read mode.

The program for the forward mode character transfer in the UTRAN sequence was able to use common smaller sequences for 7 and 9 track modes of operation. In the BREV sequence, these modes are handled by completely separated branches.

In 9-track operation, the first byte arrived is assumed to be the LRC character and is promptly transferred. The CRC byte is expected to be detected within 6 character periods, and is assumed to be an all "0"s byte in the absence of a read strobe during the wait period. The program sequence is similar to the corresponding one in the UTRAN sequence.

In the 7-track mode, matters are complicated by the fact that the LRC character may be an all "0"s byte, and it is impossible therefore to determine whether the first detected byte is an LRC character or a data character before the gap to the next byte is known to exceed the minimum required for an LRC character.

The first byte is therefore stored while the program goes on to examine the gap. If the gap exceeds 2.5 character periods, the detection byte is qualified to be an LRC character and transferred as such. If the gap is less than 2.5 periods, the LRC is assumed to be an all "0"s byte, and such a "0" byte is transferred, before the stored byte is transferred. The latter is now assumed to be a data byte and is transferred after a short delay.

Using CMC, parity error signal transmission is disabled during the LRC character transfer, and the SUBLAY subroutine is used as before to keep it so disabled until the transfer is safely completed.

The TRANB subroutine is used to transfer the first byte instead of RDAT, since this byte has already been stored in S4, S5, and in the case of an all "0"s LRC character is no longer available in the S4, S5 registers. In this case, the read strobe for the next byte has already been received, and the program must consequently use the CMDAT entry point in UTRAN sequence to secure the transfer of the accompanying data byte.
The DRENQ SEQUENCE terminates all read and write operations, first by generating the post-record delay and then, at
RAMPD, by ending tape motion. While the tape is decelerating, the INREQ signal is tested for the presence of a new
command, in which case the program is ready for an "on-the-fly" operation.

The post-record delay value is fetched from the SF register which was loaded during the START (write delays) and
DCMDQ (read delays) sequences. The timer is reprogrammed to a 20 usec clocking
period.

In the case of a search operation, this operation is continued by returning the program to an appropriate point in the
START sequence unless a file mark or, in forward motion, an EOT marker has been
detected, in which case the search operation is terminated. The detection of a
file mark would have been registered in the SA register during the PREAD (PE) or
NQGAP (NB21) sequences. A watch for the
EOT marker is maintained at all times, and a detection of it is registered in the
SA register by the DELAY, EOTCH and
NDLAY subroutines.

The NFILS entry point is provided for the GPCHT subroutine to terminate the
operation if the gap detected is too
long.

A ramp delay is generated after which it is assumed that the tape will have
stopped. In the case of an "on-the-fly" new command, the program is returned to an
appropriate point in the START sequence where decoding the command takes
place.

Finally, if there is no new command, the program is returned almost to the very
beginning of the START sequence, re-
taining only the format status inform-
ation. In the START sequence, the pro-
gram resets various control and indi-
cator registers and advances to a point
where it sits waiting for a new command.
The DELAY subroutine will generate a delay determined by a preselected timer period generated by the timing counter (U120, 121, 1) and a multiplication factor normally stored in scratch pad registers S1 and S2. The least significant part of the number (LSB) is stored in S1, and the most significant one (MSB) in S2. The time base, or timer period, is preset by using strobe A12. See also paragraph 22.3.4-3. In connection with the latter paragraph, a detailed description will be given:

There are essentially two loops, one decrementing (SUB 0) the LSB part of the count number and the other decrementing the MSB.

In the first loop the LSB byte is decremented after every timer period generated by the timing counter U120-121. The timing counter sets timing latch U44 (see schematic 3) which is tested (M4-TIME) by instruction JNT. The LSB byte is returned (RUT 1) to location S1 every time after having been decremented. Eventually, the LSB byte is reduced to zero, and the program branches into the second loop (JZC DECRS).

In the second loop S1 is first loaded with ones (SUT 1, FF). The MSB byte in location S2 is decremented, and the program reenters first loop after only one cycle. This first loop must now be circulated 256 times before entering the second loop again, and the just described sequence in the second loop is repeated, each time decrementing the MSB.

Every time the first loop is being circulated a test is being made in the ALU, OR'ing the MSB with the LSB stored in accumulator (IMO S, 2). Only when both bytes have been reduced to zero will the program break out of the loops (JZC RETURN) and return to the main program.

On every passage through the loops a test on EOT is made (JEO). If the EOT is detected, the search indicator is set (AA loaded into location S10).

If there is a File Search operation, the tape must stop in the next gap after having passed the EOT mark.
DETAILED FLOW CHART:

Preset/preloaded: Timer period, by A12
Multiplication factor in S1, S2

DELAY 20

DELAY:

Time latch set
M4-TIME\(=1\)

YES

NO

00 \(\rightarrow\) A13,3
Reset
time latch

S1=0
empty?

YES

S1 and S2
empty?

Acc=0?

NO

DECR S1
OR S2

DECR S2

FF \(\rightarrow\) S1
FILL S1

RETURN:

YES

RTN

DECR:

DECR S2

DEOCT:

EOT?
M10-EOT\(=1\)

NO

YES

DSIND:

AA \(\rightarrow\) SA
set search
ind.

DELAY SUBROUTINE

DELAY 20
23.21 IDWT2 SUBROUTINE

The IDWT2 subroutine will generate "0"s and "1"s for the number of times which is stored in the S1 and S2 scratch pad registers and is used for writing PE ID Bursts. The character period is determined by the timer counter setting (strobed by A12). The S1, S2 number is counted down in a way similar to the DELAY subroutine (Paragraph 23.20).

The inverse polarity is used for the "0"s and "1"s, and the subroutine starts with writing a "0" in the P-channel, then proceeds to write a "1", to decrement the S1, S2 registers and finally to repeat the action until the registers are empty.
DETAILED FLOW CHART:

Preset/preloaded: Char. period by A12. Number of "0"s and "1"s in S1, S2.

IDWT2:

21

IDWT2:

02 + A1,3
00 + A0,3
Write "0"

WREQ1:

Time
<latch set>
M4-TIME=1 NO
YES

00 + A1,3
Write "1"

00 + A13,3
Reset time latch

WREQ2:

Time
<latch set>
M4-TIME=1 NO
YES

00 + A13,3
Reset time latch

S1=0?

YES

DECR S1
OR S2

NO

IDWT1:

FF + S1
DECR S2

Acc=0?

NO

RETRN:

YES

RTN

ID BURST SUBROUTINE

21

23-35
23.22 GPTST SUBROUTINE

The GPTST subroutine will make a halt in the program (not the tape) until a gap (absence of noise and signals) is detected which is of a certain minimum specified period (length). This period is 6 times the timer period times the gap count number stored in scratch pad register SB. The timer period is half a character period.

To preserve the SB value, it is transferred to the SE register for the operational countdown.

The subroutine operates by setting the GAPD flip-flop and then waits to see if signals or noise will reset it within 6 timer periods. If so, it will try again. If not, it will, unless the SE gap count number has been decremented to zero, see if the flip-flop stays set another 6 timer periods. It will try as many 6 timer period loops as the SE number allows. When the gap count is zero, it returns to the main program.

During this test, the presence of the EOT marker is being checked. There is no chance of missing the EOT marker since this check repeats within microseconds whereas the presence of the EOT marker, if passing, lasts for milliseconds. If the EOT marker is detected, search indicator SA is set which in a File Search operation makes it possible to end the operation in the next gap.

The read line is also being monitored since it would not be possible to detect a gap if this line is false. In that case the program is returned to the START sequence to avoid tape run-out.

```
0082 4000 GPTST1: CLR A
0083 B00B INQ E
0084 3E00 RUT E
0085 4700 OUT 7,80H
0086 4000 GPTST1: CLR A
0087 4505 ORA 05H
0088 9080 GPTST2: JNT GPTST2
0089 7500 OUT 0,06H
008A 4200 SUB 0
008B 8080 JIE GPTST3
008C 8080 JUN GPTST2
008D A8F8 GPTST3: JEO A,7
008E 3597 GPTST3: INQ A,7
008F 4420 ANA 20H
0090 8093 JIE GPTST7
0091 7000 OUT 8,00H
0092 8000 JUN START
0093 4200 GPTST7: OUT 2,00H
0094 4496 JGD GPTST6
0095 8032 JUN GPTST7
0096 500E GPTST6: INQ 9,06H
0097 8090 JIE GPTST7
0098 4200 SUB 0
0099 3E00 RUT E
009A 8080 JIE GPTST1
009B 7AAA GPTST4: SUT A,00AH
009C 8080 JUN GPTST3
009D 1000 GPTST4: RTN
```
DETAILED FLOW CHART:

Preset/preloaded: Timer Period, by A12
Gap count number in SB

GPTST:

1. \( SB \to SE \) timing count
   - 00 \( \to A7,4 \)
   - set GAPD

GPTS1:

- 06 \( \to \text{Acc} \)
- 3 char.
- periods

GPTS2:

- Timing latch set?
- M4-TIME=1
- YES
  - DECR Acc
  - 00 \( \to A13,3 \)
  - reset Time latch
- NO
  - Acc=0
  - YES

GPTS3:

- EOT?
- M10-EOT=1
- NO
- YES
- W10 \( \to \text{SA} \)
- Load EOT
- det. into search ind.

GPTS4:

GPTS5:

- Read status set?
- bit 5
- NO
- YES
- 00 \( \to A2 \)
- Reset RREQ

GPTS6:

- M9-GAPD=1
- NO
- YES

GPTS7:

- 00 \( \to A8,5 \)
- Set Hard Error

START

GPTST

GAP DETECT SUBROUTINE

RTN
The DENST subroutine decodes the density command (TDDI) and the K, H strap configuration (Table 2, sch. 2) and selects appropriate time base for the bit rate timing counter.

Whereas this time base is accurate for 200, 800 and 1600 bpi, it deviates by 0.77% for 556 bpi (to 551.8 bpi), due to the fact that the system clock frequency is not an integral multiple of the 556 bpi bit rate, subject to fractional division. The 0.77% deviation, however, is negligible compared to other sources of timing errors in the transport itself.

To provide sufficient timing resolution in NRZI and time slots for phase transitions in PE, the time base period chosen is half the character period.

The DENST subroutine also selects the proper post-record delay value according to selected mode of operation and stores this value in the SF register for use later in the DREND sequence. The values are based on a timer period of 20 usec.
23.24 GPCNT SUBROUTINE

The GPCNT subroutine will monitor the length (duration) of a gap, and if the gap exceeds a certain maximum, the tape will stop, preventing tape run-out. The program will return to the START sequence (via the NFILS sequence), ready for a new command as soon as the Formatter Busy signal FBSY goes false. Since it is actually time and not distance that is being monitored, this action will also prevent any hang-up in the case of standing at EOT after a read reverse operation, in which no data has been detected.

A test is first made to determine if the EOT has been detected and if the operation is a search-for-file mark operation. In that case the subroutine will abort the operation if data has not yet been detected.

The GPCNT subroutine is normally used in a program loop and measures time by incrementing scratch pad register $S7$, $S8$ and $S9$ every time it is cycled through. Register $S8$ is incremented every time $S7$ exceeds 255 counts, and $S9$ is incremented every time $S8$ exceeds 255 counts. The subroutine may thus be cycled through a maximum of 256 x 256 x 256 times, and the time elapsed is the time it takes to run through the sequence steps at the system clock frequency this many times.

This represents a maximum of about 143 meters (470 feet) if the S9 is allowed to reach a count of FF, but a maximum of 0.5 meters (1.6 feet) if the count allowed is only 01. In comparison, the maximum gap length according to international standards is 7.62 meters (25 feet).

In the TDF4050, the maximum allowable gap length is programmed to be about 4.92 meter (16 feet) by allowing a maximum S9 count of 09. This will give enough tape left, when passing EOT, to avoid a tape run-out.

```
0148 4000 GPCNT: CLR A  ; LOAD SEARCH INDICATOR REGISTER
014C 5008 INX D,4
014D 70DD 0A
014E 8162 JNZ GPCNT1
014F 4000 GPCNT1: CLR A
0150 5007 INX D,4
0151 4301 ADD D,1
0152 8153 JNZ GPCNT3
0153 2F00 RUT 7
0154 1300 RTN
0155 2F00 GPCNT3: RUT 7
0156 5008 INX D,4
0157 4103 ADD D,1
0158 8150 JNZ GPCNT4
0159 3B00 RUT 8
015A 1000 RTN
015B 3B00 GPCNT4: RUT 8
015C 5009 INX D,4
015D 4201 ADD D,1
015E 0409 TST D,9H
015F 8167 JNZ GPCNT5
12 1IF zero
0160 3F00 RUT 9
0161 1000 GAPRN: RTN
0162 4508 GPCNT5: ORA B
0163 5E00 TST D,5,0
0164 4405 0A
0165 8167 JNZ GPCNT6
0166 B04F JUN GPCNT2
0167 9D01 GPCNT6: JDT GAPRN
0168 BF0A JUN NFILS
```

23-40
DETAILED FLOW CHART:

GPCNT:

SA=AA? (EOT detected?)

YES

NO

GPCN1:

0B Acc
Mask out bits except 0,1,3

S0 Acc Acc

Acc=05?

NO

YES

GPCN2:

INCR. S7

GPCN3:

S7=00?

NO

YES

INCR. S8
store S7

GPCN4:

S8=00?

NO

YES

INCR. S9
store S8

GPCN5:

S9=09*?

NO

YES

* S9 value is optional

GPRTN:

NO

M7-DDET=1 data detected?

GAP LENGTH SUBROUTINE

24

RTN

GPNT

NPILS 16
23.25 EOTCH SUBROUTINE

The EOTCH subroutine loads search indicator register SA with AA if EOT is detected.

23.26 COMWT SUBROUTINE

The COMWT subroutine contains one part generating a bit period delay and a subsequent part loading the output write register with an all "0"s byte followed by another bit period delay. It is primarily used for writing preamble or postamble all "1"s of the inverse polarity.

If the write commands have been activated, the subroutine will write an all "1"s data byte, and the bit period delay will serve to delay further action until the write strobe TWDS has been generated. The first bit period delay will serve the same purpose for write data which may have been loaded into the write register prior to calling the subroutine.

The COMWT may be used to write phase transitions as well as data transitions, and the entry point COMMW makes it possible to skip the first part if a bit period delay is not needed.

If the write commands are not activated, the subroutine can be used to generate short delays.

The decrement instruction is of use in writing file marks. A loop is included in the program, and the accumulator is used to specify the desired number of identical bits.
DETAILED FLOW CHARTS:

Preset/preloaded:
Number of cycles in accum.

EOT DETECT SUBROUTINE

WRITE ONES SUBROUTINE
23.27 PREMW SUBROUTINE
(incl. PMIDL)

The PREMW subroutine is similar to the COMWT subroutine and is used to write preamble and postamble all "0"s. The first part writes phase transitions and the second part, entry PMIDL, writes data transitions, using inverted polarities. Whereas COMWT for repetitive use depends on an outside program loop, such a loop has been included in the PREMW subroutine, which will write as many "0"s as the accumulator has been programmed to and then return to the main program.

In addition, PREMW includes a routine, SETEN, which will activate the error detection circuits as soon as the read head begins reading data.
DETAILED FLOW CHART:

PREAMBLE SUBROUTINE (27)

PRETNE:  YES

Acc = 0?

RTN

PREMW

SETEN:
ID A5,2
SET ENHE, ENRST
CRCG, ENFL

WREQ9:
Time latch set?
M4-TIME = 1
NO

WREQ8:
Time latch set?
M4-TIME = 1
NO

DECR. Acc

Acc = 0?

NO

M7-DDET = 1
Data detected?
YES

PREMNN:

PREMW

00 A0,3
00 A1,3
Phase

00 A13,3
Reset time latch

00 A13,3
Reset time latch

FF A0,3
02 A1,3
"O" data

PMMIDL
23.28 DATWT SUBROUTINE

The DATWT subroutine also resembles the COMWT subroutine to a certain degree, but is used to write PE data bits in general, not just "1"s. The first part of the subroutine generates the bit period delay which provides write strobe generation for the phase transition byte previously loaded into the write registers. In the second part this byte in inverted form is fetched from scratch pad register S4, S5 and transferred to the write registers to serve as the data transition byte. The bit period delay needed to secure the generation of write strobes is not present here, but in the main program.

<table>
<thead>
<tr>
<th>Code</th>
<th>Address</th>
<th>Operation</th>
<th>Address</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0185</td>
<td>7300</td>
<td>DATWTI</td>
<td>OUT</td>
<td>0,00H</td>
</tr>
<tr>
<td>0186</td>
<td>9184</td>
<td>WREGC</td>
<td>JNT</td>
<td>WREGC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>0187</td>
<td>4700</td>
<td>SET</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>0188</td>
<td>5254</td>
<td>INI</td>
<td>S,4</td>
<td></td>
</tr>
<tr>
<td>0189</td>
<td>2050</td>
<td>AUT</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>018A</td>
<td>4700</td>
<td>SET</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>018B</td>
<td>5C03</td>
<td>INI</td>
<td>S,5</td>
<td></td>
</tr>
<tr>
<td>018C</td>
<td>2100</td>
<td>AUT</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>018D</td>
<td>4403</td>
<td>OUT</td>
<td>4,03H</td>
<td>RESET EFUDS</td>
</tr>
<tr>
<td>018E</td>
<td>7300</td>
<td>OUT</td>
<td>D,00H</td>
<td>RESET TIME INDICATOR</td>
</tr>
<tr>
<td>018F</td>
<td>1000</td>
<td>RTN</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
DETAILED FLOW CHART:

Preset/preloaded:
Bit period delay by A12
Data into S4, S5

1. **DATWT**
2. **DATWT**
   - **00 → A13,3**
   - Reset time latch
3. **WREQC:**
   - **Time latch set**
   - **M4-TIME=1**
4. **Writing Phase**
   - **S4 → Acc**
   - **Acc + A0,3**
   - "Data data"
   - **S5 → Acc**
   - **Acc + A1,3**
   - "Parity data"
   - **03 → A4,3**
   - Reset EFWDS
   - **00 → A13,3**
   - Reset time latch
5. **RTN**

PE DATA WRITE SUBROUTINE

23-47
23.29 DROPT SUBROUTINE

The DROPT subroutine is used to detect drop-outs during NRZI write operations. No distinction has been made in this respect for single stack write operations, since the read circuitry in this case is not active anyway.

The DROPT sequence is in effect bypassed until a data block has been detected. Then, a gap exceeding the time it takes to cycle through 3 DROPT calls in the program constitutes a drop-out. Since the DROPT subroutine normally is followed by a bit delay, this will in practice mean a gap of 3-4 bit periods.

```
0276 9E78 DROPT1 JDT GAPST
0277 1000 RTN
0278 467C GAPST1 JED DROPT1 1GAP DETECTED?
0279 7800 SUT 8,00H 1RESET GAP COUNT REGISTER
027A 4790 OUT 7,00H 1SET GAP
027B 1000 RTN
027C 4060 DROPT1 CLR A
027D 5008 IN0 5,00H
027E 0403 TER 03H
027F 8283 JZD DROPT2 1GAP DETECTED SIGNAL HAS BEEN ON
0280 4301 ADD 01H 1INCREMENT ACC
0281 3800 RUT B 1STORE GAP TEST COUNT REGISTER
0282 1000 RTN
0283 7DFF DROPT2 SUT D,0FFH 1SET ERROR REGISTER
0284 1000 RTN
```
Preset/preloaded: Number of gaps in SB

DETAILED FLOW CHART:

DROPT 29

DROPT:

M7-DDET=1 NO
Data detected?
YES

GAPST:

M9-GAPD=1? YES

00 → SB
Reset gap timing

00 → A7,4
set GAPD

RTN

DROP1:

SB=3?

YES

FF + SD
Set Error Reg.

INCR SB

NO

DROP2:
The RWDAT subroutine is used to transfer read data to the host computer during a NRZI write operation. During a NRZI read-only operation the RDATA subroutine is used. Only one byte at a time is transferred.

Data is fetched from the tape transport bus (TRDX) and transferred to the read output register (PRDX) in two parts. The first part consists of channels P, 1, 2 and 3 and is brought into the accumulator by strobe B4 and from there into the read register by strobe A2. The remaining bits are brought in by strobe B5 and output by A3. These bits occupy lines DB0-4 on the Data Bus.

Strobe B5 also inputs bits to the DB5-7 lines. These are the same bits as were inputted by B4 except that channels P and 0 have been combined. The latter channels are dc-erased (i.e. "0") in NRZI file marks and shall both be false in the qualification for file mark detected. The complete byte strobed in by B5 will therefore suffice for file mark detection without the need for using the B4 in addition, thus simplifying such an operation later.

Scratch pad registers S4 and S5 are used for accruing LRC parity information for each channel. These registers are initially 0, but are exclusive-ored in the accumulator with the read data strobed in by B4, B5. The registers are then loaded with the result, every time RWDAT is cycled through, such that the bits in these registers at any moment indicate whether there has been an even or odd number of "1"s up to this moment. At the end of the data block these bits will constitute a computed LRC character which can be used to check the recorded LRC character.

The unused bits DB4-DB7 in the B4 input operation, are filled in with "1"s in the accumulator and are being exclusive-ored with the corresponding contents of the S4 register which initially is 0. These bits will therefore alternate between 0 and 1 every time RWDAT is cycled, and thus indicate whether there is an odd (if "1"s) or even (if "0"s) number of bytes in the block.

One way the RWDAT sequence differs from the RDATA sequence is in the use of the SC register. The SC register is used in the RDATA subroutine to count the number of bytes in the data block which should be a minimum of 3 in order to distinguish the block from a file mark. The SC register is then tested later. In a read-after-write operation this distinction is not important, and the SC is in the RWDAT subroutine straight off loaded with the qualifying count of 3. Consequently, the system will in a read-after-write operation accept a block consisting of one data byte and one LRC byte, but in contrast to a read-only operation not recognize this as a file mark if the byte has the same pattern as a file mark.

Vertical parity is being checked continuously by Parity Checker U139 whose output MILL-PARCK is being monitored by the RWDAT subroutine. If the computed parity deviates from the parity indicated by the P channel, error register SD is set.

```
022A 4000 RWDAT CLR A
022B 5504 INO A, 4
022C 2200 AUT 2
022D 45F0 ORA 0FH
022E 5C04 INX B, 4
022F 2C00 RUT 4
0230 4000 CLR A
0231 3505 INO A, 5
0232 2200 AUT 3
0233 2C05 INX B, 5
0234 2060 RUT 5
0235 7C02 BSET D, 2H
0236 AE18 JPE PARCK [PARITY ERROR]
0237 BE3F JUN BACKJ [NO PARITY ERROR]
0238 7D3E [PARCH] [SUT D, DEEH]
0239 1000 BACKJ RTN
```

23-50
Preset/preloaded:
S4, S5 initially 0

RWDAT:

RWDAT:

B4,4 + Acc
P, 0, 1 & 2
Read data

Acc + A2,5
F0 U Acc
Acc

S4 + Acc + Acc
Acc + S4

B5,4 + Acc
Data or Filemark

Acc + A3,5

Acc + S5
+ Acc
Acc + S5

03 + SC
set_byte
count

NO

M11-PARCK
=1?

YES

PARCH:

EE + SD
set Error
Reg

BACKJ:

RTN

R-A-W DATA TRANSFER SUBROUTINE
23.31 RDATA SUBROUTINE

The RDATA subroutine is used to transfer read data to the host computer during a NRZI read-only operation. During a NRZI read-after-write operation the RWDAT subroutine is used, and the RDATA subroutine is very similar to that one, see Paragraph 23.30.

One difference is the omission of the A3 output operation for the second part of the read data byte. This operation is left to the main program in the TRANS subroutine (Paragraph 23.32) later to avoid too early a generation of the read strobe FRSTR, which starts automatically when the A3 strobe is used.

The number of bytes up to 3 is counted and stored in register SB for testing later. A one byte block is not allowed, and two bytes implies the possibility of a file mark. Three bytes or more qualifies as a data block.

The last operation is to refresh the accumulator with the B5 input read data which was destroyed by the exclusive-or operation. This data must be ready for outputting by A3 in the main program.

A vertical parity check is made in the TRANS subroutine.
Preset/preloaded:
SC, S4, S5 initially 0
SC indicates number of bytes less than 3
23.32 TRANS SUBROUTINE

The TRANS subroutine outputs the second part of the NRZI read data loaded into the accumulator in the RDATA subroutine. It also performs a check on vertical parity identical to the one in the RWDAT subroutine.

23.33 TRANB SUBROUTINE

The TRANB subroutine is employed during a read reverse NRZI 7-track operation to provide the transfer of the first received data byte (if the LRC byte is all "0"s) or the LRC byte (if the first byte is not all "0"s).
DETAILED FLOW CHARTS:

Preset/preloaded: B4 data into accum.

13 15

TRANS: 32

Acc + A3,5

NO MILL-PARCK =1?

YES PERDT:

EE \rightarrow SD
set parity Error

TRETN:

RTN

Shall be even for 7-track file marks

15

Preset/preloaded: B4, B5 data into S4, S5

TRANS: 33

S4 \rightarrow Acc
Acc \rightarrow A2,5
P, 2 data

S5 \rightarrow Acc
Acc \rightarrow A3,5
3,4,5,6,7 data

RTN

NRZI LAST PART SUBROUTINE

TRANS

NRZI FIRST PART (REV) SUBROUTINE

TRANB

23-55
The NDLAY subroutine will generate a delay in a manner very similar to that in the DELAY subroutine (see Paragraph 23.20), but it depends on a cycling loop in the main program outside the subroutine. In other words it must return to the main program and repeatedly be called up again in order to complete the delay.

This subroutine is used in NRZI operations in which read operations are completely under software control, and in which it is necessary to be able to branch out before the delay is completed, if circumstances so dictate.

```
0285 9292  NDLAY1  JNT  SETAC  1TIME INDICATOR SET?
0286 7300  OUT  0,00H  RESET TIME INDICATOR
0287 4000  CLR  A
0288 5001  INO  S1
0289 828E  JIE  NDLY1  1DECREMENT SI
028A 4200  SUB  0
028B 2900  RUT  1
028C 5002  INO  S2
028D 1000  RTN
028E 69FF  NDLY1:  SUT  1,0FFH
028F 5002  INO  S2
0290 4200  SUB  0
0291 2A00  RUT  2
0292 4000  SETAC  CLR  A
0293 450A  ORA  9AAH  1LOAD ACCUMULATOR WITH INDICATOR
0294 A9F6  JEO  NSIND
0295 1000  RTN
0296 7AA4  NSIND:  SUT  A,0AAH  1SET DETECTED
```
Preset/preloaded: Count period, by A12
Multiplication factor in S1, S2

NDLAY:

Time latch set
M4-TIME=1

YES

NO

TIME3:

00 → A13,3
Reset time latch

NDLY1:

S1=0?

YES

NO

DECRS1
OR S2

FF → S1
DECR S2

SETAC:

AA → Acc

M10-EOT=1?

YES

NO

AA + SA
set search indicator

RTN

NDLAY

AUX DELAY SUBROUTINE
23.35 CRCET SUBROUTINE

The CRCET subroutine is used to make an extra exclusive-or operation on that part of the S4 register which keeps a tag on whether the number of bytes detected has been odd or even, cfr. Paragraph 23.30 on the RWDAT subroutine.

It is desirable to have this tag show 0 after the final LRC character has been detected, such that upon testing, a simple deviation from the expected 0 will indicate an error.

Now, if there has been an even number of bytes by the time the CRC character has been detected, the CRC character will contain odd parity and the S4 register all "1"s, that is, Fx in hexadecimal notation (The 4 most significant bits).

However, for a CRC character of even polarity and an odd number of bytes, the S4 register would contain 0x and the next exclusive-or would make it Fx. For this case the CRCET executes an extra exclusive-or to obtain the desired 0x.

For an all "0" CRC character, there is no exclusive-or operation taking place, and the 0x status in the S4 register for the last data byte is passed unchanged to the LRC character.

Thus, if there has been no drop-outs or other errors, the S4 register should after a completed read operation contain 0x.

The next exclusive-or will then give the desired 0x for the LRC character.

23.36 NOCKC SUBROUTINE

The NOCKC subroutine is used to generate an all "0" byte in the time slot for a CRC character on the assumption that if a regular CRC byte has not been detected in this time slot, the CRC character must be an all "0"s byte.
CRC TEST SUBROUTINE

CHECK CHAR. DETECT SUBROUTINE
23.37 SDLAY SUBROUTINE

The SDLAY subroutine is used to generate a short delay equal to about 18 system clock periods.

The subroutine is employed during NRZI read reverse operations to ensure a minimum delay between the read strobes at the beginning of the block.

It is also employed during NRZI read operations when an all "0"s byte is being transferred, to avoid a false parity error indication, since it takes 12 clock periods after the all "0"s byte is loaded before the parity check on it is finished.

23.38 ERTST SUBROUTINE

The ERTST subroutine is used to load the accumulator with FF unless we have a space operation or a search/ignore data operation. In the latter case (when bit 4 is zero) the accumulator ends up with a 00.
23.39 DUALR SUBROUTINE

The DUALR subroutine is used to enable read operations unless a single stack head is being used in a write operation and no reading is possible. The resultant bit pattern is placed in register SE, then mixed with the contents of S3, which contains the selected format bit, and finally placed in the accumulator. The main program may now mix in more control bits before strobing the complete byte into the A6 control register.

```
00AE 4000 DUALR1: CLR A
00AF 5000 INX S,0
00B0 0480 TAN 80H 1TEST UPON SINGLE STACK MODE
00B1 80B7 JZ DURLR1 ISINGLE STACK IF ZERO
00B2 7600 DURLR2: SUT E,00M ISET READ LINE
00B3 4000 DURLR3: CLA A
00B4 500E INX S,0EH
00B5 5003 INX S,3H
00B6 1000 RTN
00B7 0482 DURLR1: TAN 83H 1TEST UPON WRITE MODE
00B8 80B7 JIE DURLR2 1NO WRITE IF ZERO
00B9 7609 SUT E,09H 1NO READ
00BA 80B3 JUN DURLR3
```
## SECTION 24

**FORMATTER CIRCUITRY**

## CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>24.0</td>
<td>FORMATTER CIRCUITRY</td>
</tr>
<tr>
<td>24.1</td>
<td>SCOPE</td>
</tr>
<tr>
<td>24.2</td>
<td>SCHEMATIC抺</td>
</tr>
<tr>
<td>24.2.1</td>
<td>System Clock</td>
</tr>
<tr>
<td>24.2.2</td>
<td>Input/Output Circuits</td>
</tr>
<tr>
<td>24.3</td>
<td>SCHEMATIC抺</td>
</tr>
<tr>
<td>24.3.1</td>
<td>Write Data In/Out</td>
</tr>
<tr>
<td>24.3.2</td>
<td>Timer Circuit</td>
</tr>
<tr>
<td>24.4</td>
<td>SCHEMATIC抺</td>
</tr>
<tr>
<td>24.4.1</td>
<td>NRZI Read Data In</td>
</tr>
<tr>
<td>24.4.2</td>
<td>PE Read Channels</td>
</tr>
<tr>
<td>24.4.3</td>
<td>Scan Generator</td>
</tr>
<tr>
<td>24.4.4</td>
<td>Data Block and Gap Generator</td>
</tr>
<tr>
<td>24.5</td>
<td>PE READ CIRCUITRY, GENERAL</td>
</tr>
<tr>
<td></td>
<td>DESCRIPTION, SCHEMATIC抺</td>
</tr>
<tr>
<td>24.5.1</td>
<td>Timing Decoder Prom</td>
</tr>
<tr>
<td>24.5.2</td>
<td>Timing Selection Circuits</td>
</tr>
<tr>
<td>24.5.3</td>
<td>PE System Decoding Circuitry</td>
</tr>
<tr>
<td>24.5.4</td>
<td>Envelope Circuits</td>
</tr>
<tr>
<td>24.5.5</td>
<td>Skeq Buffer</td>
</tr>
<tr>
<td>24.5.6</td>
<td>DIAC Detector</td>
</tr>
<tr>
<td>24.5.7</td>
<td>Postamble Detector</td>
</tr>
<tr>
<td>24.5.8</td>
<td>Read Data Output Circuits</td>
</tr>
<tr>
<td>24.5.9</td>
<td>Error Detector Circuits</td>
</tr>
</tbody>
</table>
24.0 FORMATTER CIRCUITRY

24.1 SCOPE

This section contains the schematics for the formatter system exclusive of the microprocessor described in section 22. The accompanying text provides details and supplementary information to each schematic, with reference to particular circuit areas on the schematic. Paragraph 24.5 gives a general description of the PE read hardware.
24.2.1 SYSTEM CLOCK

The basic clock frequency is 14.4 MHz. This is divided down by U76 and U9 to obtain the final system clock frequency, see Table 1. The system clock pulse is about 70 nanosec wide, irrespective of the pulse periods listed in Table 1.

U76 and U9 is preset by strapping to obtain the proper divisor. U9 can in addition be controlled remotely from the tape transport by the TLSP signal if strap E is connected to ground, permitting two tape speeds in a multiple tape transport system, one speed being half the normal speed.

The basic oscillator may be disabled by grounding the DISCL input, and an external frequency source may be introduced at input EXCLK.

SUP is a pulse immediately following the system clock pulse. It is used to suppress effects of transients on the Data Bus. See wave forms Fig. 22.1. The SUP signal goes true at the trailing edge of the system clock signal, and false at the next basic clock pulse through the action of U10.

Tape Transport Selection Truth Table

<table>
<thead>
<tr>
<th>FTADO</th>
<th>FTADI</th>
<th>TSLTx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

The more important CPU command signals are strobed into suitable registers when FGO goes true and the tape transport is ready (TRDY true). At the same time, a latch is set, M1-INREQ, which can be tested by the microprocessor program and reset by strobe A9. Thus informed about the presence of a new command, the microprocessor may then proceed to input the command signals via the Data Bus by using strobe B7.

Density information is introduced using strobe B4. The transport TDDI signal selects high or low density out of four possible combinations. The formatter is strapped for one of these combinations using the H and K straps, see Table 2.

Output formatter status signals to the CPU, and microprocessor control signals to the read and write circuitry, are strobed from the Data Bus into suitable registers by using strobes A5 and A6, among others.

All registers are cleared initially by the power-on clear pulse POCP through master clear pulse CLEAR. They are also cleared when the formatter enable signal FFEN goes false.

24.2.2 INPUT/OUTPUT CIRCUITS

Signals Fzzz come from the CPU and signals Tzzz come from the tape transport. See respective signal descriptions in Paragraph 6.2, 6.3 and Paragraph 7.1, 7.2 in Part 1 of the manual. One more formatter can be connected to the CPU Bus. These are selected by the FADx signals, and strap S7 is used to assign either station number 0 or 1 (as shown) to the formatter.

When addressed and enabled (FFEN true), the SEL gate signal will enable tape transport input signals and formatter output signals. The tape transport signals are synchronized to the system clock as need be.
24.3.1 WRITE DATA IN/OUT

The write data is strobed into the Data Bus using strobes B0 and B1. The parity bit is generated internally, but the formatter can accept an external parity bit by restrapping S11.

Since the data byte is 9-bit and the Data Bus is 8-bit, the data byte is handled in two parts. The first part consists of all the data bits. These bits are simultaneously available to the parity generator as long as the B0 strobe is active, but will have left the Data Bus by the time B1 goes active, although still present on the FWDX bus. The parity generator output parity bit is therefore strobed into a flip-flop (U50) by B0 and stored there until B1 goes active.

The write input data goes from the Data Bus into the microprocessor accumulator and then from there right out onto the Data Bus again and into the Write output registers. First come the data bits, using strobe B0 for inputting, as explained, and A0 for loading the A0 Write output register, and then comes the parity bit, using B1, respectively A1.

The complete byte is now present on the 9-bit TWDX bus. The actual writing, however, takes place when the Timer Circuit generates the TWDS write strobe. This occurs on the first clocking pulse out of the timer after the A4 strobe has passed the ETWDS Write enable signal. In NRZI mode, the ETWDS signal is used to disable every other timer clocking pulse, since the clocking rate is twice the bit rate.

In PE mode, writing is complicated by the need to write phase transitions in between the data transitions, and the ETWDS signal is active all the time during the write operation. The input write data is processed in the accumulator and is also going into locations S4, S5 in the microprocessor scratch pad memory. Phase transition write data are loaded into the A0, A1 output registers in between the data transition data. See FWBGN Sequence, Paragraph 23.9. (NRZI writing is handled by the NZBGN sequence, Paragraph 23.10.)

In writing data, the FDWDS strobe is used to demand the next write data from the CPU. The EFWDS enable signal is used to select in the Write cycle the opportune clocking pulse for the FDWDS signal.

The ENLRC(enable LRC) signal selects the final clocking pulse which results in the TWRS signal to the tape transport, resetting all write flip-flops and thereby generating the LRC character.

The CRC character computed in the U117 CRC Generator is strobed into the microprocessor by B1, B3 and processed further by software before eventually being loaded into the A0, A1 registers (see Paragraph 23.11). Strobe B1 was also used for inputting the parity bit, but the CRC parity bit is fed onto a Data Bus line (DB0) different from that of the FWDF bit (DB1).

24.3.2 TIMER CIRCUIT

The Timer Circuit provides clocking and time base signals for the various strobing, timing and delay requirements of the formatter and aids in synchronizing various software controlled operations.

The timer circuit consists of a timing counter (U120, U121) clocked by the system clock, and a time base register (U142) which determines the clocking period by presetting the counter on every counting cycle. The frequency divisor is loaded into the time base register from the Data Bus by strobe A12. Normally, the clocking period is half the character period. For generation of delays the clocking period is at 75 ips 10 or 20 usec.

An output flip-flop U43 is used to generate a strobe signal which is five times the width of the system clock period (1.04 usec at 75 ips). The flip-flop is set when the A and C outputs of the first counter section cause a high at the J input and is reset five system clock cycles later when the ripple count output goes low at the K input.
Another flip-flop (U44) is set at the trailing edge of the generated strobe, but depends on an external strobe A13 for being reset. The output, M4-TIME, is tested extensively by the program to check the completion of a strobe or to detect the end of a clocking period.

In the description on the Write Data In/Out circuitry, the TWDS, PDMDS and TWRS strobes were mentioned and how these strobes were generated by enabling the timer circuit clocking signals at about the right moment.

The program will in these cases wait for the M4-TIME signal to indicate the completion of the associated instruction before proceeding to the next instruction in the program. For this reason the Q output is used, giving as it does, a '1' as long as it remains in the reset state. A '1' is needed by the multiplexer test circuitry to qualify a jump. Upon detecting the '1' the program will be able to jump back one step and thereby repeat the test instruction. Thus, a waiting loop is obtained with only one instruction.

When the clocking period is over and the M4-TIME output goes '0', the program will upon the first detection of this '0' advance to the next instruction.

The flip-flop will remain in the set state until it is time to use it again. An instruction to reset the flip-flop, by generating the A13 strobe, must always precede the M4-TIME test instruction, but need not be immediately preceding.
In a NRZI read operation, the 9-bit read byte TRDX from the transport is strobed in two portions into the accumulator via the 8-bit Data Bus, using strobes B4 and B5. The read signals are thus handled exclusively by software and are loaded into the read output register A2, A3 (Schematic no. 5) almost as soon as they arrive, using output strobes A2 and A3. The latter strobe simultaneously starts the generation of an output read strobe FRSTR (Schematic no. 5).

The inputting strobes B4, B5 are not generated before the program has been advised of a new read data byte by the accompanying input read strobe TRDS. This strobe will set a flip-flop U25 whose output M6-RREQ will be tested by the program. The flip-flop is reset when the first portion of the read data byte is strobed A2 into the output read register, actually by the same strobe A2.

The NRZI read data transfer operations are handled by the RWDAT (in read-after-write) and RDATA (read-only) subroutines (Paragraphs 23.30, 23.31).

24.4.2 PE READ CHANNELS

In a PE read operation, the handling of the PE read data bytes is done in hardware. While this process is going on, the program is almost at a standstill, from the moment it receives a "data block detected" signal (M7-DDET=1) until the moment it receives a "postamble detected" signal (M14-POSTD=1). The program does little but check for the presence of a file mark in the PE read-only sequence PREAD (Paragraph 23.8), and even less in the reading-after-write activity of the PE write sequence PWBGN (Paragraph 23.9).

It is mainly the microprocessor speed limitations and the necessity of deskeewing the PE read data which preclude the handling of the PE read operation in software. Each of the 9 read channels requires individual and independent processing which in practice means multiplexed, sequential handling. Furthermore, the bit rate is higher than for the NRZI format. This calls for high operating speeds, and the operations are in the TDF 4050 at 75 ips carried out at the system clock rate of 4.8 MHz.

The PE read hardware consists of 9 read circuits and common processing circuitry which is time-shared between the 9 channels. The time-sharing is controlled by a scan generator which multiplexes the read data information produced by the read channels and presents this information sequentially to the processing circuitry. The resultant sequential read data is shifted serially into the read output register A2, A3 (Schematic no. 5), and is on every completed scan cycle strobed out in parallel to the read output bus FRDX. In the NRZI mode, the read data is loaded in parallel into the same read output registers.

The information obtained from each input PE read channel consists of the input read LEVEL signal and a 7-bit binary number CNTx which indicates the time elapsed between the last two level transitions. A new number will be generated, and the level signal will change polarity, every time there has been an input level transition, but not necessarily on every scan, since each channel will be scanned several times in a character period (about 4 times per character period, see Fig. 24.1). The read

![Fig. 24.1 SCANx signal slot relative to read signal transitions.](image-url)
channel output signals are synchronized to the system clock, i.e. flux transitions actually occurring in between clock pulses, will appear to the system to occur at the clock pulse transitions.

The CNTx number will be used later to check the correct spacing between flux transitions and to detect phase transitions. Phase transitions can be distinguished from data transitions by the fact that the spacing between data and phase transitions is half of what it is between two data transitions.

A PE channel consists essentially of a spike-free edge detector circuit, e.g. U100 in channel TRDP, and a counter e.g. U13. The edge detector is synchronized to the system clock. The counter keeps counting at the system clock rate and is reset whenever there is a signal level reversal at the input as detected by the edge detector. The final count, before being reset to zero, is loaded into an output register, U143.

The edge detector consists of two flip-flops. The first one, U100-19, follows the input read signal synchronized to the clock, see Fig. 24.2. The LEVEL signal is derived from this flip-flop. The other one, U100-12, follows one clock period later. By exclusive-oring the two outputs, a strobe pulse STRBP is obtained indicating the occurrence of a level transition. This signal is used for data block detection and interblock gap detection. In addition, it suppresses the clock input to the counter U13, just before the counter is reset, permitting the counter to settle down before the final count is transferred to the output register U143.

The strobe signal also triggers a third flip-flop U125, generating a pulse at U125-7, on the trailing edge of the STRBP pulse. This is the fast strobe signals which transfers the count to output register U143 and simultaneously resets counter U13.

Counter U13 contains two counter units. The second unit is clocked (pin 13) by the last stage (pin 6) of the first counter. A phase transition will occur nominally at count 20 from the last data transition, whereas the next data transition in the absence of a phase transition will occur nominally at a count of 40. (In addition to effects of skew, the actual count will be 2 less due to clock pulses lost while the counter is being suppressed by the STRBx signal.)

The counter itself is capable of running to 128. However, in the absence of any transitions, that is, in the case of a drop-out, the counter will reset itself at count 64 through the feedback of the 7th bit (pin 9) to the reset flip-flop U125. The 7th bit, in the appearance of CNT6, is used later to indicate a drop-out. CTN0 to CTN5 is fed to the PE Timing Decoder PROM (Schematic 5) to represent the interval between two LEVEL transitions.

The output register is edge-triggered, meaning that it is being set and latched already on the rising edge of the loading pulse. This property makes it possible to use the same pulse to reset the counter since there is here a finite delay before the clearing action takes effect. This ensures the safe transfer of the counter output to the register before the output count goes to zero.

24.4.3 SCAN GENERATOR

The scan generator consists of a decade counter U126 and a decoder U127, U26. Notice that there are two sets of outputs, the SCAXx, which are in a 4-bit binary form, and the SCANx, which in a decoded form are 10 separate, sequential strobe signals. SCAN0 and SCAN9 mark respectively the beginning and the end of the scanning cycle and are used also as enabling signals. The strobe signals are at 75 ips about 0.2 usec wide, and a complete scan cycle takes about 2 usec. See Fig. 24.3.

The occurrence of scan strobes relative to read channel level transitions is illustrated in Fig. 24.1. The scan strobes occur relatively often, and there is not necessarily a LEVEL transition in one channel from one scan to
the next. Also, because of skew, the LEVEL transitions in different channels will not necessarily occur at the same time.

Note also that the PE read data strobed into the common processing circuitry in one scan cycle is processed further in the next scan cycle. At one stage there is a shift in strobe position relative to respective read channel such that channels P to 9, being initially represented by SCAN 0 to 8, later are represented by SCAN 1 to 9.

\[
\begin{align*}
\text{CK} & \quad | | | | | |
\text{SCA0} & \quad | | | | | |
\text{SCA1} & \quad | | | | | |
\text{SCA2} & \quad | | | | | |
\text{SCA3} & \quad | | | | | |
\text{SCAN0} & \quad | | | | | |
\text{SCAN1} & \quad | | | | | |
\text{SCAN2} & \quad | | | | | |
\text{SCAN3} & \quad | | | | | |
\text{SCAN8} & \quad | | | | | |
\text{SCAN9} & \quad | | | | | |
\end{align*}
\]

Fig. 24.3 Scan Generator Signals

24.4.4 DATA BLOCK AND GAP DETECTOR

The Data Detector is used to indicate the presence of a data block. This is manifested by the output flip-flop U6 being set and the M7-DDET signal going true.

In the NRZI mode, the flip-flop is set by the first arriving read strobe, via the RREQ flip-flop U25.

In the PE mode, in which there are no read strobes, the STRBx signals from 24-8 the PE Read Channels are used. These are generated whenever there is a level transition, and in the preamble, each of the initial "0" bits will be accompanied by a phase transition as well as a data transition, and will produce two STRBx strobes.

Two channels, STRB0 and STRB2, are used, in case one of them should have a drop-out. More than these two channels need not be sampled since more than one drop-out would invalidate the readings anyway.

To prevent an incidental noise spike from triggering the M7-DDET flip-flop, a count by counter U32 of 16 strobes is required to qualify a data block. This means that, if the STRB0 and STRB2 strobes are overlapping, the flip-flop will not be set until the 8th byte of the preamble have appeared. However, if these strobes appear separately, which will be the normal case, this will occur after 4 bytes.

It is also required that the gap between successive strobes not exceed the bit period. If so, counter U32 will be reset by a strobe gap detector circuit centered around counter U38.

The input DCK signal clocks this counter at the double bit rate, and the counter is enabled if all the strobe signals STRBx are absent. If this absence lasts for two clock periods, that is, one bit period, a reset pulse will be generated and prevent the setting of the M7-DDET flip-flop. The strobe gap detector will have no effect, however, once the flip-flop is set, since U6-7 will keep clear-input U38-2 high.

The M7-DDET flip-flop may be set by the program, using strobe A10. This is done in the ID Burst sequence IDWRT when the absence of signals in channels other than the P channel otherwise would have failed to set the flip-flop, which in turn is necessary in order to activate the PE read circuitry for ID Burst detection.

Interblock Gap Detection is afforded by flip-flop U25. To perform a gap detection test, the program simply sets the flip-flop using strobe A7, generates a delay, and then, at the end of the delay, tests the M9-GAPD output to see if the flip-flop is still set. It will not remain in the set state if, in the delay period, there has been any signal present in any of the read channels capable of generating a STRBx strobe.
24.5 PE READ CIRCUITRY,
GENERAL DESCRIPTION

The program initiates the PE reading operation when the NRS status signal goes false and the READ signal goes true (strobe A6 register on schematic no. 2). The read data processing starts automatically when a data block is detected (M7-DEET = 1, on schematic no. 4) and the enable signal PEDET goes true.

PE read signals from the tape transport are applied to special PE Read Circuits, one for each channel (Schematic no. 4). The outputs of these circuits are being sampled sequentially by the Scan Generator. They supply read data parameters on bit spacing (CNTx) and bit logical level (LEVEL).

The bit spacing parameters are fed to the PE Timing Decoder PROMs (Schematic no. 5), where they are examined for conformity to standards on bit spacing tolerances. The PROMs contain several look-up tables, and the Timing Selection Circuits aid in selecting the appropriate table.

The resultant bit spacing qualification data and the LEVEL signal are fed to the PE System Decoder Circuits. These circuits separate phase transition bits from data bits and forward the latter to the Skew Buffer. Drop-out information is forwarded to the Envelope Circuit.

The Skew Buffer deskeys the data bits by feeding them serially into suitable registers (RAMs). Skew Buffer circuits look out for preamble "1"s and feed them to a Data-In-All-Channels Detector. As soon as the presence of a preamble "1" bit in all 9 channels has been established, notes are taken of the relative register positions to which the preamble "1" bits have reached. Read data is now being read out from the positions next to the noted positions, and new data is being shifted into these positions as they arrive. The process ensures that bits from the same byte are collectively being read out during the same scan cycle.

After the deskewing process, the data bits are shifted serially into shift registers, and transferred in parallel as a complete byte to the FRDX Output Registers. Upon this transferral, the Envelope Circuit will point to the drop-out channel if any, and help reconstruct the bits of the disqualified track.

Error Detection Circuits will disqualify the whole block of data if there are drop-outs in more than one channel.

The Postamble Detector will generate an output signal (M14-POSTD) when there is a postamble "10" sequence in all channels. This will enable the return of the reading operation to microprocessor program control.

24.5.1 TIMING DECODER PROMS

The PE read data processing starts out with interpretation of the bit spacing signals CNTx obtained in the PE Read Circuits. These signals are applied to two PROMs, U128 and U107, which contains eight timing tables, four each for read-only and read-after-write operations. Only one table of the eight is in use at any time, and a 3-bit selection signal consists of WRITE, LOWR (low range) and SEL (select PROM1):

<table>
<thead>
<tr>
<th>Selection Signals</th>
<th>Table Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRITE</td>
<td>SEL</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The PROMs put out two sets of signals, one set S_i reflecting on the quality of the signal, and the other set T_i reflecting on the appropriateness of the table selected:

<table>
<thead>
<tr>
<th>S0</th>
<th>S1</th>
<th>Spacing is</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Too short. Drop-in assumed</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Satisfactory, data-to-phase and phase-to-data.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Satisfactory, data-to-data</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Too long. Drop-out assumed</td>
</tr>
</tbody>
</table>
23-17  EFWDS  EFDWS
23-21  Set write only  (Set write only) Reset ETWDS
23-26  CALRC  CHLRC
23-26  00011101 (19)  00011001 (19)
23-26  The respective longitudinal parity bits shall be "0".
23-26  The respective longitudinal parity bits in S4, S5 shall be "0". (Because the calculated LRC, when it is exclusive-ored with the recorded LRC, will result in 0 if equal)
23-27  NRNDZ  NRND2
23-31  Call DELAY  Call DELAY
        13       20
23-40  0164 .... 05H  0164 .... 09H
23-41  Acc = 05?  Acc = 09?
23-47  EFWDS  EFDWS
23-48  3-4 bits periods  3 timer periods, i.e. 1.5 character periods.
23-3
      7
      B

24-11  ENV0
       
       
       
       ENV7  (8 places)
       
       ENV0
       
       ENV7
Table range is

<table>
<thead>
<tr>
<th>T₀  T₁</th>
<th>Table range is</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>Too high, select a lower range</td>
</tr>
<tr>
<td>0 1</td>
<td>Satisfactory, somewhat on the high side</td>
</tr>
<tr>
<td>1 0</td>
<td>Satisfactory, somewhat on the low side</td>
</tr>
<tr>
<td>1 1</td>
<td>Too low, select a higher range</td>
</tr>
</tbody>
</table>

The PROMs will in effect examine the bit spacing data, look up one table and determine whether the spacing falls within the tolerances of that required for a phase-to-data, data-to-phase or a data-to-data transition. Such tolerances are specified for written records by international standards and must be rigidly controlled in the PE write operation.

There are no such particular standard for the reading operation, since reading quality depends on the transport, for which there are no standards. However, in the read-only operation it is necessary to establish certain tolerances, however wide, to be able to distinguish the categories listed in the S₁ table from one another within safe margins. Naturally, a read-only table will be more lax than a corresponding R-A-W table.

Spacing is measured by actually measuring time, assuming a nominal, constant tape speed. A table of spacing tolerances based on a particular tape speed will therefore be less satisfactory if the actual tape speed deviates from the assumed speed. In the TDF 4050 formatter this contingency has been met by providing several overlapping tolerance tables to cover the range of tape speeds allowed within the standards.

A table range is defined as being low when the bit spacing is on the short side, as it would be for higher tape speeds.

The selection of appropriate table is performed by the circuitry centered around the Timing Select PROM U101.

In looking up a table in the PE Timing Decoder PROMs, it is necessary to know whether the last transition was a data transition or a phase transition. This is provided by the LVALID (last bit valid data) signal. In the former case, the expected spacing would be short for a phase-to-data transition and long for a data-to-data transition. In the latter case, the spacing would be expected to be short (within tolerances different from the other short spacing) for a phase-to-data transition, whereas a long spacing would be disqualifying and indicative of a drop-out.

A typical table is indicated below.

### 24.5.2 TIMING SELECTION CIRCUITS

The Timing Selection Circuits are centered around the Timing Select PROM U101, and generate the signals LOWR and SEL1 which help select the appropriate timing table in the PE Timing Decoder PROMs. The inputs to the circuitry are the T₀, T₁ signals from the latter PROM which indicate the suitability of the presently used timing table.

Cumulative effects of bit crowding, tape sway, transient speed variations and other causes may result in occasional large deviations in bit spacing which are within tolerances, but cause T₀ T₁
to indicate that the presently used table is not suitable. Previously generated \( T_0 \) \( T_1 \) signals are therefore stored in a RAM and used to establish whether the disqualification was due to an isolated, incidental case or to the culmination of a longer term trend. Thus both the current and the stored, previous states of the \( T_0 \), \( T_1 \) and the LOWR, SEL1 signals are used as inputs to the Timing Select PROM. The previous state signals are \( LT_0 \), \( LT_1 \), LLOWR and LSELL.

The finally resulting LOWR and SEL1 signals are stored in another RAM for actual use in the selection of timing table in the next scan cycle. At the same time a TREND signal is developed, expressing a longer term upward (TREND = 0) or downward trend (TREND = 1).

The TREND signal is stored and also used as an input (LTREND) to the PROM, providing a still broader decision base.

For each combination of the 9 inputs to the PROM, a 4-bit output configuration has been specified. Some input combinations are necessarily self-contradictory and should never occur in practice, but have been specified anyway. In such cases the fourth output bit, CHECK, is set true. This bit is not used in the formatter system, but is available for test purposes.

In specifying the outputs, that is, programming the PROM, the following rules have been followed:

1. A change of tables is always confined to the next higher or the next lower table.

2. If the present \( T_0 \) \( T_1 \) indication is 01 or 10 (satisfactory), there is no change unless the previous indication \( LT_0 \), \( LT_1 \) is identical to the present one, and preferably the TREND signal points in the same direction.

3. If the present \( T_0 \) \( T_1 \) indication is 00 or 11, a move to the next lower, respectively the next higher table may be made.

4. If the presently and previously selected tables instead of being next to each other are one table apart, 85% importance is placed on the present selection, and a change is made only if the present and previous \( T_0 \), \( T_1 \) indications point in the same direction. This situation is one of those not anticipated, and the CHECK output is true in this case.

5. If the presently and previously selected tables are two tables apart, that is, on the opposite extremes, no importance is placed on the present selection, and a change is made in the direction pointed to by the \( T_0 \), \( T_1 \) indication. The CHECK output goes true.

Example:

Present and previous selection indicate that the table used is too low. This is a strong indication, and the TREND indication is ignored if it points in the opposite direction:

<table>
<thead>
<tr>
<th>PRO1</th>
<th>PRO2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOWER</td>
<td>LOW</td>
</tr>
<tr>
<td>SEL1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>HIGH</td>
<td>HIGHER</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Previous selection, \( T_0 \) \( T_1 \) = 11, also too low.

Trend is to higher tables, TREND = 0. This gives a PROM input 10 11 0 11 11, which, with correct polarities, should be 01 11 1 11 00 or in hexadecimal notation, 0F6. The PROM output is 4, which gives selection signal SEL1 = 0 and LOWR = 1, the next higher table. Now, if the trend had been reverse, TREND = 1, the input would have been 0EC. The PROM output is still 4, however, meaning that this indication must be ignored in face of the others.

An example of the trend indication being decisive is the case in which there has been no change of tables, but the present \( T_0 \), \( T_1 \) signals indicate that the table is not satisfactory and should move in a particular direction. If the trend is in the same direction, there will be a change of tables, e.g. \( D_8 = 4 \). But not if the trend has been in the opposite direction, e.g. \( C_8 = 2 \).

The Timing Selection Circuits, as they stand, generate table selection signals independently for each channel. This, however, is a matter of convenience and carries no special significance, since the operating environment to which these circuits adapt the operation, is more or less common to all channels.
25.5.3 PE SYSTEM DECODING CIRCUITRY

The PE System Decoding circuitry centers around the PE SYSTEM PROM U129, and carries further the operation performed by the PE Timing Decoder PROMs in decoding the PE Read Circuit output signals.

The objective of the decoding operation is to separate data bits from phase bits and to develop signals (e.g. VALID) which indicate the occurrence and presence of valid data bits.

To this end the following input signals are needed:

S₀ S₁ from the Timing Decoder gives information on bit spacing:

- 00 Drop-in
- 01 Bit Spacing is half a character period
- 10 Bit Spacing is a full character period
- 11 Drop-out

LEVEL indicates present logical level of read input. If, in the forward mode, the level goes from low to high, it must, in reverse mode, go from high to low, due to the nature of magnetic recording. Since in PE the bits are represented, not by the level, but by the direction of level change or transition, it becomes necessary to reverse the LEVEL polarity when going in the reverse mode. This is accomplished by exclusive-orring the LEVEL signal with the SFC signal (Synchronous Forward Command).

CNT6 from the PE Read Circuits indicates a drop-out.

LLEVEL indicates the previous LEVEL signal, which was stored in a RAM on the preceding scan cycle. If the present LEVEL signal is different from the previous LLEVEL signal, then obviously there must have occurred a level transition since last being scanned. This represents one of the conditions for generating a new VALID bit signal.

LVALID indicates whether the last transition was a data transition, and this signal was stored in the RAM on preceding scan cycle. If LVALID is true and the S₀ S₁ signal indicates a short bit spacing, then obviously the new transition detected by the LEVEL/LLEVEL comparison must be a phase transition, and the VALID signal goes false. A long bit spacing makes VALID true. Conversely, if LVALID is false, then a short bit spacing makes VALID true. A long bit spacing (signifying a drop-out) is in this case not possible since this possibility has already been excluded by the presence of the LVALID signal in the PE Timing Decoder PROMs, which supply the S₀ S₁ signal. Instead the S₀ S₁ signal indicates a drop-out in the first place.

SCAN9 is used to make all outputs false in the 10th time slot when no read channel is being sampled.

ENV if false, indicates that a drop-out has been detected in the present channel in previous scan cycles. It is used to stop further clocking of signal parameters for that channel.

In this description of the input signals an idea has been given as to the line of reasoning which has been followed in specifying the PE System PROM outputs and how the desired signals can be obtained. These signals include:
PIN 12, VALID. This signal goes true when a transition occurring since the channel was last scanned, proves to be a valid data transition. It is stored in the U159 RAM and used as LVALID in the next scan cycle. It is also synchronized to the system clock and emerges as the LOAD signal which is used to strobe the new data bit into the Skew Buffer. The logical level of the data bit is then given by the polarity of the DLEVEL signal, which is the LEVEL signal synchronized to the system clock and delayed one clock period. More specifically, VALID is true (Pin 12 = 0) when

1) Data follows a phase transition after half a character period:

\[ S_0 \ S_1 = 01 \]
\[ LVALID = 0 \]
\[ LEVEL = \overline{LLEVEL} \]
(There has been a transition)
\[ CNT6 = 0 \]
\[ PEDET = 1 \]
\[ SCAN9 = 0 \]

2) Data follows a data transition after a full character period:

\[ S_0 \ S_1 = 10 \]
\[ LVALID = 1 \]
\[ LEVEL = \overline{LLEVEL} \]
\[ CNT6 = 0 \]
\[ PEDET = 1 \]
\[ SCAN9 = 0 \]

3) In the very early phase of the preamble, the first transitions have produced a bit spacing count less than 64 (one-and-a-half character period), and we know that the first data transition bits are 0:

\[ CNT6 = 0 \]
(Count of less than 64)
\[ PEDET = 0 \]
\[ LEVEL = \overline{LLEVEL} = 0 \]
(Preamble "0")
\[ SCAN9 = 0 \]

S\_0 \ S\_1 is ignored to prevent disqualification because of early bit spacing deviations, which are assumed to be of a transient nature. Since this will be the first VALID signal, there is, of course, no previous valid LVALID signal to take into account.

Pin 11, DROP-OUT. This signal goes true when a drop-out or a drop-in has been detected. It is used to derive signals SENV and ENV (Envelope) which when true indicate the presence of a valid data bit, that is, the last data bit. The ENV signal is used as an input to the PE System PROM to allow clocking of valid signal parameters in the PE decoding circuits (see page 24-14). The SENV signal is used for detection of errors in the Error Detection circuits, and for the identification of ID Bursts and file marks via the Envelope Circuit.

More specifically, DROP-OUT is true (Pin 11 = 1) when

1) Bit spacing exceeds the tolerances:

\[ S_0 \ S_1 = 00 \text{ or } 11 \]
\[ CNT6 = 0 \]
(There has been a transition)
\[ PEDET = 1 \]
\[ LEVEL = \overline{LLEVEL} \]
(There has been a transition)
\[ SCAN9 = 0 \]

2) No transition have been detected within one-and-a-half character period.

\[ CNT6 = 1 \]
(Count of more than 64)
\[ PEDET = 1 \]
\[ SCAN9 = 0 \]

Pin 10, CLOCK ENABLE. This signal is used to enable the clocking (ECK) of RAMs U86, U112 and U159 in the Decoding and Timing Select circuits and to up-date the stored parameter signals.
Such clocking shall normally take place, not on every scan strobe, but on every detected transition.

More specifically, the signal goes true (Pin 10 = 0) when

1) There has as yet been no transition, and it is desirable to define the initial logical level of the LLEVEL signal in the RAM:
   PEDET = 0
   CNT6 = 0
   SCAN9 = 0

2) There has been a level transition in the early phase of the preamble:
   LEVEL = LLEVEL
   PEDET = 0
   SCAN9 = 0

3) There has been a normal level transition:
   LEVEL = LLEVEL
   ENV = 1
   CNT6 = 0
   PEDET = 1
   SCAN9 = 0

Note that as soon as a drop-out occurs, ENV goes false and inhibits further clocking of channel parameter signals, and that includes the ENV signal itself. Thus, ENV will stay false and maintain this frozen state in the following character periods, also in the presence of subsequently generated valid transition signals.

4) In case of a drop-out in the absence of a detected transition, it is desirable to perform clocking in order to register the drop-out and stop further clocking:
   CNT6 = 1
   PEDET = 1
   SCAN9 = 0

These are necessarily the same conditions as for the situation which produced the false DROP-OUT indication, see case 2 for Pin 11.

24.5.4 ENVELOPE CIRCUIT

The ENV signals from the PE System Decoder circuits indicate the presence of valid signals in the various channels being scanned. The ENV signals are shifted serially into a shift register (U152, U78) and are available as a 9-bit ENVx byte on every scan cycle when SCAN 0 goes true.

Through a gate U94 the byte can be strobed onto the Data Bus by the B6 strobe and be examined for ID Burst or file mark identification in the microprocessor accumulator. For this purpose there need be no distinction between ENV3 and ENV4 (either one being true will disqualify identification), and they are combined to obtain an 8-bit Data Bus word.

The ENVx signals are also used in the PE correction circuits in the Read Data Output circuitry. By indicating the presence of a drop-out, an ENVx signal will enable the reconstruction of the data bit for that particular channel by passing the appropriate vertical parity check signal.

24.5.5 SKEW BUFFER

On the tape, bits on the various recording tracks, belonging to the same byte, cannot be expected to lie on a straight line across the tracks, or, upon reading, to be received by the formatter at the same time. This is due to head and tape path imperfections. The data is said to have skew, and for PE data the formatter must deskew the data such that the bits belonging to the same byte upon being transferred to the CPU are all transmitted at the same time.

This is accomplished in the formatter by storing and delaying the first arrived bits until all the bits belonging to the same byte have arrived, and then transferring them collectively to the CPU.
Fig. 24.4 Skewed PE Read Data

An illustration of PE data with skew is shown at left on Fig. 24.4. At right is shown the skew registers or skew buffer into which the data enters. The moment chosen for the illustration is the moment when all the preamble "1"s have just arrived. It is from this moment when there is "data in all channels" that data transfer can take place. A 4-bit skew buffer will normally suffice. (The track shown below the tape indicates what happens if there is excessive skew: The preamble "1" now lands outside the skew buffer, and we have a case of buffer overflow).

The skew pattern, exemplified by the configuration of the preamble "1"s, stays essentially fixed throughout the block, and the skew buffer circuitry, by initially taking note of the relative position of the preamble "1"s, can assemble the bytes by successively reading out bits from these same positions.

In the TDF 4050, the skew buffer consists of a RAM, a selector circuit and a PROM. The RAM is used to store the data while they are being deskewed, and to store the preamble "1"s. The latter are used as flags to indicate to the selector circuit which locations in the RAM it should select from. The PROM is used to control the bit and flag positions and to shift these positions as appropriate.

In the RAM there are six positions for each of the 9 channels. When one channel is being sampled, the six positions are appearing at the output of the RAM and form together with the three input signals LOAD, DIAC and SLEVEL the input address to the PROM. The output of the PROM is then, at the end of the same sampling period, being clocked into the six positions as new data.

As explained before, the read channels are sampled in succession using suitable scan strobes, and there are about four such samplings per bit period. Hence, on only one sampling in four will there have been a data transition which requires action and clocking of the skew buffer. For this purpose the LOAD signal is used, whereas the SLEVEL signal indicates the bit value.

Each time LOAD goes active, the PROM will shift the flag and the data, and place the newly arrived bit in the position occupied by the previous bit before the shift. Eventually, the flag enters an advanced position in which it is detectable by the selector circuit and signals the presence of a valid data bit. This process goes on for each channel until a flag has been detected in each channel.

This condition is recognized by a special detector circuit, the Data-In-All-Channels detector, whose output, DIAC, then goes true. From this moment on, the PROM will advance the data bit positions as before, but not the flag. The flag will remain in essentially the same position and serve to indicate to the selector circuit the position where the next bit is to be read out. It will do so for the remainder of the block while the incoming data bits are moving up next to it. The relative flag positions, incidentally, will reflect the tape skew pattern.

The bits which are read out will disappear on the next shift and be replaced by the bits next in line. Obviously, it cannot be known until the end of a scan cycle, after all the channels have been scanned, whether there are flags in all channels qualifying a true DIAC signal. Hence, it is on the following scan cycle that DIAC goes true and that the data bits on the selected RAM lines are read out and transferred.

These data bits, however, should only be read out once. Since it is the DIAC signal which enables the read-out, this signal must be made to go false on subsequent scan cycles until there is a set of new valid data bits. This is accomplished by having the PROM backspace all the flags one position. This will result in at least one flag becoming non-detectable by the selector circuit. That will suffice to making
DIAC go false on the subsequent scan cycle.

DIAC will go true again when, upon the entry of new bits, the flags for the channels in question again become detectable. Thus, once the preamble all "1"s have been detected, the flags will in effect rock back and forth one position while the data bits are shifting through all positions up next to the flag. The data bits are being read out when the flag is in the forward position, but making a halt when the flag is in the find position. This position is at such time vacant by virtue of being occupied by the bit just read out, which is no longer of any interest.

In case of a dropout the logic will normally substitute for the missing flag (with SONE, explained later) and maintain normal operation of the skew buffer. Otherwise, new valid bits not being read out will cause overflow by eventually advancing the flag beyond the extreme position.

Fig. 24.5 shows the skew buffer circuit together with details on the function and action going on. Only one channel is considered, and the RAM output lines represent the various positions in the skew register for this channel. The outputs are inverted, and the "1"s shown, representing moment $t_1$, are all preamble "0"s. At time $t_2$, the preamble "1" appears in the bottom position as a "0". Then with each LOAD clocking, it advances upwards, with data bits in its wake.

In between $t_1$ and $t_2$, the other channels are being scanned, (see Fig. 24.1) but for the present description, only this one channel is being considered.

The four upper position outputs are connected to a priority encoder. The purpose of this encoder is to generate an address for a selector circuit which selects the position in the RAM in which the data bit is to be read out. The priority encoder is a circuit which will generate a 2-bit binary number according to which of its increasingly higher ranking inputs receives a "0". Thus, the output signal is 00 if the top input is 0, regardless of what the other inputs are. If this input is "1", and the next highest input is "0", then the address is 01, regardless of what the remaining inputs are. And so on.

Since now the preamble all "0"s appear as 1, and the preamble all "1"s appear as 0, and since the data bit appears next to the preamble "1", the encoder will generate an address signal according to the position next to the preamble all "1" flag.

In addition, the priority encoder is used to detect flags and to generate the desired detection signal to the Data-In-All-Channels Detector. This signal, FLAG, goes true whenever a flag, that is, a "0", appears on any one of the four input lines.

The selector circuit is for illustrative purposes shown in Fig. 24.5 as a 2-pole 4-position selector switch. The encoder output address determines which input position is connected to the selector (pole) output. Thus, a preamble "1" (now actually "0") on the top input to the encoder will connect the selector outputs (poles) to the top inputs of the selector circuits, and so on.

One set of selector input lines is connected to the position for the current bit $x_1$ next to the preamble "1" flag. The other set of selector input lines (used for postamble detection), is connected to the bit positions $x_2$, for the bit $x_2$ following the current bit $x_1$.

In this manner, the PED line, representing the PE data bits being read out, is effectively being connected to the position in the RAM where the desired bits are to be found, wherever they are.

This is shown in Fig. 24.5 by arrows on the selector circuit input lines. They indicate selected input line for each instant of time $t_4$. If there are no "0"s out of the RAM, the address is 11, selecting the bottom input line.

This is also the address when the "0" flag appears on the fourth RAM output line at time $t_4$. The flag has become detectable, FLAG goes true, and the Selector circuit looks at $x_1$. At time $t_5$, as the "0" move upwards, the address and the select line change, until FLAG has gone true also for all the other channels (not shown) and the DIAC signal goes true, e.g. at time $t_6$. The address
is now 01, and the selector is looking at the next highest position, but still looking at \( x_1 \), which has followed the flag to this position. When DIAC goes true, the selector is enabled and the \( x_1 \) bit is transferred via the output PED line.

Simultaneously, the PROM reshuffles the RAM positions, the result of which is apparent at time \( t_7 \). The data bit positions are unchanged, but the flag is moved back one position and has replaced \( x_1 \) which has now been dropped. A "1" is put in the previous flag position. The clocking of the RAM into the \( t_7 \) configuration was performed by the DIAC signal, not the LOAD signal this time.

From now on, the flag appears on the same line on every LOAD cycle (and on the line below on every DIAC cycle), but the data bits continue to advance, and appear on the output PED line in the proper sequence. New bits appear at the bottom RAM output line, current bits appear on the third line just below the flag bit, and old bits are removed as soon as they have been read out.

24.5.5-1 SKEW REGISTER PROM

As previously mentioned, it is the skew register PROM which controls the location of bits and flags in the RAM. The PROM receives as input the LOAD clocking signal, the SLEVEL data bit signal and the DIAC signal. In addition, it looks at the RAM positions being sampled. On this basis is generated the new RAM contents and the Overflow and SLLD signals. The latter signal is the SLEVEL signal AND'ed with the LOAD signal in the PROM and can be ignored in this connection.

The conversion of PROM input signals into appropriate RAM input signals is just a matter of programming the PROM. The general principles will be shown, referring to bottom table of Fig. 24.5.

As long as there is, in the absence of flux transitions on the tape, no LOAD signal, the output of the PROM will be 000 (in hexadecimal notation), regardless of what the other PROM inputs are.

This will also be the case during reading of a data block for those 2 out of 4 scanning cycles in which no tran-
sion (LOAD false) or data transfer (DIAC false) take place. The RAM input being 00, the inverted Ram output will be 3F.

When the first preamble "0" is detected, the LOAD signal will go active, and the SLEVEL will be "0", of course. Since the PROM inputs from the RAM is 3F the total PROM input will be 07F. And since we want the RAM outputs to be all "1" for any preamble "0", the PROM output is programmed to be 000. At t2, when the preamble "1" has been detected, the SLEVEL which represents the value of detected bits, goes true. The PROM input becomes 17F, the RAM output still being 3F. Now we want the zero flag to appear in the bottom position of the RAM, and hence the corresponding PROM output is made to be A0.

In general, in order to write the PROM program, we take the previous RAM outputs and the new LOAD, DIAC and DLEVEL inputs as the new PROM address input, and program the PROM to produce an output which will give the desired next RAM output in inverted form.

The next input bit (at t3) is a data bit which can be either a "0" or a "1". The PROM inputs are respectively 05F and 15F, and for each of these inputs, we must specify a PROM output, in this case 10 and B0 respectively. The bit is chosen to appear in inverted form (x1) in the bottom position of the RAM output, whereas the flag has been planted in the next higher position.

At t4 there is another data bit which can be either "0" or "1". For each of the 05F and 15F cases above, we must specify two PROM output for the x2 bit. Thus for inputs 06F, 16F, 04F and 14F, we specify outputs 08, A8, 18 and B8, accomplishing the desired shift in data and flag positions. In Fig. 24.5 only the 06F case is shown.

For the next bit, at t5, we must now specify 8 PROM outputs, and so on, until we have covered all combinations of the four bit positions.

At time t6, we assume that x4 = 0, that a flag has appeared in all 9 channels and that DIAC consequently goes true on the subsequent scan cycle at t7. At t7 then, SLEVEL is "0", DIAC is true, and LOAD is false. The desired RAM output shall contain a "0" in the previous x1 position, a "1" in the previous flag position and x2 x3 x4 in the same positions. In other words, the PROM shall give a 14 output for an OAD input.

If, by the 6th bit, DIAC is still false, we must specify in the seventh digit of the PROM output a "1" which signifies buffer overflow. This digit is the OVERFLOW signal.

At t8, a new bit x5 = 1 is clocked in by LOAD. DIAC is false, since at least for one channel a step backwards brings the flag for that channel "out of sight". For example, if in the present illustration DIAC was true already at t4, then no flag would appear on the input lines to the priority encoder, and DIAC would go false again even though the flag is present on these lines for the other channels, such as it is in Fig. 24.5 at t7.

At t9 we want all data bits to move up one position, making room for x5 at the bottom. The flag is placed in its forward position, leaving its recent position to the advancing x5. Input 16B must therefore eventuate as AA.

The Skew Buffer has an output POST which is used for postamble detection. It is obtained by and'ing the current bit PED and the following bit in inverted form such that POST will go true when a "1" bit is followed by a "0" bit, such as is expected at the start of the postamble. The POST signal is fed to the Postamble Decoder circuit, which checks all the channels.

24.5.6 DATA-IN-ALL-CHANNELS (DIAC) DETECTOR

The DIAC Detector will produce an active output signal for one scan cycle following a preceding scan cycle in which the skew buffer FLAG signal has been found to be true for all the 9 channels being scanned. In other words, a string of 9 true FLAG signals precedes the active DIAC signal.

The detector consists essentially of two flip-flops. The first one, U34, is reset by SCANO at the beginning of each scan cycle, unless it is clamped in the set state through its preset input U34-11. Being clocked, the U34 is dependent on a continuous true FLAG signal to stay reset.
The second flip-flop, U30, stays set (DIAC false) as long as the first flip-flop, in the presence of false FLAG pulses, is incapable of staying reset. However, once the first flip-flop, in the absence of any false FLAG pulses, has managed to stay reset during a complete scan cycle, the second flip-flop becomes reset and locks the first flip-flop in the set state, thereby assuring that the second flip-flop will be set on the subsequent scan cycle. In other words, assuring that the DIAC signal is active for no more than one scan cycle at a time. See Fig. 24.6.

Note that in the example of Fig. 24.6, channels represented by SCAN 2,3,6,7,8 are among the first to receive signals (t1), SCAN 4 and 9 the last ones (t2). Later, when the Skew Buffer PROM backspaces the flags, it is affected channels 4 and 9 (at t6) which keeps DIAC false until next LOAD pulse.

The first DIAC signal sets the PREMD (preamble detected) flip-flop U22. Subsequent DIAC signals transfer read data out of the Skew Buffer and strobe them into the read output registers U137, U138 by enabling the CK clock signal.

In the case of a drop-out in one channel, a replacement for the FLAG signal, SONE, is generated in the Logic PROM U158. This will maintain the operation of the circuit and enable the completion of the reading operation which will include corrective action for the drop-out channel. SONE is true whenever a drop-out is indicated (SENV = 0) after the preamble (PREMD = 1).

24.5.7 POSTAMBLE DETECTOR

The Postamble Detector will produce an active output signal if, for one complete scan cycle, the POST signal from the Skew Buffer has been found to be true for all of the 9 channels being scanned.

The detector consists essentially of two flip-flops which operate in a manner similar to the DIAC detector. The input logic involving signals POST, SCAN0, etc. have been incorporated into the Logic PROM U158. More specifically, U158-10 = SCAN0 and U158-11 = 1 only when all SCAN0 = SENV = POST = 1.

The first flip-flop, U30, initially set by the PEDET signal is reset by the SCAN0 signal (U158-10), and depends on the POST signal continuously being true during a scan cycle in order to stay reset. If it manages to do so, the second flip-flop U22, which was initially reset by PEDET, will be set on the next SCAN0 strobe, and the M14-POSTD output signal will go true.

If a drop-out occurs in one channel, the SENV signal will in effect replace the POST signal such as SONE did for the FLAG signal in the DIAC Detector. (If SENV = 0, U158-11 = 0 independent of POST.)

24.5.8 READ DATA OUTPUT CIRCUITS

In the NR2I mode, read data DBx from the Data Bus are strobed in parallel into shift registers U137, U138 by strobes A2 and A3. Strobe A3 will also, through U6, provide an input to the U148 shift register (down below). The shift register will on the next clock pulse generate a clock pulse which will transfer the read data to the FRDX Output Registers U83, U50. The read data will pass unchanged through the passive PE correction circuits, but will be checked for vertical parity errors by the Parity Checker U139. Four clock pulses later the U6 flip-flop will be
reset, and after still three more clock pulses, the read strobe FRSTR will be generated. Finally, the REGCL signal will clear the shift registers U137, U138.

In the PE mode, the read data represented by PED, is strobed serially into shift registers U137, U138 by the clock, when SCAN0 is false and the read data is qualified by the DIAC signal. At the end of the scan cycle, when SCAN9 goes true, the U6 flip-flop enters a "1" into shift register U148 and causes a read strobe, FRSTR, to be generated in the same manner as for the NRZI mode.

This time, however, the PE correction circuits will be active, and if the associated ENVx signal from the Envelope Circuit is false, indicating a drop-out, the Parity Checker output will, on the basis of the signal already present on the affected read data line, provide a corrective signal, if necessary, to the Exclusive-or gate of that channel, which will appropriately change the polarity of the read data bit fed into the FRDx Output Register.

If there are more than one drop-out, the MULT output goes true and resets the Hard-Error flip-flop U34, making hard-error signal FHER go true.

The Hard-Error flip-flop can also be set by the Logic PROM (U158) which monitors various hard-error conditions. Some of these conditions must hold true for all cases of hardware error.

Thus, the program must have enabled hard-error indication (ENHE = 1), and the hard-error must occur in a data block (PEDET = 1) and in the active part of the scan cycle (SCAN0 = 0). Then, a hard-error indication will ensue (U158-9 = 0) if there either is a

1) Skew Buffer overflow: OVERFLOW=1
2) A drop-out in the preamble:
   SENV = PREMD = 0
3) Or an extraneous "1" bit in the postamble:
   ENV = SLDD = POSTD = 1

24.5.9 ERROR DETECTION CIRCUITS

The Parity Checker U139 will compute the vertical parity signals of the data part of the read data and compare the result with the parity bit of the read data. Any discrepancies will constitute parity error and result in the PARE signal going true. This in turn will give a hard error indication, FHER = 1.

In the 7-track mode, adjustments are made for the options of even or odd parity by exclusive-oring the Parity Checker output with the EPAR signal.

Parity errors are ignored when the program sets CRCG true in expectation of reading the CRC character. They are also ignored when a drop-out has been detected and the parity bit is being used to reconstruct the remaining bytes. In this case the Soft-Error flip-flop FCER (U43) is set and the Q output CORR is active.

The latter flip-flop is set by drop-out counter U36 which counts the number of drop-outs in each scan cycle. If there is one drop-out the flip-flop is set.
SECTION 25
SERVICE

CONTENTS
25.0 SERVICE

25.1 CORRECTIVE MAINTENANCE
  25.1.1 Required Servicing Equipment
  25.1.2 Fault Diagnostics
  25.1.2-1 Microprocessor
  25.1.2-2 Faulty PE Operation
  25.1.2-3 Faulty NRZI Operation

25.2 PARTS LIST TDF 4050 Formatter

25.3 PROM Listings
25.0 SERVICE

25.1 CORRECTIVE MAINTENANCE

25.1.1 REQUIRED SERVICING EQUIPMENT

Effective servicing of the complex circuitry of the TDF 4050 Formatter infers the use of advanced test equipment. This should include

1. A two-channel 100 MHz oscilloscope (Tektronix 465 or equivalent).

2. A logic state analyzer with a 16-bit bus and a memory of minimum 16 words (Hewlett-Packard 1600A, 1670A, 1602A or equivalent.)

3. A volt-ohm meter.

A trigger probe at least 4 bits wide (Hewlett-Packard 10250A or equivalent) will give increased flexibility in the use of the logic state analyzer.

Furthermore, a logic pulser (Hewlett-Packard 546A or equivalent) and current tracer (Hewlett Packard 547A or equivalent) will be useful for locating faults on an internal bus where two or more outputs are connected to the same line.

It is assumed that the formatter is mounted in a TDI 1050 tape drive (from which it draws power and can receive read/status signals) and is connected to a computer, on which it is possible to write simple test programs and run various tape drive operations.
25.1.2 FAULT DIAGNOSTICS

Check that the +5V supply voltage is between 4.75 and 5.25 volts.

Enable the formatter (FFEN = 0) and test all four clock outputs from U80-16D. Check actual waveform and clock period against supposed value in the Speed Selection Table on the circuit schematic.\(^2\).

25.1.2-1 Formatter System

<table>
<thead>
<tr>
<th>ERROR TYPE</th>
<th>CHECK THAT</th>
</tr>
</thead>
</table>
| 1. The tape drive starts running whenever it is placed on-line, even when the formatter is not enabled. | A. CLEAR signal not high  
B. Motion signals TSFC or TSFR \(^2\) not high  
C. MOTION not low. |
| 2. When the formatter is enabled the tape drive starts running as soon as it is placed on-line. | A. Reset the formatter for a moment, (momentarily disable), keeping the tape drive on-line. If the tape drive starts running again when the formatter is enabled, check that the INREQ line is not high, \(^2\).  
B. MOTION line not low.  
If low, go to 25.1.2-2.  
C. Reset the formatter and perform checks 1A, 1B above. |
| 3. The tape drive will not start running. | A. Formatter is enabled, FFEN not high, CLEAR not low, \(^2\). Formatter is addressed, SEL not high. Tape drive is on-line, TONGL not low.  
B. Tape drive is ready, TRDY not low.  
C. INREQ not high (but high after GO has been transmitted).  
D. MOTION not high. If high, go to 25.1.2-2.  
E. Motion line TSFC or TSRC is high, but not both high. If high, check tape drive. |
<table>
<thead>
<tr>
<th>ERROR TYPE</th>
<th>CHECK THAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>4. The tape drive starts running in a normal way, but won't stop until the formatter is reset.</td>
<td>A. Same error occurs in both PE and NRZI. If in PE only, go to 25.1.2-3. If in NRZI only, go to 25.1.2-4.</td>
</tr>
<tr>
<td></td>
<td>B. Same error occurs in both read and write mode. If in read only, go to 25.1.2-2. If in write only, go to 25.1.2-3.1 or 25.1.2-4.1.</td>
</tr>
<tr>
<td></td>
<td>C. Go to 25.1.2-2 and follow operation byte to byte.</td>
</tr>
<tr>
<td>5. When reading PE tapes, errors occur frequently or constantly.</td>
<td>A. Tape drive is not in NRZI mode, NRZS not low.</td>
</tr>
<tr>
<td></td>
<td>B. Tape being read is 1600 cpi PE tape.</td>
</tr>
<tr>
<td></td>
<td>C. Go to 25.1.2-3.2.</td>
</tr>
<tr>
<td>6. When writing a PE tape, errors occur frequently.</td>
<td>A. Go to 25.1.2-3.1.</td>
</tr>
<tr>
<td>7. When reading NRZI tapes, errors occur frequently or constantly.</td>
<td>A. Tape drive is not in PE mode, NRZS is low. Tape drive has correct head, T7TR,Formatter density is correct, K, H etc.</td>
</tr>
<tr>
<td></td>
<td>B. Tape being read is NRZI, proper density and number of tracks.</td>
</tr>
<tr>
<td></td>
<td>C. Go to 25.1.2-4.2.</td>
</tr>
<tr>
<td>8. When writing a NRZI tape, errors occur frequently.</td>
<td>A. Go to 25.1.2-4.1.</td>
</tr>
</tbody>
</table>
Connect the 10 outputs of the program counter, U71-73 \( \uparrow \), to the logic state analyzer. The other inputs to the analyzer are connected to the signal lines to be checked. The clock input line is connected to system clock signal \( CK_2 \). Ascertain that the program listing at hand actually represents the program ROM in use.

Disable the formatter for a moment and set up the analyzer to trigger on number 001 (hex notation). With the formatter enabled the analyzer should display the following pattern.

\[
\begin{align*}
001 \\
002 \\
003 \\
004 \\
005 \\
006 \\
007 \\
008 \\
009 \\
00A \\
00B \quad \text{waiting loop} \\
00A \\
00B \\
00A
\end{align*}
\]

Proceed in this way through the complete program until deviant operation is detected and corrected.

During this process the other analyzer input lines are used to test upon relevant signal lines.

If the operation is normal, the program should now be waiting for a command. Note that because the program counter always indicates current instruction plus 1, the address displayed on the analyzer points to the next instruction and not to the one being currently executed. In this case the highest address actually being used is 00A, not 00B.

If this sequence operates satisfactorily, the analyzer is next set to trigger at some suitable address which will lay in the middle of the memory field of interest, such that operations both immediately before and after the trigger address can be tested, e.g. at 00C. To break out of the above waiting loop, a command is now made to be transferred from the host computer (or test box). The analyzer should then present the following program steps:
25.1.2-3 FAULTY PE OPERATION

25.1.2-3.1 PE Writing

Errors during writing would be detected by the read circuitry. Therefore, the read circuitry must first be excluded as the source of errors. This can be accomplished by forcing through a write operation without having the write ring mounted on the tape reel in the tape drive and using an already written tape known to be error-free.

Program sequence errors can be tracked down by methods suggested in 25.1.2-2. Check at U115 that proper data are being received from the computer. Use a binary count bit pattern.

Check that proper write data, including phase transition, appear at the output of U144. Check the parity bit, both at U95 and U77, and check the TWDS, FDWDS and TWRS strobe signals.

25.1.2-3.2 PE Reading

In the TDF 4050 the PE reading operation is largely handled by hardware, which for fault detection places a corresponding emphasis on checking hardware.

Signal presence in the PE Read Circuit:

Trigger scope on a data input line, e.g. the P-channel. Observe the STRBx signal at the OR-gate and also the other input to the OR gate, that is, the CNT6-equivalent "reset" signal fed back to the OR-gate. In the absence of data signals, the "reset" signal shall occur every 64 clock counts. In the presence of data signals, there shall be no "reset" pulses. Check all 9 channels. (See Fig. 25.1).

Bit spacing check:

Monitor the PE Read Circuits output CNTx bus lines, using the SCANx signals to enable the analyzer one read channel at a time. To examine selected parts of the data block, trigger the analyzer on the respective PEDET, PREMD and POSTD signals.

The PEDET signal shall go high for the duration of the data block. The M13-PREMD and the M14-POSTD signal go high after respectively passing the preamble and postamble "1" and stay high until PEDET goes low.

Ahead of PEDET, the CNTx signals signals shall indicate the count of 64 or 65. After PEDET, in the preamble, and after POSTD, in the postamble, the count shall range from about 10 to 25, around the nominal count of 18.

After PREMD, for a bit pattern of alternative "0"s and "1"s, the count shall range from about 25 to 50 around a nominal of 38.

The LEVEL signal, which will shift between "0" and "1" according to read data level, will change every 2 to 4 scan cycles.

The data-to-phase transition spacing may deviate somewhat from the phase-to-data transition spacing, but the respective counts are expected to be fairly constant for short sequences of data. However, the counts shall not change from one scan cycle to the next as long as there has been no LEVEL shift.

Typical signals are shown on Fig. 25.2 next page.

---

Fig. 25.1 Typical Read Circuit signals, P-channel (not to scale).
Skew Buffer:

Reading filemarks does not involve the Skew Buffer and should be checked first to exclude circuitry external to the Skew Buffer as a source of errors.

Use the SCANx signal to enable the analyzer and to observe individual read channels. Monitor inputs and outputs of the U134 Skew Register PROM and check against respective PROM listing in Paragraph 25.3. Use a binary count read data bit pattern and sync on selected counts at the read input.

Analyze Error Indications:

Observe the M12-HER signal. If pulsed, check for parity errors. If set high, check the HERK output of the U158 Logic PROM. Monitor the PROM inputs on the analyzer and trigger on HERK going low. For conditions of hard error, see Paragraph 24.4.9 and trace error accordingly. (See also Paragraph 2.13.) Also, check the various resetting inputs to the HARD ERROR PROM U34.

In general, trace error to suspect chip and monitor inputs and outputs of that chip using the analyzer. Use SCANx to check individual read channels and clock on system clock CKx. Use strategic bit patterns in the data block.

Preamble, PEDET = 0
(It takes a few preamble "0"s before a data block is recognized as such and PEDET goes true).

Trigger word

Preamble, PEDET = 1
(Only a few preamble bytes are included in this example).

Last 2 bytes of Preamble.

1st data byte

Fig. 25.2 Typical signals
25.1.2-4 FAULTY NRZI OPERATION

25.1.2-4.1 NRZI Writing

Use those error-checking procedures in Paragraph 25.1.2-3.1 which are applicable to NRZI operations.

In addition, check the CRC generator circuitry U117 \(3\). Use data blocks having the following bit pattern.

Channel \[\begin{array}{c}
P \\
7 \\
6 \\
5 \\
4 \\
3 \\
2 \\
1 \\
0
\end{array}\]

1st byte 1 0 0 0 0 0 0 0 0
2nd byte 0 0 0 0 0 0 0 0 1
3rd byte 0 0 0 0 0 0 0 1 0
4th byte 0 0 0 0 0 0 0 1 1
etc.

binary count up to and including

17th byte 0 0 0 0 1 0 0 0 0

Expected check characters are then

CRC 0 1 0 1 0 1 0 1 0
LRC 0 1 0 1 1 1 0 1 0

25.1.2-4.2 NRZI Reading

NRZI reading is primarily handled in software, and program sequence errors can be found by methods suggested in Paragraph 25.1.2-2. Check at U37 and U99 \(4\) that proper read data are being received from the tape drive, using e.g. a binary count bit pattern.

Check at the FRDx outputs \(5\) that the read data are properly transferred, including the FRSTR strobe.

Analyze error indications \(5\). Observe the M12-HER signal. If pulsed, check for parity errors. If set high, check HARD ERROR PROM U34 clear inputs. See Paragraph 2.6.