## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)</td>
<td>8-1</td>
</tr>
<tr>
<td>INTRODUCTION</td>
<td>8-1</td>
</tr>
<tr>
<td>Diskette Addressing</td>
<td>8-2</td>
</tr>
<tr>
<td>33FD Diskette Drive</td>
<td>8-2</td>
</tr>
<tr>
<td>33FD Diskette Drive Assembly</td>
<td>8-2</td>
</tr>
<tr>
<td>33FD Operating Sequences</td>
<td>8-3</td>
</tr>
<tr>
<td>Frequency Modulation Read and Write Circuits</td>
<td>8-4</td>
</tr>
<tr>
<td>Diskette 1 Format</td>
<td>8-5</td>
</tr>
<tr>
<td>53FD Diskette Drive</td>
<td>8-6</td>
</tr>
<tr>
<td>53FD Diskette Drive Assembly</td>
<td>8-6</td>
</tr>
<tr>
<td>53FD Operating Sequences</td>
<td>8-7</td>
</tr>
<tr>
<td>Modified Frequency Modulation Read and Write Circuits</td>
<td>8-8</td>
</tr>
<tr>
<td>DATA FLOW</td>
<td>8-11</td>
</tr>
<tr>
<td>OPERATIONS</td>
<td>8-12</td>
</tr>
<tr>
<td>Seek Operations</td>
<td>8-12</td>
</tr>
<tr>
<td>Seek Data Flow</td>
<td>8-13</td>
</tr>
<tr>
<td>Read Operation</td>
<td>8-14</td>
</tr>
<tr>
<td>Read Data Flow</td>
<td>8-17</td>
</tr>
<tr>
<td>Write Operation</td>
<td>8-18</td>
</tr>
<tr>
<td>Write Data Flow</td>
<td>8-19</td>
</tr>
<tr>
<td>Find Sector Identification Operation</td>
<td>8-20</td>
</tr>
<tr>
<td>Find Sector Identification Data Flow</td>
<td>8-23</td>
</tr>
<tr>
<td>Write Sector Identification Operation</td>
<td>8-24</td>
</tr>
<tr>
<td>Write Sector Identification Data Flow</td>
<td>8-25</td>
</tr>
<tr>
<td>COMMANDS</td>
<td>8-26</td>
</tr>
<tr>
<td>I/O Load Command</td>
<td>8-26</td>
</tr>
<tr>
<td>I/O Sense Command</td>
<td>8-28</td>
</tr>
<tr>
<td>I/O Control Load Command</td>
<td>8-30</td>
</tr>
<tr>
<td>Write Byte or Write Address Mark Byte Command</td>
<td>8-32</td>
</tr>
<tr>
<td>Write Data Trigger</td>
<td>8-34</td>
</tr>
<tr>
<td>Write Cyclic Redundancy Character Byte Command</td>
<td>8-35</td>
</tr>
<tr>
<td>Seek to Next Track Command</td>
<td>8-37</td>
</tr>
<tr>
<td>Search for Address Mark Byte Command</td>
<td>8-38</td>
</tr>
<tr>
<td>I/O Control Sense Command</td>
<td>8-40</td>
</tr>
<tr>
<td>Sense Interrupt Level Status Byte Command</td>
<td>8-43</td>
</tr>
<tr>
<td>Jump on I/O Command</td>
<td>8-44</td>
</tr>
<tr>
<td>FUNCTIONAL UNITS</td>
<td>8-46</td>
</tr>
<tr>
<td>Data Separator</td>
<td>8-46</td>
</tr>
<tr>
<td>Index Counter</td>
<td>8-46</td>
</tr>
<tr>
<td>Ready Counter</td>
<td>8-47</td>
</tr>
<tr>
<td>Control Storage Initial Program Load Track</td>
<td>8-47</td>
</tr>
<tr>
<td>Counter</td>
<td>8-47</td>
</tr>
<tr>
<td>Write Clock and Write Bit Ring</td>
<td>8-47</td>
</tr>
<tr>
<td>Read Clock and Read Bit Ring</td>
<td>8-47</td>
</tr>
<tr>
<td>Cyclic Redundancy Character Shift Register</td>
<td>8-48</td>
</tr>
<tr>
<td>Interrupt 1 and Interrupt 4 Requests</td>
<td>8-49</td>
</tr>
</tbody>
</table>

ERROR CONDITIONS

- Fast Check                      8-50
- Not Ready                      8-52
- Missing Erase Current and Unexpected or Erase Current Present          8-53
- ID Not Found (Missing Record)                                          8-53
- Write Overrun Check                                                     8-54
- Write Parity Check                                                      8-54

Contents for 33FD/53FD Diskette Drive and Attachment (Level 1)
INTRODUCTION

The diskette drive and diskette drive attachment are installed inside the 5340 System Unit. System/34 uses either a 33FD diskette drive or a 53FD diskette drive. The control storage program and the attachment control the diskette drive. The diskette drive can read a data track, write on a data track, or seek to a data track of a diskette.

The diskette drive has a continuously turning shaft that turns the diskette. A solenoid-loaded data head is moved to the correct data track by a stepper motor. The data head can then read or write the data tracks.

One side of the Diskette 1 (33FD /53FD diskette) and both sides of the Diskette 2D (53FD diskette) are used for recording. The two types of diskettes are identified by the physical location of the index hole. When a Diskette 1 is inserted in a 53FD diskette drive, the circuits that sense the index hole prevent the use of the second side. A Diskette 2D cannot be used in a 33FD diskette drive.

There is one label cylinder, 74 data cylinders, and two alternative data cylinders per diskette. For more information, see The IBM Diskette General Information Manual, GA21-9182.

Instructions executed by the control processor are decoded into commands by the attachment. These commands start the read, write, and seek operations in addition to performing various control functions. An index hole in the diskette references the start of the first sector on the cylinder that the data head is over.

Sequential Sector Addressing

The main storage program uses sequential sector addressing to identify a diskette data area. Sequential sector addressing starts at hexadecimal address 0001 (cylinder 1, data head 0, sector 1), increases by 1 for each following sector, and extends through the last sector on cylinder 74. Cylinder 0 cannot be addressed by sequential sector addressing.

The control storage program changes sequential sector addresses to actual sector addresses for all operations. See the Data Areas Handbook for more information on diskette addressing.

Actual Sector Addressing

If sequential sector addressing is not used, actual sector addressing is used. The user supplies the 5-byte CHRNX field. This method of addressing must be used to address cylinder 0 (the volume label and volume table of contents).

Diskette Drive and Attachment (Level 1)
33FD Diskette Drive

33FD Diskette Drive Assembly

When the cover of the 33FD diskette drive is open, the diskette can be inserted or removed.

When the cover is closed, the spring-loaded collet centers and holds the diskette to the drive hub.

The data head load actuator assembly is a magnet and an armature. During a read or write operation, the magnet is active and makes the pressure pad arm push the diskette against the data head. At the same time, the armature puts a slight pressure on the diskette envelope, which cleans the diskette. When not reading or writing, the data head load actuator is not active and holds the pressure pad assembly away from the diskette to decrease wear on the diskette surface and the data head.

When the cover is closed, the continuous light from the light-emitting diode points toward the phototransistor. Every time the diskette turns, the index hole in the diskette lets the light from the light-emitting diode reach the phototransistor. The phototransistor sends index pulses to the diskette drive attachment.

The preload spring pushes the leadscrew to ensure that the data head is aligned with the diskette.

The upper-limit stop stops the data head from going past track 76. The lower-limit stop stops the data head from being driven lower than track 00.

The leadscrew nut and spring push against the data head and carriage assembly to ensure that the data head is aligned with the diskette.

The data head can either read data from the diskette or erase and write data on the diskette.

The stepper motor wheel is on the end of the stepper motor shaft. The stepper motor turns in steps of 90 degrees in either direction under the control of access pulses. The stepper motor wheel engages the leadscrew wheel. When the stepper motor wheel turns 90 degrees, it turns the leadscrew wheel 90 degrees. The data head carriage assembly then moves up or down one track on the diskette.

The circuits for the stepper motor, the data head load actuator, and the data head are on the file control card. The amplifier circuits for the phototransistor and data head are also on the file control card. The file control card circuits and test pins face out.

The drive motor turns the diskette at a speed of 360 ± 2.5% revolutions per minute with the head loaded.
33FD Operating Sequences

Diskette Operation

The following events make the diskette operational:

1. When system power is on, the diskette drive motor turns continuously.
2. When the diskette is inserted in the diskette drive and the cover assembly is closed, the collet assembly clamps the diskette to the drive hub. The diskette then starts turning.
3. When the diskette is up to speed and the heads are loaded, index pulses are sensed once every 166.7 (+4.27, -4.06) milliseconds. The attachment uses these pulses to ensure that the diskette is turning at the correct speed, thereby sensing the diskette-ready condition.

Seek Operation

To move the data head to the desired track:

1. The control storage program issues a recalibrate operation (a minimum of 76 seeks to cylinder 0). Diskette ready is activated if the diskette speed is OK.
2. Two access lines are activated at the same time for a minimum of 57.4 milliseconds to seek one track. (A seek does not change the head load condition.) A 98.4-millisecond delay is added after the last seek to allow for head settling.

Example: The chart shows the data head moving from track 2 to track 6. The access lines are activated for a minimum of 57.4 milliseconds to move the data head across each track, and 98.4 milliseconds to allow the data head to settle on the last track.

For each access operation, the stepper motor turns the lead screw 90 degrees clockwise or counterclockwise. This moves the data head one track position. Turning the lead screw clockwise (looking into the unit from the front of the machine) moves the carriage out (toward the front).

Read or Write Operation

To load the data head and write on or read from the diskette:

1. The control storage program issues a data head load command before a read or write operation. This causes the pressure pad to push the diskette against the data head. Data is valid after 80 milliseconds (time for the data head to load).
2. The control storage program issues a read or write command.
3. The control storage program issues a command to unload the heads 335 milliseconds after a seek, read, or write operation is complete (if no other operation is issued during the 335 milliseconds). This decreases wear on the diskette and the data head. The 335-millisecond delay occurs because during normal diskette use, the next diskette operation usually starts during the 335-millisecond delay. Therefore, the data head does not have to be loaded before each operation.

Diskette Drive and Attachment (Level 1) 8-3
Frequency Modulation Read and Write Circuits

Writing
During a write operation, a clock bit (identifies the start of a bit cell) or a 1-bit (data) is recorded by reversing the direction of the current in the data head coil, which reverses the direction of the magnetic flux in the gap. When the direction of the flux reverses on the diskette surface, either a clock bit or a 1-bit is recorded.

Writing Data Bits
For each change on the 'diskette write data' line, a clock bit or a 1-bit is written on the diskette. No change between clock bits represents a 0-bit (not a 1-bit). Level changes on the 'diskette write data' line cause the current in the data head to be switched, which results in a polarity change on the diskette track. Therefore, a polarity change on the diskette represents a clock bit or a 1-bit. The time from 1 clock bit to the next clock bit is a bit cell and is approximately 1 microsecond long. Data bits are written in the center of the bit cell.

Reading
During a read operation, with the recording surface magnetized in one horizontal direction, constant flux flows and the coil senses no output voltage. However, when a recorded clock bit or 1-bit (180 degrees horizontal flux reverse) passes the gap, the flux moving through the ring and coil also reverses and causes a voltage output pulse.

Reading Data Bits
Bits represented on the 'diskette write data' line as level changes are represented on the '33FD raw read data' line when read, as positive pulses with an approximate width of 150 nanoseconds. During a read operation, clock bits and data are separated in the variable frequency oscillator card.

Controls
The 'write gate command' line is active during a write operation. This line lets current flow through the data head and de-activates the read circuits.

The 'diskette erase gate' line is also active during a write operation. This line causes the edges of each data track to be erased, which leaves a gap between tracks (removes old data that may exist between tracks).

When the 'write gate command' line is not active, the write circuits are not gated and the read circuits are ready to read.

The 'inner tracks' line is active from track 43 through track 76. When this line is active during a write operation, the write current through the data head is decreased because the bit density increases toward the center tracks and, therefore, less write current is needed. When this line is active during a read operation, read filters compatible with tracks 43 through 76 are enabled.
Diskette 1 Format

There are 77 tracks written in frequency modulation mode on the Diskette 1 surface. A track is a circular path on the surface of the diskette. The tracks are numbered 00 through 76. Track 00 is the outside track and track 76 is the inside track. Of the 77 tracks, only 74 tracks are data tracks. Track 00 is a label track; tracks 75 and 76 are reserved and are used in place of tracks that become damaged.

The damaged track is flagged by writing binary 1's in all ID fields of that track. The ID that would have been used on the damaged track is written in the ID field of the next physical track. When the ID field of a damaged track is read, the data head automatically moves to the next higher numbered physical track.

Each track is divided into either 8 or 26 sectors. The data stored in 1 sector is a record. When the tracks are divided into 8 sectors, each record is 512 bytes long; when tracks are divided into 26 sectors, each record is 128 bytes long. Diskettes with 74 data tracks that are divided into 8 sectors per track have 303,104 bytes of data; diskettes with data tracks that are divided into 26 sectors per track have 246,272 bytes of data.

Some diagnostic programs write one 4,096-byte sector in frequency modulation mode on a track. Therefore, record length can be 128, 512, or 4,096 bytes. The value of $n$ recorded in the record length byte indicates the record length.

Each sector on the diskette has its track and sector identification (address) recorded at the physical location of the sector on the diskette.

Diskettes that contain recorded sector identification fields (addresses) for each sector are known as initialized diskettes. Each sector has two parts: the first part contains the sector identification field, and the second part contains the data record or the control record field.

The cyclic redundancy check bytes are generated in the CRC shift register during a write operation. The bit configuration of the 2 bytes depends on the bit configuration of the 2 fields following the sync fields. The check bytes are constructed again in the CRC shift register from the same fields read during a read operation. The check bytes generated during the read operation must equal the check bytes generated during the write operation. When these bytes are equal, the record has been read correctly.
53FD Diskette Drive

53FD Diskette Drive Assembly

When the cover of the diskette drive is open, the diskette can be inserted or removed. When the cover is closed, the collet centers and clamps the diskette to the drive hub.

The belt, the drive motor, the drive pulley, and the idler assembly turn the diskette at 360 ± 2.5 revolutions per minute with the heads loaded.

The stepper motor turns in either direction under control of access pulses. The stepper motor pulley, the stepper motor pulley clamp, the stepper drive band, and the stepper idler assembly move the data heads across the diskette surface.

Two data heads are on a common carriage assembly and move under control of the stepper motor. The data heads read data from and write new data on a diskette.

The data head load solenoid causes the bail to load the data heads.

The two light-emitting diodes and the two phototransistors work together to sense the diskette index and identify the type of diskette inserted (Diskette 1 or Diskette 2D).

The diskette drive control card has the drive circuits for the stepper motor, the data head load solenoid, and the write and erase functions. The card also has the amplifiers for the data heads and the light-emitting diode and phototransistor circuits.
S3FD Operating Sequences

Diskette Operation

The following events make the diskette operational:

1. When system power is turned on, the diskette drive motor starts turning.

2. When the diskette is inserted in the diskette drive and the cover assembly is closed, the collet clamps the diskette to the drive hub. The diskette then starts turning.

3. When the diskette is up to speed and the heads are loaded, index pulses are sensed once every 166.7 (+4.27, -4.06) milliseconds. The attachment uses the index pulses to ensure that the diskette is turning at the correct speed, thereby sensing the diskette-ready condition.

Seek Operation

To move the data heads to the desired cylinder:

1. The control storage program issues a recalibrate operation (76 seeks to cylinder 0). Diskette ready is activated if the diskette speed is OK. Seeking is done by activating the two access lines to the stepper motor. This moves the head/carriage assembly in (toward the hub) or out (away from the hub).

2. When the diskette is inserted in the diskette drive and the cover assembly is closed, the collet clamps the diskette to the drive hub. The diskette then starts turning.

3. When the diskette is up to speed and the heads are loaded, index pulses are sensed once every 166.7 (+4.27, -4.06) milliseconds. The attachment uses the index pulses to ensure that the diskette is turning at the correct speed, thereby sensing the diskette-ready condition.

Read or Write Operation

To load the data heads and write on or read from the diskette:

1. The control storage program issues a data head load command before a read or write operation. This activates the data head load solenoid, which pushes the data heads against the diskette. Data is valid after 80 milliseconds (time for the data heads to load).

2. The control storage program issues a read or write command.

3. The control storage program issues a command to unload the heads 335 milliseconds after a seek, read, or write operation is complete (if no other operation is issued during the 335 milliseconds). This decreases wear on the diskette and the data heads. The 335-millisecond delay occurs because during normal diskette use, the next diskette operation usually starts during the 335-millisecond delay. Therefore, the data heads do not have to be loaded before each operation.

Example: The chart shows the data heads moving from track 2 to track 6. The access lines are activated for a minimum of 8.2 milliseconds to move the data heads across each track, and 32.8 milliseconds to allow the data heads to settle on the last track.

At the end of a seek operation, two access lines remain active. The two access lines keep the stepper motor stopped, which keeps the data heads on track.

Diskette Drive and Attachment (Level 1) 8-7
Modified Frequency Modulation Read and Write Circuits

Note: The 53FD can also read and write in FM mode. See Frequency Modulation Read and Write Circuits earlier in this section.

Writing

During a write operation, a clock bit or a 1-bit (data) is recorded by reversing the direction of the current in the data head coil, which reverses the direction of the magnetic flux in the gap. When the direction of flux reverses on the diskette surface, either a clock bit or a 1-bit is recorded.

Writing Data Bits

For each change on the 'diskette write data' line, a clock bit or a 1-bit is written on the diskette. Data bits (1-bits) are always written in the center of the bit cell. If two bit cells in a row do not contain data bits, a clock (sync) bit is written at the start of the second bit cell. By writing hexadecimal 8B, data bits and clock bits can be shown.

These changes cause the current in the data head to be switched, which results in a polarity change on the diskette track.

Reading

During a read operation, with the recording surface magnetized in one horizontal direction, constant flux flows and the coil senses no output voltage. However, when a recorded clock bit or 1-bit (180 degrees horizontal flux reverse) passes the gap, the flux moving through the ring and coil also reverses and causes a voltage output pulse.

Reading Data Bits

When data is read from the diskette, the read clock is synchronized to the incoming data by the variable frequency oscillator sync field. This field is 12 bytes of clock bits.

Controls

The 'select head' line selects either head 1 or head 0.

The 'write gate command' line is active during a write operation. This line lets current flow through the selected data head and de-activates the read circuits.

The 'diskette erase gate' line is also active during a write operation. This line causes the edges of the data track to be erased, which leaves a gap between tracks (removes old data that may exist between tracks).

When the 'write gate command' line is not active, the write circuits are not gated and the read circuits are ready to read.

The 'inner tracks' line is active from track 43 through track 76. When this line is active during a read operation, read filters compatible with tracks 43 through 76 are enabled.

The 'switch filter' line is active from track 80 through track 76. When this line is active during a read operation, read filters compatible with tracks 60 through 76 are enabled. This line is not used during a write operation.

53FD File Control Card

The above 1000 1011 represents hex 8B.
Diskette 2D Format

There are 77 tracks written in modified frequency modulation mode on each side of the Diskette 2D surface. A track is a circular path on the surface of the diskette. Two tracks, one on each side of the diskette, that can be read or written without moving the data head make up a cylinder. The cylinders are numbered 00 through 76. Cylinder 00 is the outside cylinder and cylinder 76 is the inside cylinder.

Of the 77 cylinders, only 74 cylinders are data cylinders. Track 0 of cylinder 00 is a label track written in FM mode. Track 1 of cylinder 00 is an extension of the label track written in MFM mode. Cylinders 75 and 76 are reserved and are used in place of cylinders that become damaged.

The damaged cylinder is flagged by writing binary 1’s in all ID fields of that cylinder. The ID that would have been used on the damaged cylinder is written in the ID field of the next physical cylinder. When the ID field of a damaged cylinder is read, the data head automatically moves to the next higher numbered physical cylinder.

Each track is divided into either 8 or 26 sectors:

<table>
<thead>
<tr>
<th>Sectors per Track</th>
<th>Bytes per Sector for FM</th>
<th>Bytes per Sector for MFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Diskette 1)</td>
<td>(Diskette 2D)</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>512</td>
</tr>
<tr>
<td>1</td>
<td>26</td>
<td>128</td>
</tr>
</tbody>
</table>

The data stored in one sector is a record. Data can be recorded in frequency modulation mode on a Diskette 1 by either the 23FD or the 53FD diskette drive; or, data can be recorded in modified frequency modulation mode on a Diskette 2D by the 53FD diskette drive.

The contents of each sector are described as follows:

- Some diagnostic programs write one 4,096-byte sector in frequency modulation mode on track 00. Therefore, record length can be 128, 256, 512, 1,024, or 4,096 bytes. The value of n recorded in the record length byte indicates the record length.
- Each record on the diskette has its track and sector address recorded at the physical location of the record on the diskette.
- Diskettes that contain recorded sector identification fields (addresses) for each sector are known as initialized diskettes. Each sector has two parts: the first part contains the sector identification field, and the second part contains the data record or the control record field.

The cyclic redundancy check bytes are generated in the CRC shift register during a write operation. The bit configuration of the 2 bytes depends on the bit configuration of the 2 fields following the sync fields. The check bytes are constructed again in the CRC shift register from the same fields read during a read operation. The check bytes generated during the read operation must equal the check bytes generated during the write operation. When these bytes are equal, the record has been read correctly.
OPERATIONS

Seek Operations

The diskette drive seek operations are:

- Normal Seek: Seek from the present known cylinder to a specified cylinder.
- Recalibrate: Seek from the present location (location not known) to cylinder 00.

In either case, the control storage program controls the seek operation. The control storage program must know the cylinder location of the data head(s) before starting the operation (except for recalibration) and also must know the specified cylinder. The control processor issues a seek command, which starts a seek operation. The seek operation moves the data head(s) one cylinder per command until the specified cylinder is reached or the operation is ended.

The recalibrate operation is necessary when the cylinder location of the data head is not known. The control storage program sets up a reverse seek of a minimum of 76 cylinders. Because there are only 77 cylinders on the diskette, this reverse seek is enough to drive the data head(s) to cylinder 00 from any location. After driving the data head(s) to cylinder 00, the access mechanism comes against the lower-limit stop.
Read Operation

The flowchart describing the reading of one sector from the diskette is shown on the next page. For more details on the read operation, see Read Data Flow later in this section.

The major control in the attachment for the read operation is the 'read data command' latch. This latch is on twice to read one sector (assuming a good identification field and data fields): once to find and read the sector identification field, and once to find and read the data field. In either case, the 'read data command' latch remains on until the cyclic redundancy check bytes are read.

After the reading of bytes has started, the control storage program must take 1 byte once each 32 microseconds in frequency modulation mode or once each 16 microseconds in modified frequency modulation mode. If the control storage program does not take the bytes quickly enough, a read overrun error occurs.

The read clock and read bit ring synchronize the attachment to the data being read. The read clock runs continuously except in diagnostic step mode. The read bit ring, however, runs only from the time an address mark byte is found until the cyclic redundancy check bytes have been read.

The 'byte sync found' latch turns on when the first data bit of the address mark byte is read. This latch remains on until the 'read data command' latch is reset or until the attachment has determined that the byte being read is not a valid address mark.

Valid address marks for frequency modulation mode are hexadecimal FE, FB, or FB without read clock pulses at bit ring 2, 3, and 4 times. Hexadecimal FE is the address mark before the identification field; hexadecimal FB is the address mark before a control field; and, hexadecimal FB is the address mark before a data field. An address mark that is not valid is one that:

- is missing data bit 0, 1, 2, 3, or 4
- is missing a clock bit at bit ring 1, 5, 6, or 7 time
- has a clock pulse at bit ring 2, 3, or 4 time

The first byte following a control address mark can be either a D or an F:

D = deleted record
F = damaged record

Valid address marks for modified frequency modulation mode are 4 bytes long. The first 3 bytes are hexadecimal A1's with missing clock bit 5. The fourth byte can be hexadecimal FE, FB, or FB. Hexadecimal FE is the address mark before the identification field; hexadecimal FB is the address mark before a control field; and, hexadecimal FB is the address mark before a data field. The first byte following a control address mark can be either a D or an F:

D = deleted record
F = damaged record
The search for address mark byte command starts the operation by turning on the 'read data command' latch. Six bytes of zeros (for frequency modulation mode) or 12 bytes of zeros (for modified frequency modulation mode) in the sync field permits the bit synchronization; bits read from the diskette can be identified as clock bits or data bits. After reading the sync bytes of zeros, all positions of the cyclic redundancy check shift register will be off.

The first data bit of the address mark byte turns on the 'byte sync found' latch and lets the bit ring start. This gives byte synchronization; data bits can then be identified as specific data bits (0 through 7).

A check is made in the diskette attachment to determine if the address mark read is any valid address mark byte. If not, the 'byte sync found' latch is reset and the attachment looks for the next address mark.

The address mark byte is sent to main storage using the read data byte command. The control storage program determines if the address mark (Table 1) is a control address mark, a data address mark, or neither. If it is a control address mark, the first byte of the data field is sent to main storage using the read data byte command.

The data field and cyclic redundancy check bytes are sent to main storage using the read data byte command. Cyclic redundancy check data is generated in the cyclic redundancy character register as the data field and cyclic redundancy field are read. After the cyclic redundancy characters are read, the cyclic redundancy character register should be zero or a cyclic redundancy character error is indicated.

The attachment part of the read operation ends when the control storage program issues a reset sector operation command. This resets the 'read data command' latch.
This page intentionally left blank.
Read Data Flow

512-μs Clock
Interrupt 4 Request
8.2-ms Counter

Seek Controls

Access Tracks Decode
Access Lines

Write Buffer Register
Write Buffer Register

Write Serializer
Write Serializer

Write CRC
Diskette Data Trigger
Diskette Data Register

Read Data
DMA Detect

Diskette Drive and Attachment (Level 1) 8-17
Write Operation

When writing one sector on the diskette, the fields written are controlled by the control storage program. One command is needed for each byte written. The control storage program also controls the needed delays.

After the writing of bytes has started, the control storage program must supply bytes quickly enough so they may be written once every 32 microseconds in frequency modulation mode or once every 16 microseconds in modified frequency modulation mode. If the control storage program does not send bytes quickly enough, a write overrun error occurs.

The major control in the attachment for the write operation is the 'write gate' latch. The 'write gate' latch remains on from the time the first sync byte is written until after the last cyclic redundancy check byte is written. The write clock and write bit ring run as long as the 'write gate' latch is on.

The write operation writes a record and reads the record that was written and compares it to the original record.

See Find Sector Identification Operation
Control program
For frequency modulation mode, 6 bytes of zeros are written. For modified frequency modulation mode, 12 bytes of zeros are written using the write byte command. See Note 1.
For modified frequency modulation, three hexadecimal A1's are written. For both modified frequency modulation and frequency modulation, hexadecimal FB or F8 using the write address mark byte command is written. Cyclic redundancy character data is generated in the cyclic redundancy character register.
The 'diskette erase gate' line is not activated until this time because the erase part of the data head is offset from the write part of the data head. This makes erase effective when some point in gap 2 is under the data head. The set erase gate command is used.
The write byte command writes the data bytes or control bytes. Cyclic redundancy character data is generated in the cyclic redundancy character register.
The 2 cyclic redundancy character bytes are written from the cyclic redundancy character shift register using the write cyclic redundancy character byte command. Two zeros are sent to the attachment but are not written (see Note 2). This delay ensures that the 2 cyclic redundancy character bytes are written.
Three additional bytes of hexadecimal D0 are sent to the attachment.
Approximately 10 microseconds of the first hexadecimal D0 are written. This ensures a cyclic redundancy character error if the control storage program takes too many bytes the next time this record is read.
End the write sector operation using the reset sector op command.
The delay is in the control storage program. The reset is by the reset erase gate command.

Notes:
1. The change from reading to writing occurs when the first sync byte is written.
2. Zeros must be sent to prevent a wrong cyclic redundancy character from being written. The output of the serializer is ORed with data from the cyclic redundancy character shift register and, therefore, the serializer output must be zeros.
Find Sector Identification Operation

The find sector identification operation proceeds as follows:

1. The attachment synchronizes the read clock and read bit ring with the bits being read from the diskette.
2. The control storage program sends the sector identification field to the control processor.
3. The control storage program compares the sector identification field being searched for and the one found.

This flowchart describes the find sector identification operation. This operation can be started with the heads at any position on the diskette. The operation continues reading from the diskette until a valid address mark is found or until the control storage program determines that the sector identification being searched for is not on the track being read.

The major controls in the attachment for the find sector identification operation are the 'read data command' latch and the 'byte sync found' latch. The 'read data command' latch remains on until the last cyclic redundancy character byte of the sector identification field has been read. The 'byte sync found' latch turns on when the first data bit of the address mark is read. This latch is on until the attachment determines that the byte being read is not a valid address mark.

The valid address mark before the identification field (see Table 1 in the flowchart) for frequency modulation mode is hexadecimal FE without read clock pulses at bit ring 2, 3, and 4 times. Hexadecimal FE is the address mark before the identification field; hexadecimal FB is the address mark before a control field; and, hexadecimal F8 is the address mark before a data field. An address mark that is not valid is one that:

- Is missing data bit 0, 1, 2, 3, or 4
- Is missing a clock bit at bit ring 1, 5, 6, or 7 time
- Has a clock pulse at bit ring 2, 3, or 4 time

The valid address marks before the identification field for modified frequency modulation mode are 4 bytes long. The first 3 bytes are hexadecimal A1's with missing clock bit 5. The fourth byte is hexadecimal FE (see Table 1 in the flowchart) without read clock pulses at bit ring 2, 3, and 4 times. An address mark that is not valid is one that:

- Is missing data bit 0, 1, 2, 3, or 4
- Is missing a clock bit at bit ring 1, 5, 6, or 7 time
- Has a clock pulse at bit ring 2, 3, or 4 time

For more information, see Find Sector Identification Data Flow later in this section.
The search for address mark byte command starts the operation by turning on the 'read data command' latch.

Six bytes of zeros (for frequency modulation mode) or 12 bytes of zeros (for modified frequency modulation mode) in the sync field permit bit synchronization; bits read from the diskette can be identified as clock bits or data bits. After reading the sync bytes of zeros, all positions of the cyclic redundancy character shift register will be off.

The first data bit of the address mark byte turns on the 'byte sync found' latch and lets the bit ring start. This gives byte synchronization; a data bit read from the diskette can be specifically identified (0 through 7).

A check is made in the attachment to determine if the address mark byte read is any valid address mark byte. If not, the 'byte sync found' latch is reset and the attachment looks for the next address mark.

The address mark byte is sent to main storage using the read data byte command. The control storage program determines if the address mark is an identification field address mark.

The identification field and the cyclic redundancy character bytes are sent to main storage using the read data byte command. Cyclic redundancy character data is generated in the cyclic redundancy character register.

The attachment part of the find identification operation ends when the control storage program issues a reset sector operation. This resets the 'read data command' latch.

A check is made in the attachment to determine if the address mark byte read is any valid address mark byte. If not, the 'byte sync found' latch is reset and the attachment looks for the next address mark.

The control storage program issues a disconnect command (bit 7 off-enable control) which resets the 'enable' latch.

Table 1

<table>
<thead>
<tr>
<th>AM 1</th>
<th>MFM (hex)</th>
<th>FM (hex)</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>AM 1</td>
<td>A1</td>
<td>A1</td>
<td>Field that follows is an ID field.</td>
</tr>
<tr>
<td>AM 2</td>
<td>A1</td>
<td>A1</td>
<td>Field that follows is a control field.</td>
</tr>
<tr>
<td>AM 2</td>
<td>A1</td>
<td>A1</td>
<td>Field that follows is a data field.</td>
</tr>
</tbody>
</table>
Write Sector Identification Operation

This flowchart describes the write sector identification operation. This operation is used during initialization of a diskette. During this operation, an 8- or 26-sector format is initialized. During the initialization process, each data field is written with the same data field from main storage. The data flow for the write sector identification operation is the same as for the write operation and is shown on the next page.

Write sector identification is controlled by the control storage program. After writing has started, the control storage program must supply bytes quickly enough so they may be written once every 32 microseconds for frequency modulation mode or once every 16 microseconds for modified frequency modulation mode. If the control storage program does not send bytes quickly enough, a write overrun error occurs.

The major control in the attachment for the write sector identification operation is the 'write gate' latch. The 'write gate' latch remains on from the time the first bytes are written until the last 2 cyclic redundancy check characters are written. Hexadecimal 4Es are written in the last gap before the index. When the index is sensed, the 'write gate' latch is reset. The write clock and write bit ring run as long as the 'write gate' latch is on.

**Table 1**

<table>
<thead>
<tr>
<th>AM 1</th>
<th>FM</th>
<th>FE</th>
<th>AM 2</th>
<th>FM</th>
<th>FE</th>
<th>Field that follows is an ID field.</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT A A F8</td>
<td>F8</td>
<td>Field that follows is a control field.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AT A A F8</td>
<td>F8</td>
<td>Field that follows is a data field.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 2**

<table>
<thead>
<tr>
<th>Bytes in Data Field</th>
<th>N Field</th>
<th>FM</th>
<th>MFM</th>
<th>Gap 1</th>
<th>Sync Field</th>
<th>ID Field</th>
<th>CRC</th>
<th>Data Field</th>
<th>CRC</th>
<th>Gap 2</th>
<th>Sync Field</th>
<th>ID Field</th>
<th>CRC</th>
<th>Data Field</th>
<th>CRC</th>
<th>Gap 3</th>
<th>Sync Field</th>
<th>ID Field</th>
<th>CRC</th>
<th>Data Field</th>
<th>CRC</th>
<th>Gap 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>0</td>
<td>26</td>
<td>26</td>
<td>27</td>
<td>54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256</td>
<td>1</td>
<td>26</td>
<td>26</td>
<td>27</td>
<td>54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>512</td>
<td>2</td>
<td>8</td>
<td>54</td>
<td>54</td>
<td>116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>54</td>
</tr>
<tr>
<td>1024</td>
<td>3</td>
<td>8</td>
<td>54</td>
<td>116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Jump on I/O index pulse on command.

Set erase gate command.

The control storage program determines gap size. For frequency modulation, the gap is 72 bytes long. For modified frequency modulation, the gap is 144 bytes long.

The control storage program synchronizes the attachment interrupt level 1 timer (resets the timer) with the write bit ring zero. This synchronizes data movement between the control storage program and the attachment.

Hexadecimal FFs are written for frequency modulation or FEs are written for modified frequency modulation using the write byte command.

For frequency modulation, 8 bytes of zeros are written. For modified frequency modulation, 12 bytes of zeros are written using the write byte command.

Write address mark byte command. See Table 1.

Write byte command. See Table 1.

The 2 cyclic redundancy character bytes are written from the cyclic redundancy character shift register using the write cyclic redundancy character bytes command.

Index on

Set erase gate

Set gap 1 size

Sync interrupt level 1 timer

Write gap 1

Write sync field

Write ID AM

Write ID CRC

Delay 544 μs, then turn off erase gate

End operation

Eleven hexadecimal FFs (for frequency modulation mode) or 22 hexadecimal FEs (for modified frequency modulation mode) are written for the gap and 6 bytes of zeros (for frequency modulation mode) or 12 bytes of zeros (for modified frequency modulation mode) are written for the sync field using the write byte command.

Write address mark byte command. See Table 1.

Write byte command.

Write 2 cyclic redundancy character bytes from the cyclic redundancy character shift register using the write cyclic redundancy character bytes command.

The control program determines the gap size. The field is 27 bytes long when writing 26 sectors per track in frequency modulation mode for a 128-byte record; the field is 54 bytes long when writing 26 sectors per track in modified frequency modulation mode for a 256-byte record. See Table 2.

Eleven hexadecimal FFs (for frequency modulation mode) or 22 hexadecimal FEs (for modified frequency modulation mode) are written for the gap and 6 bytes of zeros (for frequency modulation mode) or 12 bytes of zeros (for modified frequency modulation mode) are written for the sync field using the write byte command.

Write address mark byte command. See Table 1.

Write byte command.

Write hex 4E

Index on

Jump on index command.

Write byte command.

Write 3 bytes of hex DOs

Write byte command.

Reset 'write gate'

End the write operation using the reset sector op command.

Delay 544 μs, then turn off erase gate

The delay is in the control storage program. The reset is by the reset erase gate command.
The I/O load command sends 1 byte of information from the control processor to the attachment. See Commands in the Channel section of this manual for a description of how this command is executed.
### Modifier (DBO 4-7)

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Command</th>
<th>Action Taken</th>
<th>FSL Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0-7</td>
<td>Write address mark</td>
<td>Sets the 'write AM' latch. This gates the address mark write buffer.</td>
<td>DL061</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>Reset interrupt 4 request</td>
<td>Resets the 'interrupt 4 request' latch.</td>
<td>DL071</td>
</tr>
<tr>
<td>0 1 0 1 0-7</td>
<td>Write CRC</td>
<td>Sets the 'write CRC' latch. This allows writing the 'write CRC' byte from the CRC register.</td>
<td>DL061</td>
</tr>
<tr>
<td>0 1 1 0 0</td>
<td>Interrupt 4 request</td>
<td>Turns the 'seek/head load enable' latch on. This enables the 'interrupt 4 request' latch.</td>
<td>DL071</td>
</tr>
<tr>
<td>1 0 0 1 0-7</td>
<td>Write byte</td>
<td>Sets the 'write gate' latch on. This starts the write bit ring and gates the writing of the gap byte, sync byte, ID byte, and a data field or control field byte.</td>
<td>DL061</td>
</tr>
<tr>
<td>1 0 1 0 0-7</td>
<td>Write byte and reset interrupt 1 request</td>
<td>Sets the 'write gate' latch on. This starts the write bit ring and gates the writing of the gap byte, sync byte, ID byte, and a data field or control field byte. Also, resets the 'interrupt 1 request' latch.</td>
<td>DL072</td>
</tr>
<tr>
<td>1 1 0 0 0-7</td>
<td>Write address mark and reset interrupt 1 request</td>
<td>Gates the writing of the address mark and resets the 'interrupt 1 request' latch.</td>
<td>DL072</td>
</tr>
<tr>
<td>1 1 1 1 0-7</td>
<td>Write CRC and reset interrupt 1 request</td>
<td>Gates the writing of 1 CRC character byte and resets the 'interrupt 1 request' latch.</td>
<td>DL072</td>
</tr>
</tbody>
</table>

### Diagram

- **Port Clock Loop (Control Out PwrD)**
- **Port Clock Loop (Service Out PwrD)**

### Diskette Drive and Attachment (Level 1) 8-27
I/O Sense Command

The I/O sense command sends 1 byte of information from the attachment to the control processor. See Commands in the Channel section of this manual for a description of how this command is executed.
<table>
<thead>
<tr>
<th>Modifier (DBO 4-7)</th>
<th>DBI Bits</th>
<th>Command</th>
<th>Action Taken</th>
<th>FSL Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1</td>
<td>0-7</td>
<td>Read data byte</td>
<td>Sends the contents of the read data buffer to the DBI.</td>
<td>DL110</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>—</td>
<td>Reset sector op</td>
<td>Ends a read operation by resetting the 'read data command' latch; ends a write operation by resetting the 'write gate' latch.</td>
<td>DL220</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0-7</td>
<td>Read data byte and reset interrupt 1 request</td>
<td>Sends the contents of the read data buffer to the DBI register and resets the 'interrupt 1 request' latch.</td>
<td>DL072</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>—</td>
<td>Set read command</td>
<td>Sets the 'read data command' latch.</td>
<td>DL220</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>—</td>
<td>Set read command and set gate address mark</td>
<td>Sets the 'read data command' latch and conditions the attachment to look for an address mark.</td>
<td>DL220</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>0-7</td>
<td>Sense hex FF and reset errors</td>
<td>Sets the DBI registers to hex FF, then sends hex FF to the channel. Resets the 'read overrun' latch.</td>
<td>DL120</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>0-7</td>
<td>Sense hex F0</td>
<td>Sets the DBI registers to hex F0, then sends hex F0 to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>0-7</td>
<td>Sense hex OF</td>
<td>Sets the DBI registers to hex OF, then sends hex OF to the control processor.</td>
<td>DL120</td>
</tr>
</tbody>
</table>

Diskette Drive and Attachment (Level 1) 8-29
I/O Control Load Command

The I/O control load command sends 1 byte of control information from the control processor to the attachment. See Commands in the Channel section of this manual for a description of how this command is executed.

Channel Select Attachment

<table>
<thead>
<tr>
<th>CCB</th>
<th>CCB</th>
<th>DBO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2</td>
<td>3 4 5 6</td>
<td>Bit 0</td>
</tr>
<tr>
<td>110 I/O Control Load</td>
<td></td>
<td>0 0 0 0</td>
</tr>
</tbody>
</table>

Modifier 4-7

Send Data Byte to Attachment

DBO 0-7

Data Buffer

Port

Device Address Hit

Access control bits

Diskette Bits

Access Lines

X=Active

8-30
<table>
<thead>
<tr>
<th>Modifier (DBI 4-7)</th>
<th>DBI Bits</th>
<th>Command</th>
<th>Action Taken</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1</td>
<td>0-7</td>
<td>Control</td>
<td>Sends 1 byte of control information from the control processor to the attachment.</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>4-7</td>
<td>Erase control</td>
<td>Sets or resets the 'erase gate' latch. This gates erase current to the data head during write operations.</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>6-7</td>
<td>Seek to next track</td>
<td>Controls the stepper motor drive lines. One seek to next track command moves the data head one track in either direction.</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>1,2,3</td>
<td>CE control</td>
<td>Sets various CE control latches for diagnostic purposes.</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>1</td>
<td>Set/reset interrupt 1 request</td>
<td>Sets and resets the 'interrupt 1 request' latch. DBO bit 1 on = set, DBO bit 1 off = reset.</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1,2</td>
<td>Enable interrupt 1 request</td>
<td>Enables or disables the 'enable read interrupt' latch or the 'enable write interrupt' latch.</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>0-4</td>
<td>CE clocks command 1</td>
<td>Sets or resets various control latches for diagnostic purposes.</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>0-3</td>
<td>CE clocks command 2</td>
<td>Generates various advance pulses for diagnostic purposes.</td>
</tr>
</tbody>
</table>

**CPU Clock**

| Port Clock | 0 | 1 | T | T | T | T | T | T | 4 | 5 | T | T | T | T | T | T | T | T | E | E |
| Line Name  | FSL Page |
| CBO (valid)| DL020 |
| DBO (valid)| DL010 |
| Control Out| DL010 |
| Strobe    | DL010 |
| Service In| DL020 |
| Service Out| DL010 |

Diskette Drive and Attachment (Level 1) 8-31
Write Byte or Write Address Mark Byte Command

This command starts the following sequence of events:

1. The attachment receives a write byte or a write address mark byte command.

2. A data byte or an address mark byte is received on the data bus out and set in the data bus out buffer. A write byte command can write a gap byte, a sync byte, an identification byte, and a data byte or a control byte. A write address mark byte command can write only an address mark.

3. The byte is sent from the data bus out buffer to the write buffer.

4. The byte is sent to the serializer, and then the byte and the clock bits are written on the diskette.

5. The write address mark byte command drops 3 of the clock bits in frequency modulation mode and 1 of the clock bits in modified frequency modulation mode.

The I/O load command is received on the command bus out and remains there until the byte to be written is received by the attachment. The device address and modifier are received on the data bus out. The modifier is set in the modifier register and used later with the I/O control load command to set the 'write gate' latch on. At write clock 0 and 1, the byte data is sent to the write buffer. The 'write gate' latch remains on during the write operation. At the end of the write operation, the 'write gate' latch is reset by a reset sector command.

Note: The 'write gate' latch is on if bytes have already been written.

Bits are gated one at a time through the serializer. Offed with clock bits, and sent to the write trigger. Each shift on the input to the trigger causes the trigger to turn from on to off or from off to on, which in turn causes the write current through the data head to change direction.

The 1 or 3 clock bytes that are missing when the address mark byte is written are used later during a read operation for byte synchronization.

All bytes written are also sent to the cyclic redundancy character shift register.

---

Diagram:

- Clock 3
- Bit Ring 7
- Write Command Decode
- Gated Data Sample
- DBO Buffer
- Write Buffer
- Write Serializer Buffer
- Write Serializer
- (accumulate CRC)
- Serial Write Bit
- Write Current Gate
- Diokette
- Write Data
- Serial Write
- Diokette Data
- Clock Bits
- OR
- FF
- DL310
- 53FD/33FD
- Position 16
- CRC Reg

---
The following chart shows the setting of the write byte and address mark byte control and the moving of the byte to the data bus output buffer.

The serializing and writing of the byte is shown in the chart on the next page.
The following chart shows the serializing and writing of the gap byte, sync byte, identification byte, data byte or control byte, and the address mark byte. The 'write gate' latch is repeated from the preceding timing chart as a point of reference.

<table>
<thead>
<tr>
<th>Write Gate</th>
<th>DL061</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 or 2 jk Osc</td>
<td></td>
</tr>
<tr>
<td>Write Clock</td>
<td>DL310</td>
</tr>
<tr>
<td>Write Bit Ring</td>
<td>DL320</td>
</tr>
<tr>
<td>OBO Buffer Full</td>
<td>DL320</td>
</tr>
<tr>
<td>Clock Data to Write Buffer</td>
<td>DL320</td>
</tr>
<tr>
<td>Data Byte in Write Serializer</td>
<td>DL310</td>
</tr>
<tr>
<td>Clock Data to Write Serializer</td>
<td>DL320</td>
</tr>
<tr>
<td>Serial Write Bit</td>
<td>DL310</td>
</tr>
<tr>
<td>Write Data Trigger (FM)</td>
<td>DL310</td>
</tr>
<tr>
<td>Write Data Trigger (MFM)</td>
<td>D310</td>
</tr>
<tr>
<td>Clock Data to Write Buffer</td>
<td>DL320</td>
</tr>
<tr>
<td>Data Byte in Write Serializer</td>
<td>DL310</td>
</tr>
<tr>
<td>Data Byte in Write Serializer</td>
<td>DL310</td>
</tr>
<tr>
<td>Write AM Byte</td>
<td>DL310</td>
</tr>
<tr>
<td>Write Bit Ring 1-3</td>
<td>DL310</td>
</tr>
<tr>
<td>Write Gate</td>
<td>E1</td>
</tr>
</tbody>
</table>

Write Data Trigger

- **A** Active to write data bits.
- **B** 2-3 active to write clock bits; 0-1 active to write data bits.
- **C** Not active during the write byte command. Gates the writing of data bits and clock bits.
- **D** When active, causes 1 or 3 clock bits not to be written during the write address mark byte command.
- **E** Always active when writing.

- **G2** G2F1L 2TU

Three missing clock bits.

1) 1 jk for 33FD, 2 jk for 33FD.
2) Allows CRC shift register to accumulate CRC bytes.

Note: Gate to FF remains active long enough for clock bits to be written at these times.
Write Cyclic Redundancy Character Byte Command

This command starts the following sequence of events:

1. The control storage program issues five write cyclic redundancy character byte commands to write the cyclic redundancy character.

2. The first two commands have data bytes of hexadecimal 00. The last three commands have data bytes of hexadecimal D0.

3. As the cyclic redundancy character shift register is advanced, it is ORed with each byte of hexadecimal D0. (D0 is used so that only the cyclic redundancy character shift register bytes are written.) Each time position 16 is turned on, a cyclic redundancy character bit is written on the diskette. Both cyclic redundancy characters are written on the diskette.

4. The last 3 bytes of hexadecimal D0 are sent to the attachment to shift the first 2 bytes of hexadecimal D0 through the attachment. The attachment writes the first 3 bits of the first hexadecimal D0 on the diskette.

5. A reset sector op command resets write gate and stops the writing of any more bits.

The first part of the write cyclic redundancy character byte command is the same as for the write byte command. The byte on the data bus out (must be hexadecimal 00) is set into the data bus out register. Just as in a write data byte command, the contents of the data bus out buffer are sent to the write serializer. The output of the write serializer is ORed with the cyclic redundancy character register position 16. Therefore, the data bus out byte must be hexadecimal D0 so the correct cyclic redundancy character byte is written.

Two write cyclic redundancy character byte commands must be sent in order to write all 16 bits (2 bytes) of the cyclic redundancy check character.

To permit the cyclic redundancy character bytes to be written, 3 bytes of hexadecimal D0 are sent to the attachment using the write byte command. These three commands place a hexadecimal D0 in the data bus out buffer, the write buffer, and the write serializer buffer. A reset sector op command follows and resets the 'write gate' latch. If writing in frequency modulation mode, before resetting the 'write gate' latch, 3 extra clock bits are written. If writing in modified frequency modulation mode, 3 data bits are written. This ensures correct reading (during a read operation) of the last cyclic redundancy character bit.
See the write byte timing chart for the first part of this command. As a point of reference, the hexadecimal 00 is set into the data bus out write buffer at this time as the last data byte is being written.

Write Gate
1 or 2 µs Osc
Write Clock
Write Bit Ring
Clock Data to Write Serializer
Write CRC Byte
Write CRC Gen Timing Latch
Shift CRC Reg
CRC (18) (example)
Write Data FF (FM)
Write Data FF (MFM)

Reset by a reset sector op command.

1 53FD is 1 µs. 33FD is 2 µs.
Seek to Next Track Command

This command starts the following sequence of events:

1. The attachment receives a seek to next track command.
2. Control information to move the head to the next track is received on the data bus.
3. The data head is moved one track by turning the stepper motor shaft one step.

A seek to next track command starts the seek operation, which moves the data head one track in either direction. The control storage program must know where the data head is and place the correct data byte on the data bus. Bits 1 and 7 control the access lines to the diskette drive stepper motor. (See the access chart.)

The first part of the operation is the standard sequence for the I/O control load command. At sample time, the attachment sets the 'seek command' latch and data bits 1 and 7 are set in the track address register. The output of the track address register selects the correct diskette drive access lines and moves the data head one track.

If the data head must be moved one more track, the control storage program issues another seek to next track command after 8.2 milliseconds (53FD) or after 50 milliseconds (33FD) . When the control storage program issues that last seek, it waits 41 milliseconds (53FD) or 150 milliseconds (33FD) and then issues a control command with bit 7 off, which resets the seek.

A disconnect command resets the 'diskette enabled' latch, which in turn resets the 'seek command' latch and ends the 33FD seek operation. During 53FD operation, the '2 headed drive' line keeps the access lines active after a seek to electrically stop the stepper motor that holds the head on track.
Search for Address Mark Byte Command

This command starts the following sequence of events:

1. The attachment receives a search for address mark byte command.
2. This command starts a read operation by turning on the 'read data command' latch.
3. The attachment searches for a sync field and an address mark byte.
4. The data separator, the read clock, and the read bit ring are synchronized.
5. The address mark byte is deserialized and placed in the read data buffer.

The search for address mark byte command is used to start the reading of the sector identification field or the data field of a record. It causes the bytes read to move through the read data deserializer and into the read buffer. The sense data byte command sends each byte of data to main storage.

The first part of this command is the standard sequence for the I/O control load command. At command sample time, the 'read data command' latch is set and the search for a sync field starts. After 16 consecutive zeros are read, the field is assumed to be a sync field. Sixteen zeros sent to the cyclic redundancy character circuits turn off all positions of the cyclic redundancy character shift register.

The search then continues for the first data bit of the address mark. This bit turns on the 'byte sync found' latch and permits the read bit ring to start running. In addition, the cyclic redundancy character shift register is initialized for reading by turning on all positions of the cyclic redundancy character shift register.

If a valid address mark is found, the 'byte sync found' latch is left on and reading of data starts. If a valid address mark is not found, the 'byte sync found' latch is turned off and the attachment looks for another sync field.

After the address mark byte is read into the deserializer, the byte is sent to the read buffer. A sense data byte command gates this byte out of the data read buffer and on to main storage.
Normal synchronization between the diskette and the data separator is done by synchronizing the clock bits. However, when reading the address mark during bit ring 2, 3, and 4 times, there are no clock bits and the data separator is synchronized to the data bits. This is done by activating the 'sync DS on data bits' line.

Notes:
1. AM byte example is hex FB.
2. Read operation is ended by a reset sector op command.
The I/O control sense command sends 1 byte of control information from the attachment to the control processor. See Commands in the Channel section of this manual for a description of how this command is executed.

<table>
<thead>
<tr>
<th>Channel</th>
<th>Select Attachment</th>
<th>Send Data Bytes to Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function Decodes</td>
<td>Data Buffer</td>
<td>Modifier 4-7</td>
</tr>
<tr>
<td>CCB</td>
<td>CCB</td>
<td>DBI</td>
</tr>
<tr>
<td>0 1 1</td>
<td>1 1 1</td>
<td>1 1</td>
</tr>
<tr>
<td>I/O Control Sense</td>
<td>I/O Control Sense</td>
<td>I/O Control Sense</td>
</tr>
<tr>
<td>1 1 1</td>
<td>1 1 1</td>
<td>1 1 1</td>
</tr>
<tr>
<td>No-Op</td>
<td>No-Op</td>
<td>No-Op</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>0 1 0 0</td>
<td>0 1 1 1</td>
</tr>
<tr>
<td>Sense Device Interface 1</td>
<td>Write Control</td>
<td>Read Control</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>No-Op</td>
<td>Read Control</td>
</tr>
<tr>
<td>Spare</td>
<td>No-Op</td>
<td>No-Op</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>No-Op</td>
<td>No-Op</td>
</tr>
<tr>
<td>Bit 0</td>
<td>Bit 1</td>
<td>Bit 2</td>
</tr>
<tr>
<td>Bit 3</td>
<td>Bit 4</td>
<td>Bit 5</td>
</tr>
<tr>
<td>Bit 6</td>
<td>Bit 7</td>
<td></td>
</tr>
<tr>
<td>Not read head latch</td>
<td>Not inner tracks</td>
<td>Not write gate</td>
</tr>
<tr>
<td>Not erase gate</td>
<td>Not track 3 or 0</td>
<td>Not track 0 or 1</td>
</tr>
<tr>
<td>Not track 1 or 2</td>
<td>Not track 2 or 3</td>
<td></td>
</tr>
<tr>
<td>Write data</td>
<td>Not CE read data</td>
<td>Spare latch</td>
</tr>
<tr>
<td>Spare latch</td>
<td>Not write CRC command</td>
<td>Not write AM command</td>
</tr>
<tr>
<td>Not write clock 1/2</td>
<td>Not write clock 2/3</td>
<td></td>
</tr>
<tr>
<td>Not read bit ring 1-4</td>
<td>Not read bit ring 2-5</td>
<td>Not write bit ring 1-4</td>
</tr>
<tr>
<td>Not read bit ring 3-6</td>
<td>Not write bit ring 2-5</td>
<td>Write bit ring 3-6</td>
</tr>
<tr>
<td>Not read bit ring 4-7</td>
<td>Write bit ring 4-7</td>
<td></td>
</tr>
<tr>
<td>No-Op</td>
<td>No-Op</td>
<td>Counters and CRC Register</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>0 1 0 0</td>
<td>Read inside one-fourth of the diskette</td>
</tr>
<tr>
<td>Counters and CRC Register</td>
<td>No-Op</td>
<td>CSIFL counter not equal to 81</td>
</tr>
<tr>
<td>No-Op</td>
<td>No-Op</td>
<td>Ready counter not equal to 170,032.0</td>
</tr>
<tr>
<td>No-Op</td>
<td>No-Op</td>
<td>Not CRC generator all zeros</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 0</td>
<td>Not CRC divide</td>
</tr>
<tr>
<td>CRC generator position X1</td>
<td>CRC generator position X16</td>
<td></td>
</tr>
</tbody>
</table>

Bit 0: Fast
Bit 1: Not ready
Bit 2: Missing erase current
Bit 3: FD not found
Bit 4: Read overrun
Bit 5: Data mode
Bit 6: Write overrun
Bit 7: Write parity
The following timing chart shows the sequence of the I/O control sense command.

<table>
<thead>
<tr>
<th>Modifier (DBO 4-7)</th>
<th>DBI Bits</th>
<th>Command</th>
<th>Action Taken</th>
<th>FSL Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1</td>
<td>0-7</td>
<td>Sense device interface 1</td>
<td>Sends 1 byte of interface status information from the attachment to the control processor. Each bit indicates the status of a specific line.</td>
<td>DL130</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>0-7</td>
<td>Write control</td>
<td>Sends 1 byte of control information from the attachment to the control processor.</td>
<td>DL130</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>0-7</td>
<td>Bit ring</td>
<td>Sends 1 byte of the read bit ring and write bit ring information from the attachment to the control processor.</td>
<td>DL230</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0-7</td>
<td>Error byte 1</td>
<td>Sends 1 byte of error information to the control processor.</td>
<td>DL130</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>0-7</td>
<td>Sense device interface 2</td>
<td>Sends 1 byte of interface status information from the attachment to the control processor.</td>
<td>DL130</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>0-7</td>
<td>Read control</td>
<td>Sends 1 byte of control information from the attachment to the control processor.</td>
<td>DL130</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>0-7</td>
<td>Counters and CRC register</td>
<td>Sends 1 byte of counter and CRC information to the control processor.</td>
<td>DL130</td>
</tr>
</tbody>
</table>

This chart shows the control sense action taken.

Diskette Drive and Attachment (Level 1) 8-41
Sense Interrupt Level Status Byte Command

The sense interrupt level status byte (SILSB) command senses all interrupt requests on either interrupt level 1 or interrupt level 4. All attachments that use interrupt level 1 or interrupt level 4 will respond. The control storage program uses this information to decide which attachment to service. A diskette interrupt level 1 request indicates that the diskette attachment has a byte of data ready to be sent to the control processor if this is a sense operation, or that the diskette attachment can accept a byte of data from the control processor if this is a load operation. A diskette interrupt level 4 request indicates that the diskette drive has completed 8.2 milliseconds of delay.

Select Attachment

<table>
<thead>
<tr>
<th>Sys Bus Out Low</th>
<th>Sys Bus Out High</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>Decode</td>
</tr>
<tr>
<td>0 0 1 1 0</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>PC542</td>
<td>0 0 0 0</td>
</tr>
</tbody>
</table>

Send Status Byte to Channel

<table>
<thead>
<tr>
<th>Bit 0</th>
<th>Bit 1</th>
<th>Bit 2</th>
<th>Bit 3</th>
<th>Bit 4</th>
<th>Bit 5</th>
<th>Bit 6</th>
<th>Bit 7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupt 1 Request
- Diskette data
- (other devices)

Interrupt 4 Request
- Diskette seek delay
- (other devices)

Diskette Drive and Attachment (Level 1) 8-43
Jump on I/O Command

The jump on I/O command tests the attachment for a specific condition, as shown in this figure. If the condition is active, a positive response is sent to the control processor by activating the 'CBI bit 4' line. See Commands in the Channel section of this manual for a description of how this command is executed.
The jump on I/O command is divided into two parts:

1. Commands with modifiers of hexadecimal 0 through hexadecimal 7. These commands test the attachment for a specific condition. If the condition is active, a positive response is sent to the control processor by activating the 'CBI bit 4' line. In this attachment, the 'CBI bit 4' line is named 'diskette C Stg/W/OP/Br'.

2. Commands with modifiers of hexadecimal 8 through hexadecimal F. These commands perform specific functions such as setting or resetting a latch. No jump test is made for this group.

### Modifier (DBO 4-7) CBI Bit Condition Tested Action Taken FSL Page

<table>
<thead>
<tr>
<th>Modifier (DBO 4-7)</th>
<th>CBI Bit</th>
<th>Condition Tested</th>
<th>Action Taken</th>
<th>FSL Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1</td>
<td>4</td>
<td>Missing address mark</td>
<td>Tests the 'AM byte good' latch. If the latch is off, CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>4</td>
<td>CRC not zero</td>
<td>Tests the 'test CRC gen 0' latch. If the latch is off, CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>4</td>
<td>Not ready or error</td>
<td>Tests for the following conditions:</td>
<td>DL120</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Not ready</td>
<td>DL520</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Running fast</td>
<td>DL520</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Read overrun</td>
<td>DL610</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Write parity check</td>
<td>DL610</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Write overrun</td>
<td>DL610</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Missing erase current</td>
<td>DL610</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Unexpected erase current present</td>
<td>DL610</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ID not found</td>
<td>DL610</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>4</td>
<td>Jump on index</td>
<td>Tests the index singleshot. If singleshot is on, CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>4</td>
<td>Jump on 8/16 µs interrupt counter</td>
<td>Tests the 8/16µs counter. If the counter is on, CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>4</td>
<td>Jump on second interrupt pending</td>
<td>Tests the 'second interrupt level 1 pending' latch. If the latch is on, CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>4</td>
<td>Jump unconditional</td>
<td>CBI bit 4 is sent to the control processor.</td>
<td>DL120</td>
</tr>
</tbody>
</table>
FUNCTIONAL UNITS

Data Separator

The data separator separates data pulses from clock pulses.

The data separator oscillators have been synchronized with the 'diskette raw read data' line from the diskette. As a result, data pulses occur when the 'data window' line is active and clock pulses occur when the 'data window' line is not active.

Index Counter

Timing pulses generated from the index counter are used when the '33FD index SS' is active (for a 33FD diskette drive), or the '53FD index' line is active (for a 53FD diskette drive). The counter is reset to 0 and held reset until either of these lines is activated. Advance pulses then advance the counter until the count reaches 8. At this point, the advance pulses are stopped and the counter remains at 8 until the '33FD index SS' turns off or the '53FD index' line is de-activated. The counter is then reset to 0.

If the index pulse does not last until the counter reaches 4, the pulse is not a valid index pulse and the counter is reset.

1 FM data is shown. The data separator operates the same for MFM data.
Ready Counter

The ready counter is a binary counter that checks the speed of the diskette. It is reset each time an index pulse is sensed. Between index pulses, it is permitted to advance with each 'chan 512-ns osc' pulse.

The output of the counter is sent to the speed check control circuits where it can be determined that the diskette is running too quickly or too slowly. See FSL page DL530.

Control Storage Initial Program Load Track Counter

This counter controls the recalibrate operation during control storage initial program load.

This counter performs two functions during control storage initial program load. It counts the number of one-track seeks (80) and controls the bits being set in the seek track register. The counter is reset to 1 and, during the control storage initial program load operation, advances at each index, phase B time. See FSL page DL530.

Write Clock and Write Bit Ring

This circuit generates clock timings for write operations.

The advance of the write clock and write bit ring is controlled by the 'write gate' latch. The write clock steps with both the rise and fall of the 'gated 2 osc' line any time the 'write gate' latch is on. The write bit ring is reset to 6 when the 'write gate' latch is not on.

Read Clock and Read Bit Ring

This circuit generates clock timings for read operations.

The read clock runs continuously except when in diagnostic step mode. However, the read bit ring runs only after the address mark byte has been found when reading. After the first data bit of the address mark byte is found, the 'byte sync found' latch is turned on and lets the read bit ring step. Byte synchronization is obtained because the first data bit of an address mark byte is always 0.
Cyclic Redundancy Character Shift Register

The cyclic redundancy character shift register:

- Checks the reading of data
- Generates 2 cyclic redundancy character bytes when writing
- Identifies sync fields

When reading or writing, the cyclic redundancy character shift register functions as three separate shift registers connected by exclusive OR (OE) circuits. When the cyclic redundancy character shift register is used to identify sync fields, the bottom legs of the connecting exclusive ORs are never active and the three registers become a single, 16-position shift register.

A sync field is 6 bytes of clock bits (no data bits). Therefore, the AND circuit is never made when reading a sync field. After reading 16 clock bits of a sync field, all positions of the shift register are off. The first data bit in the address mark byte following the sync field turns on the 'byte sync found' latch.

When reading or writing, the shift register functions as three separate parts. The moving of bits from one part to the next, or from the last part back to the first part, is controlled by the exclusive ORs. For example, position X6 can turn on with the shift pulse when position X5 is on or the 'divide' line is active; position X6 does not turn on if neither or both inputs to the exclusive OR are active.
ERROR CONDITIONS

Error conditions are detected by hardware and microcode. For a hardware-detected error, the control storage program determines if there is a drive error condition or a not-ready condition by issuing a jump-on-I/O-condition command with a modifier of hexadecimal 4. An I/O control sense command then determines the specific error.

For a microcode-detected error, the microcode tests for these conditions at various points in the I/O module to determine if the operation should be terminated.

The following chart shows the status bytes and bits, the error conditions, whether the errors are logged in ERAP, whether the errors are detected by hardware or microcode, and the corrective actions to be taken.

<table>
<thead>
<tr>
<th>Byte</th>
<th>Bit</th>
<th>Error Condition</th>
<th>Logged in ERAP</th>
<th>Detected By Microcode</th>
<th>Hardware</th>
<th>Corrective Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Missing Data Address Mark</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>ID Cyclic Redundancy Check</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Data Cyclic Redundancy Check</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cylinder Mismatch</td>
<td>No</td>
<td>X</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Head Mismatch</td>
<td>Yes</td>
<td>X</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>Record Mismatch</td>
<td>Yes</td>
<td>X</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Record Length Mismatch</td>
<td>Yes</td>
<td>X</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>No Op Condition</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Invalid Control Record Check</td>
<td>Yes</td>
<td>X</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Write Verify Mismatch</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Write Error</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>Fast Check</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Not Ready</td>
<td>No</td>
<td>X</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Missing Erase Current</td>
<td>No</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>ID Not Found</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Read Overrun Check</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>Write Overrun Check</td>
<td>No</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Write Parity Check</td>
<td>No</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>Unexpected Erase Current Present</td>
<td>Yes</td>
<td>X</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Description of Corrective Actions

1. a. Retry the operation up to two times for a write operation and up to nine times for a read operation.
   b. If the retry is successful, log a temporary error indicating the number of retries required and return to processing.
   c. If the retry is not successful, log a permanent error.

2. a. Issue a seek to the logical cylinder desired, then issue the data operation again.
   b. Retry the operation three times.
   c. If the retry is successful, log a temporary error indicating the number of retries required and return to processing.
   d. If the retry is not successful, log a permanent error.

3. Call a not-valid control record and return to processing.

4. a. Do a recalibrate operation and verify that the correct diskette is in the drive.
   b. If the failure continues, log a permanent error.
Missing Data Address Mark (Byte 0, Bit 0): During a read or verify operation, the physical location of the desired data record is located by its ID field. An ID bit occurs when the contents of the control storage program compare equally to the diskette ID field (CHRN).

The ID bit conditions the system to expect the next address mark to be a data address mark. If a valid address mark is decoded and it is not a data or control address, the missing data address mark bit is turned on.

ID Cyclic Redundancy Check (Byte 0, Bit 1): As the ID field is read during a read, write, or verify operation, a CRC character (unique to the ID field) is accumulated in the attachment CRC register. When the ID CRC field is read, all positions of the CRC register will go to zero if the CRC character accumulated is correct for the ID field being read.

If the CRC register is not equal to zero at CRC check time, the ID cyclic redundancy check bit is turned on.

Data Cyclic Redundancy Check (Byte 0, Bit 2): As the data record is read during a read or verify operation, a CRC character (unique to the data record) is accumulated in the attachment CRC register. When the data CRC field is read, all positions of the CRC register will go to zero if the CRC character accumulated is correct for the data field being read.

If this is a read or verify operation and the CRC register is not equal to zero at CRC check time, the data cyclic redundancy check bit is turned on.

Cylinder Mismatch (Byte 0, Bit 3): The control storage program specifies which cylinder will be selected during a data operation. During the ID search, a byte compare is done between the diskette C-byte of the CHRN characters and the specified system control storage byte. If a compare is not made, the cylinder mismatch bit is turned on.

Head Mismatch (Byte 0, Bit 4): The control storage program specifies which head will be selected during a read or write operation. During the ID search, a byte compare is done between the diskette H-byte of the CHRN characters and the specified system control storage byte. If a compare is not made, the head mismatch bit is turned on.

Record Mismatch (Byte 0, Bit 5): The control storage program specifies which record will be read on the diskette. During the ID search, a byte compare is done between the diskette R-byte of the CHRN characters and the specified system control storage byte. If a compare is not made, the record mismatch bit is turned on.

Record Length Mismatch (Byte 0, Bit 6): The ID field contains the cylinder address, head address, record address, and record length (CHRN). A record length may be 128, 256, 512, or 1,024 bytes. The value of N recorded in the ID field indicates the record length. If the record length found on the diskette does not match the specified record length in main storage, the record length mismatch bit is turned on.

No Op Condition (Byte 1, Bit 0): The desired diskette operation cannot be executed because a field of the input/output block (I/O) is not valid or is not compatible with the status of the hardware.

The no op condition bit is turned on if a diskette operation cannot be executed. Bits 0 through 3 of byte 0 are used to further describe the error.

Invalid Control Record Check (Byte 1, Bit 1): If during a read operation, the address mark following an ID field is decoded as a control address mark, the first byte of the control field must be a graphic D or F. The first byte immediately following the address mark is the control flag identifying the type of record. The character code for the graphic D (hex C4 for EBCDIC) indicates that this physical record has been logically deleted. The character code for the graphic F (hex C5 for EBCDIC) indicates that the physical record space contains a defect. Diskettes recorded in ASCII will have the ASCII bit patterns for the graphic D and F.

If the first byte of the read operation is not a graphic D or F, the invalid control record check bit is turned on.

Write Verify Mismatch (Byte 1, Bit 2): A write verify operation is performed after every write operation. The data previously written is moved from the main storage data area to the attachment data buffer. The contents of the data buffer are compared bit by bit to the serial read data from the diskette data field. If a miscompare is detected, the write verify mismatch bit is turned on.

Write Error (Byte 1, Bit 5): If a write overrun, write parity, missing erase current, or unexpected erase current present error condition is detected during a write operation, the write error bit is turned on.
Fast Check

A fast-check condition occurs when the diskette is turning so quickly that index pulses occur more often than once every 157.7 milliseconds.

The 'before index time' latch is turned on by the 'index phase B' line. If the index counter has not counted to 161.7 milliseconds by the time the next 'index phase A' pulse occurs, the 'diskette running fast' latch is turned on.

Not Ready

A not-ready condition occurs when the diskette is turning so slowly that index pulses occur farther apart than once every 172 milliseconds.

The ready counter is reset by the 'index phase B' line. The counter is then permitted to advance. If the counter has not been reset again before it reaches 172 milliseconds, the 'diskette running' and 'diskette ready' latches are turned off.
Missing Erase Current and Unexpected Erase Current Present

The 'missing erase current' latch can be set in two ways:

- For the 53FD, if the 'diskette write or erase current' line goes not active when the 'sample erase current' line is active.
- For the 33FD, if the 'diskette erase gate' line goes not active when the 'sample erase current' line is active.

The 'unexpected erase current present' latch can be set in two ways:

- For the 53FD, if the 'diskette write or erase current' line goes active and the 'write time' latch is off.
- For the 33FD, if the 'diskette erase gate' line goes active and the 'write time' latch is off.

ID Not Found (Missing Record)

An ID-not-found condition occurs when the record being searched for is not found by the time two index pulses have been sensed.

A find sector identification operation is started by the search for address mark byte command. At the start of the search, the 'find bit sync on 0' line is activated and the 'search for record' latch turns on, removing the set to the 'inhibit missing record' latch. The next 'index phase B' pulse turns on the 'inhibit missing record' latch and generates a set gate for the 'missing record' latch.

When a sector identification field is found, the diskette is disabled. This resets the 'search for record' latch and turns on the 'inhibit missing record' latch. Therefore, the 'ID not found' latch cannot turn on.

If a sector identification field is not found, the next 'index phase A' pulse sets the 'ID not found' latch.
Read Overrun Check

A read overrun check occurs when a byte of data from the read data deserializer is ready to be set into the read buffer but the control processor has not taken the byte that is now in the data read buffer.

The contents of the read data deserializer are sent to the read buffer at B7-C3 time. If the contents of the data read buffer have not been sent to the control processor by B7-C2 time, the ‘read overrun’ latch is set.

Write Overrun Check

A write overrun check occurs when the attachment is ready to write a byte on diskette but the control storage program has not sent the byte to the attachment.

The contents of the write buffer are sent to the write serializer buffer at B7-C3 time. If the control processor has not responded in time with another byte, the ‘write buffer full’ latch is not set and at B7-C2 time the ‘write overrun’ latch is set.

Write Parity Check

A write parity check occurs when the byte gated out of the write serializer is not correct parity.

The data bits being written and the parity bit position of the write buffer are sent to the ‘serial write parity’ trigger. If there is an even number of bits, the trigger will be off and at B7-C2 time the ‘write parity check’ latch will be set.