Reference Manual STRAP-II
7030 Assembly Program
IBM Reference Manual STRAP-II
7030 Assembly Program
# Contents

**Introduction** ........................................... 1

**Section I** ........................................... 2

Input Format ........................................... 2
Expression of Machine Instructions ......................... 3
Operation Field ......................................... 5
Data Description ........................................ 6
Address Field ........................................... 7
  `strapi` Bit Addresses ................................ 8
  Integer Addresses .................................... 8
  Programmer Symbols .................................. 9
  System Symbols ...................................... 9
Offset Field ........................................... 11
Pseudo Operations ..................................... 12
`strapi`-II Output Listing ................................ 18
`strapi`-II Punched Output ............................... 22

**Section II** ........................................... 24

Entry Mode ............................................. 24
Statement Entry Mode .................................. 24
Statement or Field Entry Modes ........................... 24
  F Entry Mode ....................................... 24
  Radix Specifier .................................... 25
Field Entry Mode ....................................... 25
The Form of Data Entries in DD Statements ................. 27
  Sign Byte Entry .................................... 27
  Exponent Entry ..................................... 27
Complete Rules for DD Statements .......................... 27
  Normalized Floating Point ............................ 28
  Unnormalized Floating Point ......................... 28
  Binary Signed VFL .................................. 29
  Binary Unsigned VFL ................................ 29
  Decimal Signed VFL .................................. 30
  Decimal Unsigned VFL ................................. 30
Summary of Rules for DD Statements ....................... 30
  Address Arithmetic .................................. 31
  Additional Pseudo Operations ......................... 36
Output Listing Pseudo Operations .......................... 36
  Output Punching Pseudo Operations .................... 36
Miscellaneous Pseudo Operations .......................... 37

**Appendix A** ........................................... 43

**Appendix B** ........................................... 46

**Appendix C** ........................................... 47

**Appendix D** ........................................... 54
Introduction

An assembly program for an electronic computer is actually a translator; it translates a program from a language convenient for the programmer to use into a language that is easy for the computer to use. An assembly program, therefore, simplifies the writing of programs for a computer.

STRAP-II, the STRETCH Assembly Program, defines a language for programmers for the IBM 7030. The STRAP-II language is a symbolic language—it provides a complete set of mnemonics for the expression of machine instructions and it permits the use of symbolic names for the locations of data and instructions. STRAP-II also provides mnemonics for a large set of pseudo operations, defined by STRAP-II to simplify the definition of data and the issuing of directions to the assembly program itself.

STRAP-II is a large program; it must be run on a 7030 computer with a minimum storage capacity of 24,576 words. If the 7030 being used has a disk unit attached, STRAP-II will require three tape drives—one input tape and two output tapes. If there is no disk attached, seven tape drives must be available for assembly—one drive for the system tape, one for input, three intermediate tapes and two output tapes. In either case, the input tape, the output tape for peripheral punching and the output tape for peripheral printing of the listing are Spool Tapes that are part of the 7030 Master Control Program.

Any program that can be assembled by STRAP-I, an early assembly program for the 7030 computer that assembled programs on the IBM 704 that would be run at a later time on the 7030, can be assembled by STRAP-II without modification. Thus, all the specifications defined in the 704-709-7090 Programming Package Manual (IBM Form No. C22-6531-1) for STRAP-I are also applicable to STRAP-II, with the exception of the behavior of two pseudo operations that control the format of the output listing, and one new restriction of the use of radix 16.

STRAP-II is a more elaborate programming system than STRAP-I; its specifications contain several new features not previously available in STRAP-I. These new features remove some of the restrictions of STRAP-I, offer more flexibility, and in some cases provide completely new functions to be performed.

The remainder of this manual is divided into two major sections. The first section will describe input format, the expression of machine instructions and pseudo operations, and the output format. The second section extends the description of some of the features in the first section to explain certain less frequently used but more advanced and complex procedures that are available to the programmer.
Section 1

Input Format

Figure 1 illustrates the strap coding sheet (IBM Form No. X22-6798-0) with some strap statements written on it.

<table>
<thead>
<tr>
<th>12</th>
<th>NAME</th>
<th>90</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANYNAME</td>
<td>L(BU, 64, 8), DATA($X3), 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDERS</td>
<td>+(BU, 8, 8), SINE8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1. strap Coding Sheet.

The strap coding sheet was designed to simplify the writing of instructions in a neat and orderly fashion. The coding sheet is divided into four fields:

1. Class (1 column)—used by strap to identify Master Control Program cards, continuation cards and comment cards.
2. Name (8 columns)—identifies the statement.
3. Statement (63 columns)—used to express a 7030 instruction or pseudo instruction.
4. Identification (8 columns)—identifies the card.

Card identification (columns 73-80) is reproduced on the output listing, but does not contribute any information to the assembly program for translating instructions.

The format of the coding sheet is directly related to the format of the symbolic input card (IBM card Form No. A36259). Both are divided into the same four fields. The coding sheet is most useful as a document from which the keypuncher can punch the program directly on to the input cards. The first instruction from the above illustration of the coding sheet is shown in Figure 2 as it would be punched on a strap input card.

One line on the coding sheet represents one punched card. Normally, one machine instruction or pseudo operation is written per line. A comment may follow any instruction. The beginning of a comment is signaled by the character ' ' (an S-4 double punch); it is usually terminated by the end of the card.

CONV3L(BU, 64, 8), TABLE' BEGIN CONVERSION

Comments are reproduced on the output listing, but do not affect the assembly program in any way. If an ' ' appears in the name field, the entire card block is treated as a comment—it is reproduced on the listing but it is not assembled.

Several statements may be written in the statement field of a single symbolic input card. Multiple statements are separated by the special character ; (an 11-0 double punch), which implies the end of a statement. Therefore, the character ; can never be used in a comment, except in a comment card block.

Figure 2. strap Symbolic Card.
BEGIN L(N), DATA; +(N), FIRST1; -(N), ANGLE

The number of instructions that may be written on one line is limited only by the number of columns available in the statement field of the card. The symbol in the name field of a card having more than one instruction in the statement field is associated with the first instruction only. The remaining instructions are treated as if they appeared on separate cards having blank name fields.

The name field and/or the statement field of a symbolic input card can be continued on subsequent cards by use of a continuation card. A continuation card is identified by an *punched in column one. In all other respects it is identical to the symbolic input card. In STRAP-II, a card block is defined as the initial symbolic input card plus all its continuation cards.

REALLONG L(N), DATAWORD, *(N), FACTOR

*NAME

If continuation cards are used to extend the name field, one restriction applies—the first character of the name must appear in the name field of the first card in the card block. A name, regardless of its length, is always attached to the first card of the card block.

**Expression of Machine Instructions**

Symbolic machine instructions are written in the statement field of the coding sheet. Symbolic instructions are divided into several fields (operation mnemonic, data description, address, offset, etc.) by commas. These major fields may in turn be further divided into subfields or modified by expressions contained in parentheses, such as index register specifications, secondary operations in progressive indexing, and so on.

The format of the symbolic instruction varies with the class of STRETCH instructions to which it belongs. There are twelve symbolic instruction formats for STRAP-II.

1. Floating Point
   
   OP(ddds), A13(I)
   
   Example:
   ST(U), BUCKET($2)
   
   This instruction says, "Store the contents of the accumulator as an unnormalized floating point number in the storage location symbolized by BUCKET modified by index register 2."

2. Miscellaneous, unconditional branch, sic
   
   OP, A13(I)

Example:
B, START($X12)
This STRAP instruction means, "Branch to, or transfer control to, the instruction whose location is symbolized by START modified by index register 12."

3. Direct Index Arithmetic
   
   OP, J, A19(I) or OP, J, A18(I)

Example:
LX, $3, XWORD($6)

This instruction, when executed, tells the 7030 computer to, "Load index register 3 with the contents of the word found at the location symbolized by XWORD modified by index register 6."

4. Immediate Index Arithmetic
   
   OP, J, A19 or OP, J, A18

Example:
V+I, $10, 1024

The meaning of this instruction is "Add the address of this instruction to the value field of index register 10."

5. Count and Branch
   
   OP, J, B15(K)

Example:
CB, $8, BEGIN($1)

This instruction directs the computer to "Subtract one from the count field of index register 8, then test the count field. If it is not zero, branch to the location specified by the symbolic location mnemonic modified by index register 1. If the count field is zero, do not branch but proceed to the next instruction in sequence."

6. Indicator Branch
   
   OP, B15(K)

Example:
BZM, ERROR($7)

This instruction, whose operation code mnemonic is partially constructed from the name of the indicator, says "Branch to the instruction located at the location symbolized by ERROR modified by index register 7 if the Zero Multiply indicator is on. If it is not on, proceed to the next instruction in sequence."

7. vfl Arithmetic, Connect, Convert
   
   OP(ddds), A24(I), OF; (I')

Example:
M+(BU, 24, 8), DUMMY($9), 6($4)
This variable field length operation says “Take the 24-bit unsigned field composed of 8-bit bytes found offset from the right end of the accumulator by an amount equal to 6 bits modified by index register 4 and add it to the field of the same length that is found beginning at location DUMMY modified by index register 9 in storage.”

8. Progressive Indexing

\[ \text{OP}_1(\text{OP}_2)(\text{dds}), \text{A}_{24}(I), \text{OF}_1(I') \]

Example:

\[ \text{ST}(V+I)(\text{BU, 24, 8}), .30(\$8), 2(\$14) \]

This \textit{vfil} instruction with progressive indexing illustrates the power of \textit{stretch} instructions. The operation reads “Store the unsigned 24-bit field composed of 8-bit bytes that is found offset from the right end of the accumulator by 2 modified by index register 14 bits in the storage location specified by the value field of index register 8. Then increment the value field of index register 8 by 30 bits and proceed to the next instruction in sequence.”

9. Swap, Transmit full words.

\[ \text{OP}, J, \text{A}_{16}(I), \text{A'}_{18}(I') \]

Example:

\[ \text{T,} \$2, \text{TABLE1}(\$3), \text{TABLE2}(\$4) \]

This transmit instruction is written to “Transmit the number of full words specified by the count field of index register 2 from the storage area beginning at location \text{TABLE1} modified by index register 3 to the storage area beginning at \text{TABLE2} modified by index register 4.”

10. Branch on Bit

\[ \text{OP}, \text{A}_{24}(I), \text{B}_{19}(K) \]

Example:

\[ \text{BB, ONEBIT}(\$5), \text{FIXUP}(\$9) \]

This instruction is interpreted to mean, “If the bit in storage whose location is \text{jones} modified by index register 5 is on, branch to the instruction at location \text{FIXUP} modified by index register 9. If this bit is not on, proceed to the next instruction in sequence.”

11. Input-Output

\[ \text{OP}_1(\text{OP}_2), \text{A}_{10}(I), \text{A'}_{10}(I') \]

Example:

\[ \text{RD(SEOP), CHANX}(\$6), \text{CONWORD}(\$9) \]

The meaning of this \textit{i/o} instruction is “Read the unit connected to the channel symbolized by \text{CHANX} modified by index register 6 (or the last unit located on this channel if more than one unit is attached) according to the instructions contained in the control word addressed by \text{CONWORD} modified by index register 9.”

12. Load Value With Sum

\[ \text{LVS,} J, \text{X}_1, \text{X}_2, \text{X}_3, \ldots \]

Example:

\[ \text{LVS,} \$3, \$5, \$6, \$7, \$8 \]

This instruction reads, “Add together the value fields of index registers 5, 6, 7, and 8 and store the sum in the value field of index register 3.”

Each of these formats is a slight variation or expansion of the basic \textit{strap} instruction format which is:

\[ \text{OP,} A(I) \]

The inclusion of index modification of the principal address expands this basic pattern to a \textit{strap} format

\[ \text{OP,} A(I) \]

used in Unconditional Branches, Indicator Branches and Miscellaneous instructions. Through the addition of the data description field

\[ \text{OP}(\text{dds}, A(I), \text{OF}(I')) \]

we arrive at the format for floating point instructions. Adding to this format the offset specification and its index modifier

\[ \text{OP}(\text{dds}, A(I), \text{OF}(I')) \]

we develop the Variable Field Length format.

Other changes in the basic format yield the other \textit{strap} formats. For example, the insertion of the \textit{J} field to specify the index register that is being operated upon

\[ \text{OP,} J, A(I) \]

becomes the basis for the Index Arithmetic and Count and Branch formats. Swap-Transmit, Input-Output, Bit Branching and the Load Value With Sum formats evolve from the basic \textit{strap} format in similar fashion.

The major fields in any \textit{strap} format are separated by commas. All of the fields shown for a particular format need not be written in every instruction. It is obvious, for example, that an offset would not always be specified in every \textit{vfil} arithmetic statement. Therefore, a right-to-left drop-out order for major fields has been established; that is to say, missing fields are compiled by \textit{strap}-ii as if they contained zeros and were added at the end of the statement. A missing field that is always compiled in some standard fashion (in this case zero) is referred to as a null field. Our previous example of a \textit{vfil} arithmetic instruction, now written with the offset field null, would appear

\[ \text{M+(BU, 24, 8), DUMMY}(\$9) \]
and the instruction will be compiled by **strap-II** with zero offset.

The complete right-to-left drop-out of fields in a **vfl** statement is illustrated below to show the programmer how the expression of a **strap** statement may vary within the framework of the format for that class of instructions.

\[
\begin{align*}
\text{OP}(\text{dds}), & \ A(1), \ OF(1') \\
\text{OP}(\text{dds}), & \ A(1), \ OF \\
\text{OP}(\text{dds}), & \ A(1) \\
\text{OP}(\text{dds}), & \ A
\end{align*}
\]

Notice that when even a complex format such as the **vfl** format is written to include only the essential information, the result is a statement that differs very little from the basic **strap** instruction format previously illustrated. It will be seen later that in actual practice, the (dds) field can almost always be eliminated in the instruction proper (see Data Description discussion).

A major field may be null even if other non-null fields follow. Such is the case if nothing but the comma denoting the field termination is written. Thus, a **vfl** instruction written with its address and index modifier null but with an offset specification following would appear as in the illustration below

\[
\text{OP}(\text{dds}), \ OF'(I')
\]

Note that it is only the presence of the comma that indicates the missing address field. If the comma were omitted, **strap** would assume that the offset field were null and would actually compile the offset specification as the address expression.

Some of the components of a major field can be made null simply by omission. We have seen, for example, that the offset specification in a **vfl** statement need not be indexed and can be written

\[
\text{OP}(\text{dds}), \ A(1), \ OF
\]

Similarly, the address expression need not be indexed, and can be written

\[
\text{OP}(\text{dds}), \ A, \ OF
\]

Obviously, if all the components of a major field are omitted (both offset expression and its index modifier, for example) the field is made null. This will normally be just what the programmer desires, but care must be taken if the null field occurs in the middle of the statement. As explained above, if the comma denoting the termination of the null field is also missing, the null field is assumed to be missing from the right hand end of the statement.

On the following pages, a detailed discussion of some of the major fields in the **strap** instruction formats is found. The three fields covered are the operation field, the address field and the offset field.

These fields are singled out because they are common to most instructions or because they illustrate important programming features or facilities of **strap**. The operation field is, of course, common to all instructions. The data description appears as a sub-field of the operation field in those instructions where it is appropriate. The address field is also common to all 7030 instructions, although it varies considerably in length. The address field typifies a field in which a wide variety of entries can be made. Rules for interpreting these entries and translating them for internal use are illustrated for address fields and hold true for most other instruction fields. The offset field is found only in variable field length instructions, but it is interpreted as an address field of an unusual length. It illustrates some unique index modification as well.

Two general comments are appropriate here. First, all 7030 instruction fields are unsigned. Any numeric entries that are negative are converted by **strap** and expressed as the two's complement of the entry. Second, all numeric entries in the illustrations are assumed to be written in the decimal radix. Entries in other radices are permitted in **strap-II** if the radix is specified in a standard fashion (see Entry Mode in Section II of this manual).

**Operation Field**

**strap-II** provides a complete set of mnemonics for the expression of all 7030 instructions. The use of mnemonics is desirable from a programming standpoint because they make instructions brief to express, easy to remember and easy to recognize.

A complete list of **strap-II** mnemonics is given in Appendix A. A few rules may be noted in choice of mnemonics. First, the mnemonic is as brief as it can be and still unambiguously identify the instruction. Second, standard symbols are used for arithmetic operations—+ for **ADD**, − for **SUBTRACT**, * for **MULTIPLY** and / for **DIVIDE**. Third, the receiving register (that is, the register that receives the result of the operation) in arithmetic operations is indicated by the letter to the left of the arithmetic symbol. In cases where the result is in the accumulator, the accumulator is assumed and is not mentioned in the mnemonic. For example, + is the mnemonic for straight **ADD** where the result is left in the accumulator, **M+** is the mnemonic for **ADD** to **MEMORY** and **V+** means **ADD** to **VALUE**.

Fourth, certain basic operations may be altered to invoke immediate addressing by adding the suffix **I** as in **V+I**, **ADD** **IMMEDIATE** to **VALUE**.

Mnemonics for **strap-II** pseudo operations may also be written in the operation field of a **strap** statement.
The formats for the expression of pseudo operations are similar in style to the STRAP instruction formats. (See Pseudo Operations.) A complete list of STRAP-II pseudo operation mnemonics is given in Appendix B.

A null operation code field occurs if the first character in a 7030 statement is a comma, as in this example:

, EXIT

STRAP treats a null operation field as a special case; it compiles the statement as a half word with a 24-bit address field, the 25th bit set to one and all the rest of the bits set to zero, thus:

<table>
<thead>
<tr>
<th>24-bit address</th>
<th>1</th>
<th>0000000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>23 24 25</td>
<td>31</td>
</tr>
</tbody>
</table>

This half word appears, when compiled, to be the first half of a full word instruction because of the one bit in bit 24 and the zeros following. This can be helpful to the programmer in some situations. For example, if it is desired to load the quantity compiled in the address field into the value field of an index register, LVE (the Load Value Effective instruction), which is indexable, can be used. This instruction examines the half word to determine the class of instructions to which it belongs. Since the half word resembles the first half of a full word instruction, LVE loads all 24 bits of the address field. If LV (Load Value) is used, 25 bits will be loaded (24 bits plus sign) and the one in the 25th bit makes the value appear negative. Therefore, caution must be used when creating value fields in storage by means of statements with null operation fields. An alternative method is available through use of the pseudo operation VR (see Pseudo Operations).

A secondary operation mnemonic may appear as a subfield of the operation field in progressive indexing. Here the secondary operation is enclosed in parentheses and follows the primary operation mnemonic.

**Data Description (dds)**

A second sub-field that may appear in the operation field of certain instruction formats is the data description. It is symbolized in the instruction formats above by the letters dds enclosed in parentheses. This field contains three specifications:

<table>
<thead>
<tr>
<th>M</th>
<th>Use Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>FL</td>
<td>Field Length</td>
</tr>
<tr>
<td>BS</td>
<td>Byte Size</td>
</tr>
</tbody>
</table>

These three specifications appear in the above order within parentheses and are separated by commas, thus:

( M, FL, BS)

The dds immediately follows the operation mnemonic, except in progressive indexing, where it follows the secondary operation.

A data description is required only by the floating point and VR formats. In floating point instructions, the data description tells whether the instruction calls for normalized or unnormalized operations. Field length and byte size are not appropriate. In VR statements, the data description specifies signed or unsigned binary or decimal operations. In addition, it describes the field length and byte size of the data to be operated upon. One additional mode, the properties mode, may appear in either type instruction as explained below. Here again, field length and byte size are not appropriate with the P mode.

STRAP-II provides seven brief mnemonics to designate a use mode. These are:

<table>
<thead>
<tr>
<th>N</th>
<th>Normalized Floating Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>Unnormalized Floating Point</td>
</tr>
<tr>
<td>B</td>
<td>Binary (Signed)</td>
</tr>
<tr>
<td>BU</td>
<td>Binary Unsigned</td>
</tr>
<tr>
<td>D</td>
<td>Decimal (Signed)</td>
</tr>
<tr>
<td>DU</td>
<td>Decimal Unsigned</td>
</tr>
<tr>
<td>P</td>
<td>Properties Mode</td>
</tr>
</tbody>
</table>

The field length and byte size specifications are normally numeric entries, but they may be symbolized by the programmer, provided, of course, that the symbols are correctly defined elsewhere in the program. A typical floating point instruction with data description is illustrated below:

L (N), SINEX

The data description (N) indicates a normalized floating point data word located at SINEX is to be operated upon. In the following VR instruction

L (BU, 30, 6), ADJUST

the data description describes the data at symbolic location ADJUST as binary unsigned, 30 bits in length, composed of 6-bit bytes. Note that in cases where the operation mnemonic is the same for VR and floating point instructions, it is the data description that tells STRAP to which class the operation belongs and, hence, which operation code to compile.

A data description given with any of the four data entry or data reservation pseudo operations (DN-Data Definition, DNI-Data Definition Immediate, DR-Data Reservation and SYN-Synonym are all discussed in the Pseudo Operations section) is attached to the symbol in the name field of that statement, and is automatically invoked whenever that symbol appears in the principal address field of a 7030 instruction. Since
this is the usual practice, in straightforward programming it is unnecessary to write a data description in machine operations. When several symbols are joined arithmetically in an address field, the data properties of the last one written down are invoked for the statement.

When the data description is written as a sub-field in the operation field of a machine instruction, it overrides any other data description derived from a symbol in the address field for that statement and that statement only.

The mnemonic "P" in the mode field of a data description has this special meaning:

\[(P, \text{NUT})\]

specifies that the data description associated with the symbol NUT is to be invoked as if it had been written out explicitly in this instruction. Thus, in an instruction, the properties mode invokes a data description that overrides any data description implied by a symbol in the principal address field.

Within a data description field, the usual right-to-left drop-out order holds (except that the mode field can never be null), so that a data description may appear in any of the following four forms:

\[(M) \text{ Field length and byte size are null} \]
\[(M, \text{FL}) \text{ Byte size is null} \]
\[(M, , \text{BS}) \text{ Field length is null} \]
\[(M, \text{FL, BS}) \text{ Compiled by STRAP is a function of the mode specified.} \]

If the field length is null, a field length of zero (effectively 64 - 7030 Reference Manual - except in the case of VFL immediate where it is 24) is compiled. However if the byte size is null, the byte size compiled by STRAP is a function of the mode specified.

<table>
<thead>
<tr>
<th>MODE</th>
<th>STANDARD BYTE SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td>D or DU</td>
<td>4</td>
</tr>
<tr>
<td>B</td>
<td>1</td>
</tr>
<tr>
<td>BU</td>
<td>8</td>
</tr>
<tr>
<td>X or U</td>
<td>Fixed format of 64 bits; field length and byte size not appropriate.</td>
</tr>
</tbody>
</table>

Cases can arise from programmer errors in which a data description and an operation are not mutually consistent (when the operation mnemonic specifies a floating point operation and the use mode in the data description is binary unsigned, for example). In this case the operation overrides.

Other cases can arise where there is no way for STRAP to obtain a data description from either the symbolic address or an explicit data description field. Three distinct situations can be encountered here:

1. The operation symbol can stand for either VFL or floating point operations (+, -, \(\div\), /). The operation is compiled as a VFL operation with the data description (BU, 64, 8).

2. The operation mnemonic can stand for a VFL operation only (M + 1, for example). The statement is assigned a data description (BU, 64, 8). If the operation is clearly VFL immediate, (BU, 24, 8) is assigned.

3. The operation mnemonic can only be a floating point operation (\(-A\), or \(A\text{NA}\)). The operation is assembled as normalized floating point, except for the case of \(E + 1\) (Add Immediate to Exponent) and its modified forms, where unnormalized is assumed.

If STRAP encounters any of the four irregularities described above, the indicated action is taken and an error message is printed on the output listing.

**Address Field**

The maximum core storage capacity of the IBM 7030 computer is 262,144 words (each word 64 bits in length) or 2\(^{18}\) distinct locations. Hence, 18 binary bits can unambiguously specify any word in 7030 memory.

Any single bit in core storage can occupy one of 64 positions within a word. Since it is a STRETCH convention to number bit positions in a word from 0 (the leftmost bit position) to 63 (the rightmost bit position), 6 binary bits are sufficient to specify any bit position within a 7030 word.

Clearly then, 18 + 6 = 24 binary bits are adequate to address a single bit anywhere in STRETCH core storage — the first 18 bits specify a full word and the last 6 bits specify a bit position within that word. Such a 24-bit binary address, when appearing in the address field of a 7030 statement, is known as a standard binary bit address, commonly abbreviated to "bit address."

In 7030 programming, the address of an instruction need specify only the leading bit of the operand since the field length of the operand is always known. If the operand is an instruction, a field length of either one-half word or a full word can be determined from the operation code. If the operand is data, the data description gives the field length; floating point data always occupies a full word, while the field length of VFL information is specified explicitly in the dds.

Certain rules for the location of data or instructions further simplify the addressing of operands. Thus, to address an index word, which is constrained to begin at a full word, only 18 bits are required. A 19-bit standard binary bit address is adequate to address any instruction, since instructions can only be located to
begin at half or full words. Other examples are seen below:

A VFL operand may begin anywhere in core storage — a 24-bit standard binary bit address is required.
A floating point operand must begin at a full word — this location can be specified in 18 bits.
I/O control words must begin at a full word — the location can be specified by 18 bits.
Index arithmetic operands can begin at either half or full word locations — 19 bits are sufficient to address any of these locations.

A floating point instruction needs only to address floating point data; hence the size of the address field of a floating point instruction is limited to 18 bits. A VFL instruction must be capable of addressing any field, in fact any bit, in storage. Its format, therefore, provides for a 24-bit address field. In general, the STRAP instruction formats are designed to provide the largest address field demanded by the operations of a particular class. When an instruction does not require a 24-bit address field, a smaller one is provided and the bits not used as part of the address field can be efficiently used in other fields of that instruction, leading to the variations in format we have already viewed.

It would be most difficult for the programmer to write 24-bit, or even 19-bit or 18-bit, binary addresses in his program. In place of a binary address, STRAP permits the programmer a choice of entries in address fields. He may write a

1. STRAP bit address
2. Integer
3. Programmer symbol
4. System symbol

Address fields are unsigned fields. When a negative quantity is expressed in an unsigned field, the two's complement of the quantity is computed and compiled by STRAP.

STRAP BIT ADDRESSES

A STRAP bit address provides a simple means of writing a standard binary bit address. Using this STRAP shorthand, the programmer writes two integers separated by a period, thus:

124.32

The integer to the left of the period specifies the word address portion, while the integer to the right of the period specifies the bit position within that word. If the example above appeared in the address field of a VFL instruction, STRAP would interpret it as "location 124, bit position 32 — the first bit of the second half word". Note that the period is definitely not a decimal point. This can be proven by the following illustration.

999.1 = 999.01

A STRAP bit address is translated by STRAP and compiled as a 24-bit binary integer. The period that separates the two integers may be imagined to always line up between bit positions 17 and 18. If the address field of the instruction is 24 bits long, the binary integer is simply placed in that field. If the address field is smaller than 24 bits, the 24-bit standard binary address must be truncated before it is inserted. For a 19-bit address field, the rightmost 5 bits are dropped; for an 18-bit address field, the rightmost 6 bits are dropped. Our sample STRAP bit address, 124.32, would yield the proper meaning when inserted in a 19 or a 24-bit address field, but would be truncated to 124.0 for an 18-bit field.

The only restriction on the size of a STRAP bit address is that it must be able to be expressed in 24 binary bits. If a STRAP bit address is symbolized by A, B, then

\[ 64A + B < 2^4 \]

The following three examples are all legal STRAP bit address representations of the same address.

505.17 = 500.337 = 0.32337

INTEGER ADDRESSES

An integer, written without a period, may also be used to specify an address. STRAP also translates an integer into a standard binary bit address. However, the bit address equivalent is dependent upon the environment in which the integer is found. The operation determines the environment, that is, it determines the length of the address field. The integer specified is treated as an integer for that address field, i.e., the integer is converted to binary and inserted in the address field with the unit bit placed in the rightmost bit position of the field.

An integer can be interpreted by the programmer to count in the units that are specified by the length of the address field. A 24-bit address field specifies bits; an integer in this field counts bits. A 19-bit field specifies half words so an integer here counts half words. An 18-bit field specifies full words, so an integer here counts full words.

Consider the following instruction.

\[ C+I, 03, 13 \]

The environment is determined by the operation \( C+I \) (Add Immediate to Count). This instruction has an 18-bit address field, so an integer is inserted with its unit bit in bit 17. This is equivalent to

\[ C+I, 03, 13.0 \]
and the integer can be considered to count full words. However, the same integer in the following instruction

\[ \text{V+I}, \ 83, \ 13 \]

has a different meaning. Here the \( v+i \) instruction has a 19-bit address, and the integer inserted in this field is equivalent to 13 half words or location 6, bit position 32. This is the same as writing

\[ \text{V+I}, \ 83, \ 6.32 \]

The use of an integer to express an address requires special care on the part of the programmer since the size of the address field determines the interpretation of the integer. However, the integer is often the most desirable form of address specification, and simpler to use than a strap bit address. One such case is immediate addressing.

\[ \text{LI}(\text{BU}, \ 12, \ 8), \ 1 \]

The Load Immediate instruction above specifies, through its data description, a 12-bit address field. The integer address, in this case 1, is inserted as an integer in this 12-bit field. Thus, the instruction will be compiled by \text{STRAP}:

\[
\begin{array}{c}
\text{24-bit address field} \\
\text{0000000000001} \\
\text{12-bit sub-field}
\end{array}
\]

The same Load Immediate instruction could be written with a \text{STRAP} bit address specification as follows:

\[ \text{LI}(\text{BU}, \ 12, \ 8), \ 64.0 \]

The two statements are equivalent, but the one written with the integer address is clearly the more desirable from the standpoint of simplicity of coding and recognition of original meaning when reviewing the statement at a later date.

\[ \text{PROGRAMMER SYMBOLS} \]

A programmer symbol can be any sequence of 128 or fewer alphabetic and numeric characters that conform to the following conditions:

1. It contains only alphabetic characters. This example
   \[ \text{THISISALONGNAME2SHOWTHATSTRAP} \]
   \[ \text{NAMESCANBESENTENCES} \]
   is a legal programmer symbol. This example
   \[ \text{A*B} \]
   is not a legal symbol.

2. The first character is specifically alphabetic.
   \[ \text{6ALPHABET} \]

is not allowed, but

\[ \text{A123456} \]

is perfectly acceptable.

3. It appears in the name field of a \text{STRAP} statement at some point in the program, at which time it is “defined” and is assigned a value that is either a standard binary bit address or an integer.

\[ \text{BEGIN} \ (\text{BU}, \ 8, \ 8), \ \text{A123456} \]

The symbol \text{BEGIN} is assigned a standard binary bit address which is equal to the value of the location counter within \text{STRAP} at the time this Load instruction is encountered in the code. The \text{STRAP} location counter always contains a 24-bit standard binary bit address.

In the following case

\[ \text{EIGHT SYN, 8} \]

the symbol \text{EIGHT} is assigned the value of the integer 8 through use of the pseudo operation Synonym (see Pseudo Operations).

Symbols that name instructions are automatically assigned data descriptions by \text{STRAP}. Specifically, an instruction-naming symbol is given a field length equal to the length of the particular instruction named (that is either 32 or 64 bits), a byte size of 8 and a use mode of binary unsigned (nu).

An integer in a programmer symbolized field is always converted to binary. An integer is limited in length to the length of the field in which it is to be inserted. An integer that cannot be expressed in 24 binary bits cannot be symbolized.

A programmer symbolized field is a field that may contain programmer symbols or system symbols. Of the fields shown in the instruction formats previously illustrated, all may contain programmer symbols except the operation field and the mode field of a data description.

\[ \text{SYSTEM SYMBOLS} \]

System symbols are symbols whose values are fixed in the compiler. They are identified in programmer symbolized fields by the appearance of the special prefix character \$ (which, as one of the non-alphabetic characters, can never appear in a programmer symbol), followed by seven or fewer alphabetic or numeric characters. System symbols may appear in arithmetic expressions in programmer symbolized fields where, in cases where restrictions apply, they can be considered the same as numeric entries because their values are immediately available to the compiler.

All system symbols that represent the addresses of special registers in storage (\$AOC, the All Ones
Counter) or special bits in storage ($LC, the Lost Carry indicator) are bit addresses. All others are real numbers.

The appearance of the $ character alone makes for a special system symbol that provides a standardized substitute in place of a name for the current statement. That is, the character $ is a bit address which, in any particular statement where it appears, functions as if it had been defined by being written in the name field of that statement. Because it represents the value of the location counter when the instruction is encountered by the compiler (if the instruction actually compiles space in the program), the appearance of the $ as follows:

B, $-2.

means “Branch to the instruction which begins two full words before this branch instruction.” In another illustration:

B, $+.32

the meaning is “Branch to the next instruction,” effectively a “no operation.”

Another special use of the $ character is to prefix any operation code in this manner: $op. This directs the compiler to suppress any error indications that arise in connection with the compilation of this statement.

**STRAP** assigns a dds to every system symbol. The system symbols can be classified in five groups. These are:

1. **Index Register Symbols.** The system symbols $0 through $15, or $X0 through $X15, represent index registers 0 through 15, addresses 16.0 through 31.0 in **STRETCH** storage. The advantage of using a system symbol is that **STRAP** always compiles the correct value, regardless of the size of the field in which the symbol is written. Therefore, in the instruction

\[ \text{ST}(\text{BU}),\text{SY5} \]

the index specification involving the system symbol $5 directs **STRAP** to correctly compile the binary integer 5 in the 4-bit index subfield. In a similar fashion, **STRAP** correctly interprets the system symbol when used as an address as in

\[ \text{ST}({\text{BU}}),\text{SX5} \]

and compiles the standard binary bit address 21.0 in the address field of the **STORE** instruction.

2. **Special Register Symbols.** The names of all the special registers in the 7030 computer are listed below, along with the system symbol for addressing each register, and the bit address assigned to each system symbol. **STRAP** also assigns a data description to each symbol with a use mode of binary unsigned (nu), a byte size of 8 and a field length equal to the length of the register. When a system symbol for a special register appears in the principal address field of a vfi instruction, no data description need be explicitly written out in that instruction.

<table>
<thead>
<tr>
<th>NAME</th>
<th>MNEMONIC</th>
<th>BIT ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word number zero</td>
<td>$Z</td>
<td>0.0</td>
</tr>
<tr>
<td>Interval timer</td>
<td>$IT</td>
<td>1.0</td>
</tr>
<tr>
<td>Time clock</td>
<td>$TC</td>
<td>1.28</td>
</tr>
<tr>
<td>Interruption address</td>
<td>$IA</td>
<td>2.0</td>
</tr>
<tr>
<td>Upper boundary</td>
<td>$UB</td>
<td>3.0</td>
</tr>
<tr>
<td>Lower boundary</td>
<td>$LB</td>
<td>3.32</td>
</tr>
<tr>
<td>Boundary control</td>
<td>$BC</td>
<td>3.57</td>
</tr>
<tr>
<td>Maintenance bits</td>
<td>$MB</td>
<td>4.32</td>
</tr>
<tr>
<td>Channel address</td>
<td>$CA</td>
<td>5.12</td>
</tr>
<tr>
<td>Other CPU</td>
<td>$CPU</td>
<td>6.0</td>
</tr>
<tr>
<td>Left zeros count</td>
<td>$LZC</td>
<td>7.17</td>
</tr>
<tr>
<td>All ones count</td>
<td>$AOC</td>
<td>7.44</td>
</tr>
<tr>
<td>Left half of accumulator</td>
<td>$L</td>
<td>8.0</td>
</tr>
<tr>
<td>Right half of accumulator</td>
<td>$R</td>
<td>9.0</td>
</tr>
<tr>
<td>Sign byte</td>
<td>$SB</td>
<td>10.0</td>
</tr>
<tr>
<td>Indicator register</td>
<td>$IND</td>
<td>11.0</td>
</tr>
<tr>
<td>Mask</td>
<td>$MASK</td>
<td>12.20</td>
</tr>
<tr>
<td>Remainder register</td>
<td>$RM</td>
<td>13.0</td>
</tr>
<tr>
<td>Factor register</td>
<td>$FT</td>
<td>14.0</td>
</tr>
<tr>
<td>Transit register</td>
<td>$TR</td>
<td>15.0</td>
</tr>
</tbody>
</table>

A use of the system symbol for the Indicator Register is illustrated in the following instruction:

I, $IND

No data description need be explicitly written in the Load instruction because the dds (nu, 64, 8) has been attached to the system symbol. This instruction is thus compiled by **STRAP** to mean, “Load the contents of the entire 64-bit Indicator Register into the right half of the accumulator at zero offset.”

3. **Indicator Bit Symbols.** The complete list of the system symbols for the indicator bits are listed in Appendix A. Each system symbol, when prefaced with a dollar sign and placed in a programmer symbolized field, will represent the correct bit position in word 11 of the indicator named.

The system symbols for the indicator bits are also used as part of the mnemonic for the Branch on Indicator instruction. In this usage, however, the $ is not required. The mnemonic for this instruction is composed of the b (representing Branch) followed by the system symbol for the indicator being interrogated minus the dollar sign. Thus, bXH is the operation mnemonic for Branch on Index High, while bXVGZ is the operation mnemonic for the 7030 instruction Branch on Index Value Greater Than Zero.

All the system symbols in classes 1, 2, and 3 are
bit addresses and are assigned standard data descriptions with mode *SU, byte size 8 and a field length equal to the length of the particular register or bit.

4. Input-Output Address Symbols. Since the actual numeric addresses which are to identify particular i/o units and channels may be chosen arbitrarily, system symbols that represent integers are provided by STRAP for use in addressing i/o equipment. The numeric values of symbols in this class, unlike all other system symbols, may vary from one installation to another in order that RDR, for example, may represent the card reader channel address independently of what that address, in any particular installation, may be. The i/o system symbols are:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>$PCH</td>
<td>Punch (Channel Address)</td>
</tr>
<tr>
<td>$PRT</td>
<td>Printer (Channel Address)</td>
</tr>
<tr>
<td>$RDR</td>
<td>Reader (Channel Address)</td>
</tr>
<tr>
<td>$DISK</td>
<td>Disk Unit (Channel Address)</td>
</tr>
</tbody>
</table>

Note: The arcs of a disk may be addressed by any legal symbolic integer expression that is evaluated by STRAP modulo $2^k$ to assure a valid address.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>$CNSL</td>
<td>Console (Channel or Unit Address)</td>
</tr>
</tbody>
</table>

$TC0, TC1, \ldots TCK  $ Tape channels 0, 1, 2, \ldots K

If more than one punch, printer, console or any other input-output unit is attached to the computer, the same numbering system used in tape channel addresses should be adopted where $S_{PRT} = S_{PRT0}$ for example; thus one may have $S_{PRT1}, S_{PRT2}, \text{etc.}$

Thus, a programmer may write the following Write operation:

W, $PRT, \text{CONTROL WORD1}$

STRAP will compile the correct 19-bit channel address for the printer at that installation.

5. Symbols For Mathematical Constants. Five mathematical constants, useful in many scientific and engineering problems, can be represented by system symbols. These system symbols and their values are:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MATHEMATICAL CONSTANT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E$</td>
<td>$e$</td>
</tr>
<tr>
<td>$M$</td>
<td>$\log_{10}e$</td>
</tr>
<tr>
<td>$N$</td>
<td>$\log_{e}2$</td>
</tr>
<tr>
<td>$PI$</td>
<td>$\pi$</td>
</tr>
<tr>
<td>$INF$</td>
<td>$\infty$ (infinity)</td>
</tr>
</tbody>
</table>

These five symbols may only be used in a data field of a Data Definition Pseudo operation where normalized floating point (N) has been specified in the use mode field of the dds. The following data definition pseudo

\[
\text{OP \hspace{1em} CONSTANT \hspace{1em} DD(N), } S_{PI} \hspace{1em} \text{assigns the floating point equivalent of the quantity } \pi \hspace{1em} \text{to the symbol constant. When constant is used in the address of a stretch instruction such as} \hspace{1em} +, \hspace{1em} \text{CONSTANT}
\]

the normalized floating point data description is invoked and the full word floating point equivalent of $\pi$ is added into the accumulator.

Index modification of an address field is performed in standard fashion. The index register to be used is specified as a sub-field of the address field. The index field is a 4-bit field, enclosed in parentheses, immediately following the address expression. STRAP bit addresses, system symbols and programmer symbols that are defined as bit addresses are all legal entries in an index field.

In the case of a bit address entry, the period is assumed to line up at the right end of the field. Thus, when converted to binary, the rightmost six bits of the entry are truncated, as are the leftmost 14 bits.

System symbols are the simplest to use and act as if a bit address had been entered. All of the following entries are equivalent in an index subfield of an address:

\[4.32 = 4.0 = 0.4 = 2.0 = 52.0\]

and all are translated by STRAP to mean index register 4.

If an integer is written in the index field, the meaning is entirely different. The integer tells STRAP that the symbol in the address field proper has been defined as an array and the integer is addressing an element in that array. (See Data Reservation Pseudo Operation.)

In the case of progressive indexing in a VFL instruction, it is the index register specified within the address field that is stepped by the immediate address.

**Offset Field**

Offset fields are similar in content to address fields. STRAP bit addresses, integers, system symbols and programmer symbols are all acceptable entries in an offset field.

An offset field has a fixed length of 7 bits. Probably the most common entry for an offset specification is an integer. An integer specifies a count of the number of bits to offset a field from the right end of the accumulator. An integer entry is converted to a 24-bit
binary integer by strap and the rightmost 7 bits are placed in the offset field. If a programmer writes the statement

\[ L(BU, 64), PAYROLLDEDUCTION, 5 \]

strap assembles the instruction to mean load the 64-bit quantity found at symbolic location PAYROLLDEDUCTION into the accumulator offset 5 bits from the right end. Since the offset field can contain a maximum of 7 binary bits, the programmer can specify any offset from zero to 127. When specifying offsets of greater than 64 bits or one full word, it may be more convenient to begin counting bits from the left end of the double length accumulator. This can be easily done by using negative offsets. The offset field is unsigned, hence strap translates any negative entry to the two's complement. The 128 bits of the accumulator, proceeding from left to right, are referred to by the offsets 127, 126 \ldots \ 0 or, alternatively, \(-1, -2, -3, \ldots -128.\)

If an offset specification is a parameter in a program that may vary from time to time, it is helpful to use a programmer symbol in place of an integer.

```
INDENT SYN, 4
  (intervening instructions)
  ST(BU, 24), WORD1, INDENT
  +(BU, 24), WORD2, INDENT
  L(BU, 24), WORDSUM, INDENT
```

The programmer symbol INDENT in the example above, can be defined as an integer early in the program, in this case by the pseudo operation Synonym. If the programmer changes the SYN card that defines INDENT to

```
INDENT SYN, 5
```

and reassembles, all offsets specified by this particular symbol are changed in value to 5 as well.

In the case of the offset field, care must be exercised when using strap bit addresses, not integers as in address fields. The reason for this is twofold. First, the length of the offset field is fixed, so an integer always has the same meaning. The bit address is also handled according to a fixed rule, but the meaning is not immediately clear from its appearance in the instruction. Second, a bit address is not the natural means of expressing an offset, and it unnecessarily complicates the specification. A strap bit address here will be converted to a 24-bit binary integer and the rightmost 7 bits will be inserted in the offset field while the leftmost 17 bits are truncated. Any strap bit address expression that specifies an address above 1.63 will overflow the offset field when converted to binary and only the rightmost 7 bits will participate. This occurrence can yield unexpected results.

The likelihood of using a system symbol to specify an offset is even more remote, but legal nonetheless. As previously stated, a system symbol is equivalent to a numeric entry; specifying an offset by means of a system symbol that is defined as a bit address, such as $IT in this example:

```
+(BU, 32), THISIS, $IT
```

is the same as writing 1.0 or specifying an offset of 64 bits.

Index register specification is treated in the same fashion as an index modifier in an address field, except that the modification can affect the field length and byte size as well as the offset. The strap instruction format for vfl statements including data description as seen below

```
OP(M, FL, BS), A_{24}(I), OF_{16}(I')
```

does not hint at the relationship between field length, byte size and offset. The internal 7030 vfl instruction format,

```
<table>
<thead>
<tr>
<th>Address</th>
<th>1000</th>
<th>1</th>
<th>P</th>
<th>Length</th>
<th>BS</th>
<th>Offset</th>
<th>S</th>
<th>D</th>
<th>OP_{16}</th>
<th>I</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>17</td>
<td>24</td>
<td>28</td>
<td>32</td>
<td>35</td>
<td>41</td>
<td>44</td>
<td>51</td>
<td>60</td>
<td>63</td>
</tr>
</tbody>
</table>
```

the format into which a strap vfl instruction is translated, does show that the offset field is adjacent to the field length and byte size fields. The index modifier in the second half word treats all three fields together as one 16-bit field. For the modification process, the two fields are aligned as follows:

```
<table>
<thead>
<tr>
<th>FL</th>
<th>BS</th>
<th>OFFSET</th>
</tr>
</thead>
<tbody>
<tr>
<td>18 bits</td>
<td>6 bits</td>
<td></td>
</tr>
</tbody>
</table>
```

if the magnitude of the contents of the value field of the index register does not exceed 2^{16}, only the offset field can be modified. If the value field does exceed 2^{16}, the byte size may be affected (by a carry, for example). The diagram above shows how larger value fields will modify byte size and field length. This 7030 feature can provide very flexible and elaborate indexing of certain vfl instruction fields.

**Pseudo Operations**

Pseudo operations are operations created by strap-II to provide a simplified means of performing some special functions that are required in writing most pro-
grams. Definition of data, definition of symbols and setting a program origin are three examples of functions performed by pseudo operations.

Pseudo operations are not 7030 instructions; they do not exist in 7030 circuitry, but they resemble 7030 instructions in format. The general format for STRAP-II pseudo operations is

```
NAME POP(dds), A(I)
```

The pseudo operation code field appears first in the statement. The operation mnemonic is symbolized by pop. A complete list of mnemonics is given in Appendix B. A dds, if appropriate, appears as a sub-field of the operation field and is enclosed in parentheses.

The address field may contain a wide variety of entries that are not always addresses in the strict sense of the word. Some addresses can include index register specifications.

1. PRNID—Print ID

```
PRNID, XXXXXXXXXXXXX...XX
```

Normally, the first statement to appear in a program is the PRNID pseudo operation. The appearance of this statement instructs the assembly program to write immediately the entire contents of this card block on the output tape. PRNID provides a means of heading the assembly listing with such information as the problem name, programmer, and so on. A typical PRNID statement might be

```
PRNID, BCD CONVERSION ROUTINE BY JOE ZILCH
```

If a PRNID appears in the middle of a program, it will appear both at the beginning of the listing and at the point where it actually appeared in the code. When several PRNID statements appear in one program, they are listed sequentially in one group at the top of the listing and each one is listed in its appropriate place in the program. The practice of writing all PRNID statements at the beginning of the listing is useful, for example, when a program being assembled is composed of many subroutines, and each subroutine begins with a PRNID statement. The PRNID's, when they appear at the top of the listing, will form an index of the names of the subroutines included in that assembly.

A very long message may be written following a PRNID; if the message overflows the card, a continuation card or cards may be used. An alterate spelling of the mnemonic, PRNID, is also accepted by STRAP-II.

2. PUNID—Punch ID

```
PUNID, XXXXXXXX
```

PUNID fulfills the same basic function as PRNID except that the identifying information is punched on the binary cards produced by STRAP-II. The assembly program takes the first 8 characters following the comma that terminates the operation field, and punches them in columns 73-80 of every binary card produced as output of that assembly. The following statement

```
PUNID, IBMSINE1
```

causes the characters IBMSINE1 to be punched in the last 8 columns of each binary card produced in that assembly.

The identifying characters represented by x's above may be any legal card code characters except the ; and '. Every assembly must contain a PUNID statement or the binary cards will contain no identification other than the time clock setting as described under STRAP-II Punched Output.

3. SLC—Set Location Counter

```
A SLC, Y
```

In normal assembly operations, cards are read in sequence and the number of bits needed for each instruction or piece of data is added to a location counter maintained by STRAP to aid in the assigning of addresses to instructions and data. A principle of rounding upward is followed, guaranteeing that an instruction, value, count or refill will begin exactly at a half-word address, and that index words, control words and floating point data will begin only at full word addresses.

The SLC pseudo operation provides a means of setting the assembly location counter to any value at any point in the code, thus giving the programmer complete control over the location of his code. SLC resets the location counter to the value of the bit address Y. The next instruction will be compiled at this address, subject only to rounding upwards conventions. Following an SLC, the location counter is advanced once more in normal fashion until another SLC card resets it.

Y must be a bit address expression, either numeric or symbolic, whose value is positive. If an integer is specified in this field, it is treated as an integer in a 24-bit address field, i.e., it is interpreted as specifying a number of bits. Subject to this interpretation, it is evaluated correctly, but an error indication is given on the listing.

Any symbol in the name field will be effectively ignored, but will be entered in the symbol table.

If the following statement appeared in a program:

```
SLC, 100.32
```

it would cause the STRAP location counter to be reset to 100.32. If the instruction following the SLC were a VFL instruction, it would be compiled at 100.32. If it were a floating point data word, it would be compiled at 101.0.
4. XW—Index Word

XW, VALUE, COUNT, REFILL, FLAG

The location counter is rounded up to the next full word if it is not already at a full word address. The contents of the four fields following the operation are compiled in an index word format. The quantity represented by the symbol VALUE is compiled in bits 0-24 of the full word compiled. COUNT is compiled in bits 28-45 of this word and REFILL is compiled in bits 46-63. FLAG denotes the index word field composed of bits 25, 26 and 27. An expression in the flag field of an xw statement is therefore evaluated modulo 2^3.

If the following statement were encountered by STRAP in a program:

XW, 1001.50, TOTAL, XWORD2, 4

a full word would be compiled in the format of an index word with 1001.50 in the value field, the quantity symbolized by the programmer symbol TOTAL in the count field and the quantity symbolized by xword2 in the refill field, all converted to binary of course. The 4 is interpreted as the octal integer 4 in the three bit flag field, which turns on the index flag bit in the index word compiled.

Note: Bit 24, the 25th bit in the word compiled, is assumed to be the sign bit for the value field. All the other fields are unsigned; a negative sign is interpreted in two's complement form in the usual way.

5. VF—Value Field

VF, VALUE

The location counter is rounded to the nearest half-word if it is not already at a half-word address. The quantity symbolized by VALUE is compiled in bits 0-24 of the next half word (24 bits plus sign). The location counter stands at bit 25 at the end of the operation.

6. CF—Count Field

CF, COUNT

The location counter is rounded to the next half-word if necessary. The quantity symbolized by COUNT is compiled as an 18 bit integer in bits 0-17. The location counter stands at bit 18 at the end of the operation.

7. RF—Refill Field

RF, REFILL

The pseudo operation is treated in exactly the same fashion as cf, except the word refill should be substituted for the word count.

Note: The last four pseudo operations defined above are given data descriptions by the compiler, and, therefore, cannot be written by the programmer. Specifically, the index words or elements created by these orders have had the following data descriptions affixed automatically, and cannot be overruled in the pseudo operation statement:

<table>
<thead>
<tr>
<th>Operation</th>
<th>Data Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XW</td>
<td>(BU)</td>
</tr>
<tr>
<td>VF</td>
<td>(B, 25)</td>
</tr>
<tr>
<td>CF or RF</td>
<td>(BU, 18)</td>
</tr>
</tbody>
</table>

8. CW—Control Word

CW(OP), ADDRESS, COUNT, CHAIN ADDRESS

The pseudo operation cw is similar in function to xw. cw creates a full word in storage, but in the format of an i/o control word. The location counter is first rounded up to a full word address unless it is already at a full word address. The quantity represented by the symbol ADDRESS is compiled in the first 18 bits of the full word created. COUNT is compiled in bits 28-45 and CHAIN ADDRESS is compiled in 46-63.

In a control word the flag bits (bits 23-27) are the chain flag, the multiple flag and the skip flag, in that order. Each of these bits may be set to zero or one and each of the combinations of the setting of these bits causes certain variations in reading and writing operations. STRAP-II defines 8 pseudo operations to specify all combinations of the three flag bits. The pseudo operation names indicate the type of i/o operation they specify. These pseudo operation mnemonics are written as a secondary operation in the cw statement, i.e., the mnemonics are written in parentheses immediately following cw. The 8 secondary pseudo operations are:

<table>
<thead>
<tr>
<th>Chain Bit</th>
<th>Multiple Bit</th>
<th>Skip Flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>CR</td>
<td>Count Within Record&quot;</td>
<td>0</td>
</tr>
<tr>
<td>CCR</td>
<td>&quot;Chain Counts Within Record&quot;</td>
<td>1</td>
</tr>
<tr>
<td>CD</td>
<td>&quot;Count Disregarding Record&quot;</td>
<td>0</td>
</tr>
<tr>
<td>CDSC</td>
<td>&quot;Count Disregarding Record, Skip and Chain&quot;</td>
<td>1</td>
</tr>
<tr>
<td>SCR</td>
<td>&quot;Skip, Count Within Record&quot;</td>
<td>0</td>
</tr>
<tr>
<td>SCCHR</td>
<td>&quot;Skip, Chain Counts Within Record&quot;</td>
<td>1</td>
</tr>
<tr>
<td>SCD</td>
<td>&quot;Skip, Count, Disregarding Record&quot;</td>
<td>0</td>
</tr>
<tr>
<td>SCDSC</td>
<td>&quot;Skip, Count, Disregarding Record, Skip and Chain&quot;</td>
<td>1</td>
</tr>
</tbody>
</table>

cw is assigned a data description of (BU, 64, 8).

9. DD—Data Definition

DD(dds), D, D', D'', ...

The Data Definition pseudo operation provides the programmer with the basic method of entering and
defining data. The dds in the operation field is identical in form and content to that previously described when writing a 7030 instruction, and must be written
in every DD statement. Thus, a data description may be attached to a symbol at the point of definition of the symbol, or it may be written as a part of an
instruction referring to the symbol.

When the data description is given by a DD statement (or other data defining pseudo operation), this description is invoked whenever the symbol appearing
in the name field of the defining pseudo operation is used in the principal address field of a 7030 instruction. A description set down at the point of defi-
nition of the symbol is overruled by a data description appearing in the 7030 instruction that references the symbol. Whenever overruling occurs, the entire data
description specified in the defining pseudo operation is overruled. Overruling applies only to the instruction at hand. Thus, the 7030 instruction

+ (BU), SOMEMORE

explicitly specifies a data description of binary unsigned, field length 64 and byte size 8 (field length and byte size derived from null field conventions) to
be compiled with this statement, regardless of the data description written in the statement where SOMEMORE was defined.

The address fields b, d', etc. shown in the general format above represent separate numeric entries which the programmer wishes defined by STRAP and con-
verted to one of several 7030 internal forms. Several numeric entries may be written in one DD statement, separated by commas. d fields are signed fields (if
use mode b, d, n or v is given, of course). If no sign is written, the positive sign is assumed. The fields are converted and allocated storage sequentially as separate pieces of data, each having the data description specified. If too many d fields are written to fit on one card, continuation cards may be used to extend the statement field of the DD pseudo opera-
tion. If a symbol appears in the name field, it is attached only to the first piece of data compiled. When one wishes to name each of the entries, each must be present in a separate DD statement with its own name.

Programmer symbols may not appear in the address field of a DD statement. (Pseudo operations v r or ext may be used for this purpose.) It will be seen later
that various letters have fixed meanings when they appear in a d field that are not subject to programmer control. Bit addresses, similarly, are not permitted in a d field. STRAP-II always assumes a numeric entry is written in the decimal radix, whether it is encountered in a pseudo operation or a 7030 statement. In

a DD statement then, the programmer need specify only the form to which he wishes his data entry converted. This is accomplished by the use mode in the
data description. All seven use modes—w, u, b, bu, d, du, and p are all acceptable in a DD statement.

If use mode n is specified in a DD statement, as in

FLOATIT DD(N), 1000

the data entry 1000 is converted to its normalized floating point equivalent (in STRAP format) by STRAP-II, and placed in the full word storage location hence-
forth symbolically referred to as FLOATIT. Note that DD conforms to the normal STRAP rounding upward conventions. If use mode v had been specified in the dds,
1000 would have been converted to floating point in the same fashion, but not normalized.

Use mode b converts the numeric entry from decimal to binary. The sign byte is the low order byte of the converted number, equal in size to the byte size specified in the dds. The converted entry is placed in a field equal in length to the number of bits specified in the field length of the dds. If the field length specifies a field that is too small to contain the converted entry, the number is inserted in the field with the unit position aligned with the rightmost bit. Any high order bits that will not fit in the field are discarded. No rounding up of the location counter takes place. The field length specified is added to the current setting of the location counter and the numeric entry is converted and inserted in this field.

Use mode bu is essentially the same as b except that the entry is considered to be unsigned, and no sign byte is created. The entry is converted and inserted in a field of the length specified in the dds. The byte size specified has no effect on the conversion since an unsigned operation has been called for and no sign byte is compiled.

When use mode d is specified, a character-by-character type of conversion is called for, wherein each decimal digit in the numeric entry is converted to the four bit binary coded decimal form. If the byte size specified in the dds is greater than 4, high order
zeros are added. If the byte size requested is less than 4, truncation occurs.

If use mode dv is specified, the conversion process is the same. However, no sign byte is compiled as none is required for the unsigned decimal mode.

To illustrate the differences between the binary and decimal modes, consider the following STRAP state-
ments and the resulting fields compiled in storage:

<table>
<thead>
<tr>
<th>STRAP Statement</th>
<th>Field Compiled</th>
</tr>
</thead>
<tbody>
<tr>
<td>DD(BU, 4, 1), 1</td>
<td>0001</td>
</tr>
<tr>
<td>DD(DU, 12, 4), 12</td>
<td>000000010010</td>
</tr>
</tbody>
</table>
The p mode references the dds in another statement where the use mode must be n, u, b, bu, d or du. Once the reference is made, the conversion performed by strap proceeds according to the rules already outlined.

To enter alphabetic information by means of a do statement, a special entry mode subfield must be written, enclosed in parentheses immediately before the operation code as shown in this general format:

\[(EM) DD(dds), D\]

There are 4 entry modes available for use in entering alphabetic or alphanumeric messages. Each entry mode serves two functions; it tells strap that a message is being entered, and it describes the character set that is being used and prescribes the type of conversion that is required. When alphabetic information is specified, only one entry per do statement is permitted.

1. Entry mode A signals the appearance of a message composed only of characters drawn from the standard IBM BCD character set. If byte size 6 is specified in the data description, the characters are converted to the 6-bit IBM tape BCD format. If byte size 8 is given, 2 leading zeros are added to each 6-bit byte during the conversion process.

2. Iqs tells strap that the characters in the message are drawn from the set appropriate to the 7030 console typewriter, or Inquiry Station, and are to be converted to their 8-bit binary equivalents.

3. P specifies that each character in the source language is one of the 120 members of the extended character set known as ecs 120. Strap converts each character to its 8-bit equivalent.

4. Cc is the mnemonic for card code, and delineates that set of characters known as IBM card code characters. These characters are converted to 12-bit bytes, where each byte reflects the multiple punch actually read in the appropriate card column.

In the data description, the importance of the use mode and field length are deferred in that they cannot affect the conversion of the alphabetic characters but they do play an active role at a later time when another 7030 instruction refers to this alphabetic data and does not overrule the implied dds. The byte size, however, does affect the conversion of a characters but is ignored when any other entry mode is written.

If the following statement were encountered by strap-II:

\[(AQ) DD(BU, 60, 6), DONT PANIC Q\]

the compiler interprets the A entry mode to mean that the alphabetic data entry on this card is composed of BCD characters which are to be converted to IBM tape BCD format. The second character in the entry mode field is known as the end-of-statement character. Its presence instructs strap to perform the desired conversion until this character is reached in the message. The end-of-statement character may be any legal card code character except ) (8-4), ; (11-0), and blank. This character is not compiled. Blanks that appear in the message are retained, and converted and stored correctly. A blank between the comma that marks the end of the operation field and the first alphabetic character is converted.

If the byte size specified is greater than 6, leading zeros are supplied by strap. If the byte size is less than 6, leading bits are truncated.

If iqs entry mode is specified, the conversion process is quite similar except that the characters are converted to the 8-bit inquiry station code. When the byte size specified is greater than 8, leading zeros are inserted; when the byte size is less than 8, leading bits are truncated. Note that in a do statement, the byte size of converted characters may range from one through 12, as specified in the dds. However, the byte size in a 7030 statement may range from 1 through 8 because the byte size field is restricted to 3 bits in length. Therefore, byte size is treated modulo 8 by strap.

10. DDI—Data Definition Immediate

\[\text{ANYNAME} \quad DDI(dds), D\]

The ddi pseudo-operation performs the same basic function as do, that is, it provides the mechanism for entering and converting data. In the case of ddi, the data in question is specifically intended for use as an immediate operand in a 7030 immediate instruction.

More specifically, ddi is the only convenient method for compiling decimal information in the address field of an immediate instruction. Data in an immediate address is always converted to binary, never to decimal, regardless of the use mode specified in the data description.

The data entry in a ddi statement is converted according to the use mode specified in the dds. The resulting field, which cannot exceed 24 bits in length (if it does, high order bits are lost), is inserted, right justified, in a 24 bit field in the strap symbol table. The field length specified in the dds is ignored at this point. When a 7030 immediate operation references this data through the symbol that appears as the name of the ddi statement, a field of the length specified in the implied dds or the overruling dds (if one is given) is extracted from the right end of the appropriate symbol table entry and is inserted left justified in the instruction address field.
In the following example,

```
  IDATA  DDI(DU, 4, 4), 4
  LI, IDATA
```

the converted field created in the symbol table is

```
000000000000000000000000100
```

while the 24-bit address field of the Load Immediate
instruction will be compiled as follows:

```
010000000000000000000000000
```

If the Load Immediate instruction had contained an
overruling dds, such as

```
LI(DU, 8, 4), IDATA
```

the address field, after compilation would contain the
following:

```
000000100000000000000000000
```

If a signed use mode is given, such as

```
LI(D, 8, 4), -IDATA
```

then the symbol table entry would be

```
000000000000000000000000100
```

and the instruction address field would be compiled as
follows:

```
010001000000000000000000000
```

If the length of the converted data entry is greater
than the field length specified, high order bits (from
the left) are truncated before insertion into the
address field. Only the decimal or binary use modes,
and the p mode of course, are legal in a ND statement.
The floating point use modes are not appropriate in
immediate addressing, and hence are not acceptable.
Any entry mode that is legal in a ND statement, including
the alphabetic entry mode, is accepted in a ND statement as well. If
the field length is null in the
specified dds, 24 is assumed by STRAP-11.

In summation, ND is purely definitive in character;
it compiles no space or binary output in storage. Data
is converted and entered only in the symbol table.
Data so defined that is referenced symbolically by a
7030 instruction is also inserted in the address field of
that instruction.

11. SYN—Synonym

```
  ANYNAME  SYN(dd), Y
```

The pseudo operation SYN provides another mechanism
for defining a symbol in terms of an integer, a bit
address or another symbol which is eventually defined
as an integer or bit address.

When one writes

```
  A  SYN, 6
```

the meaning of the newly defined symbol A is that
whenever A is written in the program, the effect is
the same as if 6 had been written. The meaning of
SYN is always one of exact substitution.

The entry in the address field of the SYN statement
is converted to binary and inserted right justified in
a 24-bit field in the symbol table. In this process, SYN
is similar to ND, in that neither pseudo operation
compiles space in storage. SYN statements may have their
own data description; any dds that appears in a SYN
is attached to the symbol in the name field, but in no
way affects the conversion of the entry in the address
field. When a 7030 instruction references the symbolic
name of a SYN statement, the dds attached to that
symbol is invoked as in ND. If no dds is given in a SYN
statement, none is attached to the symbolic name.
Then a dds must be explicitly written in a 7030
instruction that references a symbol defined by such a
SYN statement.

Index registers may be attached to the expression
appearing in the address field of a SYN statement.
Thus, in the SYN statement:

```
  A  SYN, B($3)
```

the index register specification it attached to the address
expression, so that, the 7030 instruction

```
+(N), A
```

is synonymous with

```
+(N), B($3)
```

If an index register is specified in the principal address
field of the instruction proper, it overrides any other
index register specification for that instruction only.
In the above example, if the normalized floating
point add instruction had been written

```
+(N), A($6)
```

this would be synonymous with

```
+(N), B($6)
```

A circular definition may arise through the use of a
sequence of SYN cards, as in the following example:

```
A  SYN, B
B  SYN, C
C  SYN, A
```

All symbols in such a sequence are assigned a value
of 0 by STRAP.

12. DR—Data Reservation, DRZ—Data Reservation
and Set to Zero

```
A  DR(dd), N
```

A DR reserves storage space for data. The pseudo
operation causes N fields of the kind described in
the data description to be reserved; that is, the
location counter is skipped forward a quantity in bits
equal to the product of N and the field length specified in
the dds. Any symbol appearing in the name field
of a DR statement is attached to the first field reserved,
as is the data description. Thereafter, whenever A appears
as the principal address in a 7030 instruction,
this dds is invoked in the same manner as with \texttt{dn} and \texttt{do} statements. Thus:

\begin{verbatim}
SAVE DR(BU, 8, 8), 10
\end{verbatim}

reserves 10 8-bit fields (skips the location counter forward 50 bits). The dds (\texttt{bu}, 8, 8) is attached to
\texttt{save}. \texttt{save} is attached to the first 8-bit field reserved.

When either one of the floating point use modes is given in the data description, the floating point data block being reserved is forced to begin at a full word address. \texttt{strap} will automatically round the location counter up to the next full word address to accomplish this, thereby insuring that each floating point data word will begin at a full word address.

If no dds is given, the symbol appearing in the name field is assigned the normalized floating point use mode by \texttt{strap}.

By appending a \texttt{z} to the \texttt{dr} mnemonic, a slightly different pseudo operation, Data Reservation and Set to Zero, is formed. This operation is identical to \texttt{dr}, but it performs the additional function of setting all reserved fields to zero. \texttt{dr} reserves fields but makes no attempt to clear them to zero.

\texttt{dr} can also define arrays. (See Section II).

13. END—End

\begin{verbatim}
END, Y
\end{verbatim}

A card containing the pseudo operation code \texttt{end} signals the end of an assembly. Therefore, an \texttt{end} card must appear as the last card of every symbolic program deck. When \texttt{strap} recognizes an \texttt{end} card, it punches out a branch card with an address \texttt{y}. This branch card is included as the last card of the binary output deck produced by \texttt{strap}. When the binary deck is loaded, the branch card causes control to be transferred to the instruction located at \texttt{y}.

Since the instruction located at \texttt{y} will be the first instruction in the program to be executed, \texttt{y} usually specifies the location of the first instruction in a program. This use of \texttt{end} is illustrated in the following example.

\begin{verbatim}
SLC, 1050.
BEGIN L(BU, 24), DATA
(intervening code)
END, BEGIN
\end{verbatim}

Of course, the \texttt{end} statement does not have to address the first instruction in a program. The programmer is free to select any instruction he wishes to be executed first. If the \texttt{end} address is a programmer symbol, \texttt{strap} correctly substitutes the \texttt{strap} binary bit address equivalent. If the address is a numeric entry, the programmer is cautioned that the address follows the rules of any 24-bit address field. An integer written in this field is interpreted as a number of bits. A bit address will be compiled correctly, so care must be taken to include the period unless an integer expression is specifically intended.

Any symbol appearing in the name field is effectively ignored by \texttt{strap}, but the symbol is placed in the symbol table.

\section*{\texttt{strap-II} Output Listing}

Basically, the output listing produced by \texttt{strap-II} contains two types of information. On the right half of the page, each \texttt{strap} statement is reproduced as it was punched on the symbolic input card. Thus, each line of the listing represents one symbolic card. On the left half of the page, the location assigned each statement is displayed in octal, followed by an octal-hex representation of the compiled information. A sample listing appears in Figure 3.

The octal-hex representation is one which, as the name implies, uses two different radices to represent each half-word instruction compiled by \texttt{strap-II}. The first 24 bits of the half word are displayed in octal, with a period supplied between the sixth and seventh octal character (between the 18th and 19th bits in binary) to facilitate reading \texttt{strap} bit addresses. An economy can be effected by representing the last 8 binary bits of the half-word by 2 hexadecimal characters. (Any 4-bit binary integer, that is any number from 0-15\textsubscript{16}, can be represented by one of the hexadecimal characters 0-9, A-F. Thus,

\begin{verbatim}
0001_2 = 1_{16} \\
1010_2 = A_{16} \\
1001_2 = 9_{16} \\
1111_2 = F_{16}
\end{verbatim}

The subscript 2 refers to the binary radix, while 16 refers to hexadecimal.) If a full word instruction has been compiled, two half-word octal-hex expressions are used.

The octal-hex notation is used only for displaying compiled instructions. At least four other print formats are available:

1. \textit{Floating Point}. When a Data Definition statement with a floating point use mode is specified, the compiled data entry is printed in octal but it is separated into the components of the 7030 floating point format—exponent, exponent sign, fraction, fraction sign and data flags. See lines 14 and 15 in Figure 3.

2. \textit{Index Word}. When the \texttt{xw} pseudo operation is employed to create storage elements in the format of 7030 index words, the printed display of the compiled information is clearly divided into the four fields comprising the index word—value field plus sign, index flag and two unused bits, count field and refill field. See line 17 in Figure 3.
<table>
<thead>
<tr>
<th>LOCATION</th>
<th>BINARY OUTPUT</th>
<th>NAME</th>
<th>STATEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000.00</td>
<td>00000000</td>
<td>SLC,64.</td>
<td></td>
</tr>
<tr>
<td>000001.00</td>
<td>00112.00</td>
<td>NEXT</td>
<td>SYN,(8)17777.0</td>
</tr>
<tr>
<td>000002.00</td>
<td>00112.16</td>
<td>ABLE</td>
<td>LX,7,INDEX</td>
</tr>
<tr>
<td>000003.00</td>
<td>00113.20</td>
<td>LOAD INDEX</td>
<td></td>
</tr>
<tr>
<td>000004.00</td>
<td>00101.70</td>
<td>CHARLIE</td>
<td>ST(BU,4)(V+1C),8(S7)</td>
</tr>
<tr>
<td>000005.00</td>
<td>00107.00</td>
<td>B2XCZ,CHARLIE</td>
<td></td>
</tr>
<tr>
<td>000006.00</td>
<td>00110.00</td>
<td>L(N),DOG</td>
<td></td>
</tr>
<tr>
<td>000007.00</td>
<td>00111.00</td>
<td>+(N),DOG+1.</td>
<td></td>
</tr>
<tr>
<td>000008.00</td>
<td>00113.34</td>
<td>ST(N),FOX</td>
<td></td>
</tr>
<tr>
<td>000009.00</td>
<td>00113.64</td>
<td>L(BU,24),SOME VERY LONG NAME</td>
<td></td>
</tr>
<tr>
<td>000010.00</td>
<td>00113.64</td>
<td>ST(BU,24),SOME OTHER LONG NAME</td>
<td></td>
</tr>
<tr>
<td>000011.00</td>
<td>00113.64</td>
<td>WILL CARRY OVER TO THE NEXT LINE</td>
<td></td>
</tr>
<tr>
<td>000012.00</td>
<td>017777.10</td>
<td>B,NEST</td>
<td></td>
</tr>
<tr>
<td>000013.00</td>
<td>00000000.00</td>
<td>DOG</td>
<td>DD(N),26671X7,18300757</td>
</tr>
<tr>
<td>000014.00</td>
<td>00000000.00</td>
<td>FOX</td>
<td>DR(BU),(1)</td>
</tr>
<tr>
<td>000015.00</td>
<td>00000000.00</td>
<td>INDEX</td>
<td>XW,zebra,4</td>
</tr>
<tr>
<td>000016.00</td>
<td>00000000.00</td>
<td>ZEBRA</td>
<td>DR(BU,4),(4)</td>
</tr>
<tr>
<td>000017.00</td>
<td>00067777</td>
<td>BAKER</td>
<td>(8)DD(BU,12),5703</td>
</tr>
<tr>
<td>000018.00</td>
<td>00067777</td>
<td>SOME VERY LONG NAME</td>
<td></td>
</tr>
<tr>
<td>000019.00</td>
<td>00000000.00</td>
<td>DD(BU,24),28671</td>
<td></td>
</tr>
<tr>
<td>000020.00</td>
<td>00000000.00</td>
<td>SOME OTHER LONG NAME</td>
<td></td>
</tr>
<tr>
<td>000021.00</td>
<td>00000000.00</td>
<td>DR(BU,24),(1)</td>
<td></td>
</tr>
<tr>
<td>000022.00</td>
<td>00000000.00</td>
<td>END,ABLE</td>
<td></td>
</tr>
</tbody>
</table>

THIS ASSEMBLY REQUIRED 00000032 SECONDS

Figure 3.
3. **Octal.** Binary signed and unsigned data compiled via a `&D` statement are printed on the output listing in a straight octal format. See lines 19 or 20 in Figure 3.

4. **Decimal.** A decimal use mode in a `&D` statement cause the compiled data to be displayed in decimal.

Pseudo operations that do not cause any binary information to be compiled give rise to certain unique printing formats. `&D` compiles no binary information, so `&D` prints the number of words and bits reserved by the pseudo-operation as an octal bit address. `&S` or `&SYN` on the other hand, can define a symbol in terms of either an integer value or a `&D` bit address value. When the symbol is defined as a bit address, an octal bit address equivalent is printed in the column where the location counter setting is usually displayed. If the symbol is defined as an integer, a straight octal representation of the converted integer is printed where all other compiled statements and data are shown. If the pseudo operation `&SLC` is used, the contents of the location counter resulting from the appearance of the `&SLC` are displayed in the usual column as an octal bit address.

Some additional information is supplied on the listing which will prove helpful to the programmer. The first item to appear on each assembly listing is a binary representation of the 7030 internal time clock when the assembly began. The time clock can be used for identification purposes. The time required to complete the assembly is displayed in seconds as the last item printed on the listing. Headings are also given over each column of information to clarify where Location, Binary Output, Name and Statement appear.

Also, at the beginning of the listing, four lists of symbols are supplied by `&D`. The first list is a tabulation of those programmer symbols that were not defined by the programmer, along with the definitions supplied by `&D`. The second list contains all programmer symbols that are defined by the programmer but are never referred to or used. The third and fourth lists contain those symbols that are multiply defined with contradictions and pseudo defined.

Immediately following the column headings, upper and lower storage bounds are printed as octal bit addresses. The boundaries for each program are determined by `&D` in the following way—the lower memory bound is the address of the full word in storage immediately preceding the first word used by the program, while the upper memory bound is the address of the full word in storage that immediately follows the last word used by the program.

The leftmost column on the `&D` listing contains line numbers—the printed lines on each page are numbered sequentially, beginning with 1. Each page is also numbered, and this number appears at the top of the page, just below the time clock display. `&D` can easily refer to any line of printed output by page and line number.

Certain error conditions can be detected by `&D` during compilation. At the completion of an assembly, `&D` can list error messages and in each message reference the statement by page, line number and field wherein the error occurred. Since many statements occupy more than one line on the listing (see lines 11 and 12 on the sample listing), an error message will reference only the last line occupied by the statement's binary output. Consult Appendix D for a complete list of error messages.

Five other error conditions, caused by incorrect definition of programmer symbols, can be detected by `&D` and reported on the output listing by means of error flags. These flags are five or six character symbols that appear on the listing on the line immediately preceding the first line of the statement that contains the symbol erroneously defined. The five flags and the meaning of each are:

1. **UNDEF.** An undefined symbol has been detected. `&D` has assigned to this symbol the bit address value of the first full word location following the highest full word used by the program in which this symbol appears. If several symbols are undefined, they are assigned sequential full word locations from this starting point, in the order in which they are encountered by `&D`.

2. **QUEST.** A multiply defined symbol has been encountered. However, the definitions are not contradictory, that is, two or more definitions of the same programmer symbol have been found and all definitions assign the identical value to the symbol. This situation could occur in this sequence of instructions:

   SLC, 1000.0
   SYMBOL LI, ANOTHERSYMBOL
   +1, STILLANOTHER
   SYMBOL SYN, 1000.0

`&D` accepts the definition as legal and does assign the specified value. The appearance of the flag is to warn the programmer of the unnecessary multiple definition.

3. **MULTI.** This flag signals a more serious case of multiple definition where the definitions are contradictory. If the following two statements were
found in a program
    A SYN, 100.0
    A SYN, 100.32
the \texttt{MULTI} error flag would appear on the output
listing on the line immediately preceding the sec-
ond \texttt{SYN} statement. When contradictory defini-
tions occur, \texttt{STRAP} assigns the first value encoun-
tered and discards all subsequent definitions.

(4) \texttt{PSEUDO}. Pseudo definitions are often called cir-
cular definitions and are best illustrated by the illus-
trations below.
    A SYN, B
    B SYN, A+5
\texttt{STRAP-II} assigns a value of zero to A and a value
of 5 to B.

(5) \texttt{CONTAG}. A contagious error occurs wherever a
programmer symbol is defined in terms of another
programmer symbol which has been erroneously
defined in one of the four ways described above.
In the following case
    SLC, 500.0
    A SYN, 1000.0
    A SYN, 500.0
    B SYN, A
    L(N), B
    +(N), A
\texttt{MULTI} flag would appear on the listing on the line
immediately preceding the \texttt{Add} statement, and the
\texttt{CONTAG} flag would be found on the line preced-
ing the \texttt{Load} statement. \texttt{STRAP} would assign the
value 500.0 to A and B.

Because \texttt{STRAP-II} has provisions for very long pro-
grammer symbols and continuation cards, the sym-
bolic listing of the contents of the input cards may
extend over two or more lines. If the name of the
statement is too long to fit in the name column, it ex-
tends into the statement column, and the remainder
of the statement is printed on the next line. An illus-
tration of this is found on line 20 and line 21 of the
sample listing. Note that even though the statement
uses two lines, the compiled binary information is
printed on the first line. In another instance, the pro-
grammer may use a continuation card to append a
very long comment to a statement. An example of a
long comment forcing a format change in the listing
is seen on lines 11 and 12 in the sample listing.

The reverse situation occurs when several \texttt{N}
fields are written on one \texttt{N} card or multiple statements are
written on a card. Then the binary output will be
spread over two or more lines, while the symbolic
duplication of the input card appears on one line.
Lines 14 and 15 illustrate a \texttt{N} with more than one
data entry.
In addition to printed information, STRAP also punches column binary cards as part of the output of each assembly. Four types of column binary cards are punched.

Origin Card. The first card of every binary deck to be loaded into the 7030 via the standard loader program must be an origin card. Basically, the origin card contains an origin address, a checksum and up to 23 half-words of data and/or instructions. The origin address tells the loader where to start loading the compiled information that appears in column binary form on the origin card in columns 10 through 72. The origin address is taken from the SLC statement that is normally the first statement in any program following the PRNID and PNID pseudo operations. The checksum permits the loader to check that the binary information on the card has been correctly loaded.

The complete format of the origin card is shown below. In the convention used to number card columns and rows, the first number specifies the card column—a number ranging from 1 through 80. The second number, separated from the column number by a period, is the row number. Here the card is considered to be divided into 12 rows—the row nearest the top of the card is row 0 and the row nearest the bottom of the card is row 11. For example 10.8 means column 10, row 8.

<table>
<thead>
<tr>
<th>Card Column and Row</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0-1.11</td>
<td>Code column (origin card—1.9, 1.10, 1.11 punches)</td>
</tr>
<tr>
<td>2.0-2.11</td>
<td>Identification column (binary)</td>
</tr>
<tr>
<td>3.0-3.11</td>
<td>Sequence number (binary)</td>
</tr>
<tr>
<td>4.0-4.11</td>
<td>Checksum</td>
</tr>
<tr>
<td>5.0</td>
<td>A control-bit—0 if skipping, 1 if setting to zero</td>
</tr>
<tr>
<td>5.1</td>
<td>A control bit—0 if action is before card contents are loaded, 1 means after card contents are loaded.</td>
</tr>
<tr>
<td>5.2-5.11</td>
<td>Primary bit count</td>
</tr>
<tr>
<td>6.0-7.11</td>
<td>24-bit origin address</td>
</tr>
<tr>
<td>8.0-9.11</td>
<td>Secondary bit count</td>
</tr>
<tr>
<td>10.0-10.7</td>
<td>Not used</td>
</tr>
<tr>
<td>10.8-71.11</td>
<td>Up to 736 information bits</td>
</tr>
<tr>
<td>73.0-80.11</td>
<td>Identification (card code)—ignored by the loader</td>
</tr>
</tbody>
</table>

The additional fields seen in the format have the following uses:

1. Code column—this is a multiple punch code that tells the loader the type of card that is being loaded. For an origin card the code is a punch in 1.9, 1.10 and 1.11.

2. Identification column—12 bits of the 36-bit 7030 time clock (STC) are punched in column 2 of every binary card produced by STRAP-II to identify each assembly. The setting of the clock at the start of each assembly is used. Column 2 will be ignored by the loader.

3. Sequence number—a binary number computed by STRAP to aid the loader in checking the sequence of cards being loaded. The first card is every deck punched by STRAP is given the sequence number 1, the second is given sequence number 2, etc.

4. Primary bit count—this 10-bit count tells the loader the number of bits of binary information (columns 10 through 72) that are to be loaded into 7030 storage, starting at the location specified by the origin. Any number from 0 to 748 can be specified. Bits not intended to be loaded are ignored by the loader.

5. Secondary bit count—this 24-bit count is inter-
interpreted by the loader in conjunction with the two control bits.

**Bit 5.0  Bit 5.1   Meaning of Secondary Bit Count**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Skip n bits before loading card contents</td>
</tr>
<tr>
<td>0</td>
<td>Skip n bits after loading card contents</td>
</tr>
<tr>
<td>1</td>
<td>Set n bits to zero before loading card contents</td>
</tr>
<tr>
<td>1</td>
<td>Set n bits to zero after loading card contents</td>
</tr>
</tbody>
</table>

Bit skipping or zeroing before loading is started at the origin address. Skipping and zeroing after loading is done starting with the bit location immediately following the last bit loaded from the origin card. Information for skipping or zeroing is determined from the pseudo operations DR and DRZ. If DR has been given, bit skipping is called for, while DRZ specifies setting bits to zero. The setting of control bit 5.1 is determined by the position of the DR or DRZ in the code. (See flow card below.)

6. Identification—STRAP punches in this field the card code characters specified in the last FUND statement encountered.

**Flow Card.** A flow card contains 25 half-words of data in column binary form. This data is to be loaded in sequence with the data of the previous card loaded. The format of the flow card is:

<table>
<thead>
<tr>
<th>Card Column and Row</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0-1.11</td>
<td>Code column (flow card—1.9 and 1.11 punches)</td>
</tr>
<tr>
<td>2.0-2.11</td>
<td>Identification number (binary)</td>
</tr>
<tr>
<td>3.0-3.11</td>
<td>Sequence number (binary)</td>
</tr>
<tr>
<td>4.0-4.11</td>
<td>Checksum</td>
</tr>
<tr>
<td>5.0-5.3</td>
<td>Not presently used</td>
</tr>
<tr>
<td>5.4-7.11</td>
<td>25 half-words of binary information</td>
</tr>
<tr>
<td>73.0-80.11</td>
<td>Identification field ignored by the loader</td>
</tr>
</tbody>
</table>

All columns reserved on a flow card to contain compiled data or instructions must be used. No primary bit count is provided for. All of these columns are read by the loader, and any that contain no punches are interpreted and loaded as if they contained zeros.

When a DR or DRZ immediately follows an SLC, the skipping or zeroing information can be placed on the origin card and the proper control bit set to accomplish the zeroing or skipping before loading the contents of the origin card (because the contents are instructions or data that follow the DR or DRZ in the program). Another situation that often occurs is when STRAP is constructing a flow card and a DR or DRZ is encountered before the data columns (5.4-7.11) are full. STRAP immediately changes the card to an origin card; now a primary bit count can be given so that instructions and data ready to be punched in the card can be loaded, but the remaining blank columns can be ignored. Now a control bit can be set so that the skipping or zeroing is done after the contents of the converted origin card are loaded.

**PUNFUL Card.** A PUNFUL card is a special type of flow card requested by the programmer through the PUNFUL pseudo operation. The format of the PUNFUL differs from the flow card in that all 80 columns of the card are used for column binary data or instructions.

A PUNFUL card cannot be loaded by the standard loader. In normal usage, PUNFUL cards containing constants or tables of data are placed behind flow cards. A TLB pseudo operation is positioned between the last instruction on the flow cards and the first PUNFUL card. The action of the TLB is to interrupt loading and give control to the problem program. At the appropriate point in the program, the programmer can load the PUNFUL cards under program control.

**Branch Card.** A branch card contains an address to which the loader transfers control. A branch card is produced as a result of STRAP encountering an EQI or an TLB card. If no address is specified with the pseudo operation, control is transferred to the address given as the origin on the first origin card produced for the subject program.

The format of the branch card is:

<table>
<thead>
<tr>
<th>Bits Assigned</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0-1.11</td>
<td>Code column (branch card—1.8, 1.9, 1.11 punches)</td>
</tr>
<tr>
<td>2.0-2.11</td>
<td>Identification number (binary)</td>
</tr>
<tr>
<td>3.0-3.11</td>
<td>Sequence number (binary)</td>
</tr>
<tr>
<td>4.0-4.11</td>
<td>Check sum</td>
</tr>
<tr>
<td>5.0-5.11</td>
<td>Not presently used</td>
</tr>
<tr>
<td>6.0-7.11</td>
<td>24-bit transfer address</td>
</tr>
</tbody>
</table>

The card before the branch card is often forced to be an origin card. As before with DR or DRZ, if the TLB or EQI is encountered when the flow card being composed does not have columns 5.4 through 71.11 filled the flow card is changed to an origin card. The next card will be the branch card.
Section II

Entry Mode

**STRAP II** always assumes that the characters appearing in the statement on a symbolic card are alphabetic or numeric. Furthermore, when the characters are numeric, **STRAP** assumes they are written in the decimal radix. Often it is much more convenient to write a numeric entry in another radix, such as octal or binary. In other cases there are other properties of the source language that the programmer would like to describe to **STRAP**. The facility in the **STRAP** language that allows the programmer to describe the source language is called the entry mode.

Within the data description field the use mode, field length and byte size describe characteristics of the data that determine the conversion of the data and its later use at execution time. These characteristics are therefore compiled along with the data. The entry mode, on the other hand, describes the form in which the data appears on the card and, therefore, need not be compiled. The entry mode may be employed in one of three ways:

**Statement Entry Mode**

An entry mode may be used to specify the properties of all data in a **DD** or **DDI** statement. When used in this fashion, it is enclosed in parentheses and appears immediately before the **DD** or **DDI** operation code in the operation field.

\[(EM)/DD(dds), D, D', D'', \ldots\]

Note that **DDI** does not have the multiple entry facility.

When an entry mode is used in connection with the data of a **DD** or **DDI** statement, it may in this instance—but only in this instance—designate that alphabetic information is to be compiled. There are only two entry modes that fall into this category, the \(\Lambda\) entry mode and the \(\Omega\) entry mode. These modes have already been discussed in the section concerning the **DD** pseudo operation.

**Statement or Field Entry Modes**

Some entry modes may be used to specify the properties of all the fields in a statement or to specify the properties of one specific field within the statement.

One such entry mode is the \(\Gamma\) mode.

**\(\Gamma\) ENTRY MODE.** The \(\Gamma\) mode may appear only in **DD** or **DDI** statements where an unnormalized floating point or binary use mode has been specified. If the \(\Gamma\) mode is employed as a statement entry mode within such a statement, it is written enclosed in parentheses immediately before the operation code.

\[(F6)DD(BU), 12.36\]

In this case, the entry mode \(\Gamma\) implies that the data which follows are written in the decimal radix, are to be converted to binary, and may contain a decimal fraction portion. The integer following the \(\Gamma\) specifies the number of fractional binary bits that are desired to the right of the binary point following conversion. In the previous example, the fractional portion to the right of the binary point will be limited to 6 bits in length. The converted 6-bit fractional portion plus the integer portion will be right justified in the appropriate field (in this case a 64-bit field so leading zeros will be supplied by **STRAP**).

Conflicts between the field length specified and the \(\Gamma\) entry mode can arise where binary use mode has been written. If the converted data entry is too large to fit in the field requested, high order bits are discarded. Whenever the converted entry is smaller than the field size specified, the problem is less crucial. High order zeros are supplied.

In the case of unnormalized floating point **DD** statements, the rules governing the interpretation of the data and its conversion are identical to the handling of binary use mode statements except that the converted data entry is always inserted right justified in the standard fractional portion of the floating point format. The correct exponent, as determined by the location of the decimal point, is supplied by **STRAP**.

Entry mode \(\Gamma\) may also be used as a field entry mode, that is, it may be used to specify the properties of one particular field within a **DD** or **DDI** statement without influencing the treatment of any other field in the same statement. In everyday programming situations, it is common to write **DD** statements with several data entries in each statement. In this situation, it is often desirable to use different entry modes for each field. Thus, the programmer may write

**DDI**, (F6) 12.36, (F2) 187.5, (F8) 1005.679

Note that when the \(\Gamma\) entry mode is used as a field entry mode it is still enclosed in parentheses and ap-
pears first in the field. The meaning is the same as when it appears as a statement entry mode; however, that meaning applies only to the data entry in the field in which it appears.

Statement entry modes and field entry modes may both appear in the same statement. When there are contradictory properties by the statement and field entry modes, the field entry mode overrules for the case of the particular field on hand. Entry modes may not appear in a manner that cause parentheses within parentheses. In the following example:

\[(F6)\text{DD}(BU), 12.36, (F3)\ 166.3, 1776\]

the \(F6\) entry mode rules for data entry fields one and three, while the \(F3\) specification temporarily overrules the statement entry mode for the second data entry only.

**Radix Specifier** The radix specifier is another entry mode that may be used as a statement entry mode or a field entry mode. In any programmer symbolized field not enclosed by parentheses, numerical integers and bit addresses may be written in any radix from two through 16. The radix is specified by enclosing the appropriate decimal integer in parentheses and placing it either before the operation code if statement entry mode action is desired, or at some appropriate place in the field to which it refers when it is employed as a field entry mode. (Usually, but not always, the radix specifier is the first item to appear in the field.)

If used as a statement entry mode, the radix specified applies to the entire statement unless individual fields contain their own radix specifier, in which case the field entry mode overrules the statement entry mode for that field only. If used as a field entry mode, the radix applies to the entire field unless it is reset before the end of the field is reached. If no radix is specified, the base 10 is assumed.

1. \((8)573-34+50\) (all numbers are in octal)
2. \((2)\ 1101101100111.111100\) (bit address written in binary)
3. \((5)\text{SAM}-342\) (the symbol \text{SAM} is not affected by the radix, having been previously converted to binary. The integer 342 is written in the number system of the base 5.)
4. \((8)\text{746.}(10)60+9\) (the full word portion of this bit address is written in octal, whereas the bit address portion and the integer 9 are written in decimal.)
5. \((2)\text{DD}(B, 16, 8), (10)-972, 111011110\) (the first \(D\) field is written in decimal, the second one is binary.)

The entry mode radix specifies the radix in which an integer is written on the card but says nothing about the one to which it is converted. At the completion of every \text{STRAP} statement, the radix is automatically reset to 10 and remains 10 for the following statement unless it is changed therein.

One note of caution applies to the use of radix 16. An address expression written in hexadecimal must begin with a numeric character.

### Field Entry Mode

A final \text{STRAP} entry mode that is used as a field entry mode is the parenthetical integer entry mode. This mode permits any integer or pattern of bits to be stored in any bit position of an instruction or pseudo operation that produces binary output. The general format for this entry mode is:

\[(.n)\text{A}_{n+1}\]

The symbol \(n\) represents the bit address of the rightmost bit of the field into which the integer or bit pattern is to be entered. The integer \(A_{n+1}\) is formed as an unsigned field, \(n+1\) bits in length (because of the 7030 custom of addressing bits starting with zero), and inserted into the leftmost \(n+1\) bits of the addressed instruction or data entry field by means of a logical on type operation. Logical on is used so that the parenthetical entry may be combined with the existing contents of the particular field addressed or with other parenthetical entries.

The field selected by the parenthetical integer entry mode may cross field lines within a statement as determined by the format of the statement. However, the parenthetical entry mode is not permitted to cross statement lines. The specification of the rightmost boundary of the addressed field via \(n\) must therefore be less than or equal to 31 in a half word instruction, or 63 in a full word instruction. Nevertheless, a maximum of 24 significant bits can be converted in a parenthetical entry. If necessary, zeros are added to expand to the desired length. When the bit address is specified as \(n\), the parenthetical integer expression is assigned a field length of \(n+1\) and is evaluated modulo \(2^{n+1}\). All parenthetical fields are regarded as unsigned by \text{STRAP}, so that a negative number is compiled as the complement, re \(2^{n+1}\) of the magnitude of the number.

In the following instruction:

\[E+I, (.8)41\]

the integer 41 is converted to binary and one'd into the first nine bits of the \(E+I\) instruction. In the case of an instruction, the position of the entry is determined by counting bits from the beginning of the instruction, starting with bit zero, no matter in which
subfield of the instruction the integer entry may be written. Thus, in the vfe instruction format, the parenthetical integer entry may be appended to the address field, as in this illustration:

\[ \text{+(BU), DATA}(23)4, 20 \]

or it may follow the offset specification as in this illustration:

\[ \text{+(BU), DATA}(20).(23)4 \]

In either case the result would be the same. The rule is that the parenthetical entry must follow all other information in the field in which it does appear.

When a parenthetical integer entry mode appears in the \( \text{d} \) field of a \( \text{no} \) statement, the \( .n \) specification names the rightmost bit position relative to the beginning of the field at hand, not relative to the beginning of the \( \text{no} \) statement. In other words, the parenthetical field position is determined by counting bits from the previous comma forward. In \( \text{no} \) statements with multiple data entries, one or many parenthetical entries may be appended to each such field. Again in the case of \( \text{no} \) only, the \( .n \) specification is restricted to be less than or equal to the field length as given in the data description of the particular statement.

There is no limit on the number of consecutive parenthetical integer entries that may be written. Although one entry can conceivably be made to serve any single instruction or data field, it is often convenient to write several different integer entry specifications when one wishes to place numbers or patterns of bits in various positions within an instruction or data field.

This entry mode must appear in a statement that compiles space in storage. Therefore, this mode cannot be used in pseudo operations that give instructions to the compiler but result in no binary output (scl, db, end, etc.). The parenthetical entry mode is a modification that may be appended to a \( \text{d} \) field or to any programmer symbolized field (or in place of such a field) which is not enclosed in parentheses. Thus, an index register specification in an address field may not contain this entry mode. One exception to this rule is permitted in \( \text{no} \) statements only. Here, a parenthetical integer entry may be written in the description field which is enclosed in parentheses. When so written as an appendage to the field length or byte size specification, but never as a modification of the use mode, the meaning is similar to that of a statement entry mode. That is, the parenthetical integer entry acts as if it had been appended to each of the \( \text{d} \) fields that follow in the \( \text{no} \) statement. This unusual notation permits the insertion of a pattern of bits in every data entry in a multiple \( \text{d} \) field \( \text{no} \) statement without the necessity of repeatedly writing the parenthetical entry in every field. In all other respects the parenthetical entry mode behaves exactly the same as it does when used as a field entry mode.

Parenthetical expressions may contain anything that goes in a normal address field (except bit addresses), but may not contain other information such as alphabetic messages or real numbers (see Rules for Entering Data) which are permitted in \( \text{no} \) or \( \text{no} \) statements. If a programmer symbol is used as a parenthetical integer entry, any data description associated with this symbol has no effect on this particular usage of the symbol. All numbers that appear in a parenthetical field are converted to binary, never to decimal or floating point.

Radix designators are permitted in parenthetical on fields, separated by commas from the bit address designation, and the two may be in any order. Thus, \( (32, 8) \) or \( (8, 32) \) signifies a parenthetical integer entry follows that is written in the octal radix on the card and is to be inserted in the field whose rightmost boundary is bit position 32.

**Examples:**

1. \( \text{L(BU), INFO}(50,8)17\rightarrow\text{JOE}+(10)4203(4,22)\rightarrow3303(60)1030 \)
2. \( \text{L(BU), INFO}(7)(50)1265(\ldots)(10)138\rightarrow(6)43\rightarrow(10)553 \)

The first example is that of a vfe instruction with three consecutive parenthetical integer entry expressions appended to the address field. It is interesting to note that arithmetic between integers and programmer symbols is permitted in forming the integer entry \( (17\rightarrow\text{JOE}+4203,10) \) and that when no radix is specified with a parenthetical entry, the current operative radix is continued. No attempt is made to reset to 10. The radix is assumed to be 10 if no radix has been previously specified in the field to which the parenthetical entry is appended, and if no radix has been specified as a statement entry mode.

The second example also illustrates 3 separate parenthetical integer entries in the address field. Of significance here is the fact that the radix need not be specified within the same set of parentheses as the bit address specification for the integer entry.

The radices which apply in the above examples are:

<table>
<thead>
<tr>
<th>Example</th>
<th>Number</th>
<th>Radix</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17</td>
<td>8</td>
</tr>
<tr>
<td>1</td>
<td>JOE</td>
<td>does not apply</td>
</tr>
<tr>
<td>1</td>
<td>4203</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>3303</td>
<td>4</td>
</tr>
<tr>
<td>1</td>
<td>1030</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>1265</td>
<td>7</td>
</tr>
<tr>
<td>2</td>
<td>138</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>43</td>
<td>6</td>
</tr>
<tr>
<td>2</td>
<td>553</td>
<td>6</td>
</tr>
</tbody>
</table>

All numbers that appear within parentheses are interpreted by STRAP as decimal numbers.
The Form of Data Entries in DD Statements

Any number written in a DD statement for conversion by STRAP must be capable of being expressed in 64 binary bits. This means that the largest fixed point quantity that can be converted by STRAP is equal to $2^{24}$ or 18, 446, 744, 073, 709, 551, 615 or 20 decimal digits.

The floating point data format is a special case. Here the numeric entry is always converted to a 48-bit fraction and an 11-bit exponent. Therefore, the only decimal quantities that can be expressed in 7030 floating point format must lie within the range $10^{-308}$ to $10^{308}$.

Numeric entries in Data Definition statements may be written in a variety of formats. The two basic formats are the integer format, such as 982104
and the decimal fraction format, as in –982104.2

These illustrations are written in the decimal radix. As previously described, an entry mode in the form of a radix specifier can be employed so that the programmer may write the data entry in one of several radices. If no sign is written, the number is assumed to be positive. If a U or u use mode is given and a sign is written, the sign is ignored by STRAP.

Some special characters may be appended to data entries to provide further flexibility in notation. It is often convenient to express a data entry as a number raised to some power of 10. The suffix letter E is used for this purpose, as in this example:

670.7E7

The meaning of E is to multiply the number that precedes it by the power of 10 expressed by the number that follows it. This number is always interpreted as a decimal integer. Thus, the above example is interpreted by STRAP to mean $670.7 \times 10^7$. The presence of E automatically implies that the entry is written in the decimal radix. If a floating point use mode is specified, both the E specification and the position of the decimal point affect the computation of the exponent.

Two other suffix characters are used for the insertion of specific fields.

SIGN BYTE ENTRY.

The letter s is used to enter information into the sign byte of signed data. Any integer that follows the s is interpreted by STRAP as an octal integer. It is converted to binary and inserted by means of a logical OR into any previously calculated sign byte.

The sign byte generated depends upon the byte size specified in the data description; its composition is illustrated by the following table.

<table>
<thead>
<tr>
<th>Byte Size</th>
<th>Sign Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>S</td>
</tr>
<tr>
<td>2</td>
<td>ST</td>
</tr>
<tr>
<td>3</td>
<td>STU</td>
</tr>
<tr>
<td>4</td>
<td>STUV</td>
</tr>
<tr>
<td>5</td>
<td>ZSTUV</td>
</tr>
<tr>
<td>6</td>
<td>ZZSTUV</td>
</tr>
<tr>
<td>7</td>
<td>ZZZSTUV</td>
</tr>
<tr>
<td>8</td>
<td>ZZZZSTUV</td>
</tr>
</tbody>
</table>

A byte size of 1 means that the sign byte is composed only of the sign bit; hence, an octal 1 will be or'd into the sign bit position and create a negative sign. If the specified byte size had been 4, the suffix $s10$ would be required to create a negative sign. Because the logical OR is used for the insertion, the sign byte sign position can be made negative by either a negative sign written with the numeric entry or by an s-type entry.

EXPONENT ENTRY.

The suffix letter X may be used if the programmer wishes to create his own exponent for a floating point data entry. The number following the X is interpreted by STRAP as a decimal integer and is converted to binary and compiled as the machine exponent of the floating point number to which it is attached. It overrules and replaces the exponent computed by STRAP in the conversion process, which is completely eradicated by the replacement process.

Complete Rules for DD Statements

The legal formats for entering data can be classified according to the use mode written in the data description field of the DD statement. Normally, an element listed in the general format may be omitted if it is not needed to specify the data.

The data entries in a DD statement are restricted to real numbers. Bit addresses would have no meaning here and are not allowed. In addition, programmer symbols are not permitted. In one special case, where normalized floating point has been specified in the data description, the system symbols for certain mathematical constants are accepted.

Arithmetic expressions, that is, combination of two or more numbers by means of addition, subtraction, multiplication and division to form one data entry, are permitted in all DD statements regardless of the use mode specified. Such arithmetic is specified using the standard FORTRAN symbols. The symbols available are addition (+), subtraction (−), multiplication (*)
and division (/). STRAP will perform the arithmetic and compile a single constant. Multiplications are performed first, proceeding from left to right, and then the additions and subtractions are completed.

STRAP does the necessary bookkeeping to ensure that floating point data entries are always compiled at addressable full words; the location counter is rounded up to the nearest full word, if necessary, in order to accomplish this.

Normalized Floating Point

Format:
Name | DD(N), ±xx · · · x·xXE±yySn

The number is converted to a normalized floating binary number consisting of an 11-bit signed exponent, a 48-bit fraction, and a 4-bit sign byte. If no sign byte has been entered by means of an s, the sign preceding the number is used with the flag bits set to zero. If a different binary exponent is desired, it can be entered following an x, as follows:

Format:
Name | DD(N), ±xx · · · x·xXE±yySnXzzz

Examples:
a. DD(N), 54.73 E 4
   54.73 × 10^4 is converted to floating binary. The sign bit is zero (= plus), and the flag bits are zero (i.e., entire sign byte is zero).
b. DD(N), −54.73 E 4, or DD(N), 54.73 E 4 S 10
   In this case the sign bit is set to one (negative) and the flag bits are zero.
c. DD(N), −54.73 E 4 S 5
   The sign bit is one, since the number is negative, and flag bits T and V are one. U is zero.
d. DD(N), 1, 3E−5, −45.7, 12 S 17
   This example illustrates the multiple entry feature. This single DD statement compiles four 64-bit floating point words and advances the location counter accordingly.
e. DD(N), 1/3, 472*351, 4−7*5/21 S 4
   Note: Sign byte entered in last D field.

f. DD(N), 27.9/31.4/12/14 E 5, 4+3*7/5*6
   The number produced in the first case is:
   
   \[
   27.9 \times 31.4 \times 12 \times 10^6
   \]
   in the second:
   
   \[
   4 + 3 \times 7 \times 6
   \]

g. DD(N), 1/7 − 3/11 + 1.4321 E − 2, .12 + 1/144
   As an extra convenience, certain system symbols are defined by which constants involving irrational numbers can be entered. They are:

   1. $\$PI \pi$
   2. $\$SE \epsilon$
   3. $\$SM \log_\epsilon e$
   4. $\$SN \log_2 2$
   5. $\$INF \approx (\infty)$

Thus, one can enter a number such as $4 \pi \times 10^7$ by writing:

   DD(N), 4 * $\$PI * 1E − 7.

Unnormalized Floating Point

Format:
Name | (F)nDD(U), ±xx · · · x·xXE±yySn X±n

or

   DD(U), (F)n ± xx · · · xx·xXE±yySn X±n,
   (F)n±xx · · · etc.

The number is converted to binary with the correct number of binary fractional places as specified by the (F)n entry mode, and a correct exponent is computed and entered. This exponent is overruled and replaced by that following the X if X is used (necessary only if, for some reason, the programmer desires an incorrect exponent). The entry mode (F)n can come before the DD, in which case it applies to all D fields of the statement, or it may form the first element of a D field, in which case it overrules one given before the DD. Either the X or the S or both may be omitted or their order may be interchanged. Omitting S has the same effect here as in the normalized case. Omitting X simply allows the correct exponent to remain as computed. Leaving out the sign, decimal point, or E is permitted as in normalized numbers.

Examples:

a. DD(U), (F21) − 343.7, (F10) 432

   Two numbers are compiled. In the first, 343 is converted as an integer and .7 is converted to a 21-bit fraction. They are joined and placed in the rightmost bits of the fraction portion of the floating point word, and the correct exponent (in this case 27) and sign are supplied. In the second D field, 432 is converted to a binary integer. Because ten fractional bits are specified, but no decimal fraction is written, the ten rightmost bits of the fraction field are set to zero and the number is entered with its rightmost bit in position 50.

b. (F15)DD(U), 767.52, 767.52 X−12 S11

   The (F15) applies to both D fields. In the second, the computed exponent is overruled by the specified one and the number is made negative by means of the specified sign byte.
c. (F15) DD(U), 767.52, (F20) 767.52 S11 X–12, 398
   This example is identical to example b except that in the second field the operation entry mode (F15) is overruled by a field entry mode (F20), and the order of S and X is interchanged, which makes no difference. (F15) still applies to 398, however.

   If the entry mode is omitted, two cases arise:
   1) If the number entered is an integer, (F0) is understood.
   2) If the number entered is a decimal fraction, it is converted to an unnormalized floating point number.

Examples:
   a. DD(U), 17, 17X–35
      In the first case 17 is converted to binary and placed in the fraction with its rightmost bit in position 60 and an exponent of 48 supplied. In the second field the same thing is done except that the exponent is set to –35.
   b. DD(U), 17.5
      In this example 17.5 is converted to normalized floating binary and stored as such. However, instructions whose normalization bits depend on the symbol in the name field of this pseudo-operation will have them set to unnormalized.

   Note: 17 E 5 is an integer and will be recognized as such.
   17 E–5 is a decimal fraction and will be normalized.
   17.5 E 5 is an integer but will be treated as a fraction and normalized. Thus, a normalized integer can be assigned use mode “unnormalized.”

   An integer greater than 2\(^{16}\) is stored as a normalized number.

Binary Signed VFL

Formats:
(Fn) DD(B, FL, BS), ±xx…x .x…xE±yy S
DD(B, FL, BS), (F) ±xx…x .x…xE±yy S
(R) DD(B, FL, BS), ±xx…xx S

A data definition of binary signed data may have either (Fn) or (R) entry modes, but not both at the same time. (Fn) implies that the data following it are written in a decimal radix, whereas (R) implies that the number following it is an integer. An integer subject to a radix entry mode must be written without the aid of E because E is not defined for a radix other than 10. A decimal fraction must have a controlling (Fn) entry mode. There is no obvious way to convert to a fixed point number without specifying the binary scaling. In the data description either the field length or byte size or both may be omitted. The implied field length in this case is 64; the implied byte size is 1. The sign byte need not be specified unless the programmer desires to have flag or zone bits different from zero. Note that the sign bit position changes for a byte size less than 4. To make a number negative, specify the sign byte as:

\[
\begin{align*}
BS &= 1, & S1 \\
BS &= 2, & S2 \\
BS &= 3, & S4 \\
BS &= 4, & S10
\end{align*}
\]

If a number has no entry mode at all, it must be a decimal integer, but may in this case be written with the aid of the E notation.

Examples:
   a. (F7) DD(B, .4), .005E3S13, –17. 143. 2511, (8) 7770, 777
      Implied field length is 64. Octal specification in the fourth D field overrules (F7) written before DD, but (F7) still applies to 777.
   b. (2) DD(B, 16, 8) 110101S377, (10) –972. 1110110S021
      Binary entry, overruled in only the second D field.
   c. (F12) DD(B, 24), 1. 324E3, –72. 1E–4, 3. 4E–4S1
      Implied byte size is L.
   d. DD(B), 1489, –1272, 1491, (F13) –972. 16, 13948S1, 12E5
      Decimal integers, except where a field entry mode is written.

Binary Unsigned VFL

Formats:
(Fn) DD(BU, FL, BS), xx .x .x .x .xE±yy S
DD(BU, FL, BS), (F) xx .x .x .x .xE±yy S
(R) DD(BU, FL, BS), xx .xx S

(Az) DD(BU, FL, BS), alphabetic information to “z”
(IQ Sz) DD(BU, FL, BS), alphabetic information to “z”
(Pz) DD(BU, FL, BS), alphabetic information to “z”
(CCz) DD(BU, FL, BS), alphabetic information to “z”

Numerical entry is exactly the same as in binary signed data except that no sign byte is formed, and if the byte size is left out of the dds, it is set to 8. Any sign or sign byte (with S) written with mode BU is ignored. The alphabetic modes are permitted here; they are explained under “Entry Modes.” Note that the alphabetic entry mode must precede the DD, that there can be only one D field per statement, and that
if the field length is omitted, it is set equal to 64. If the byte size is omitted in entry mode CC, BS= 12 is implied.

Examples:

a. (F13)DD(BU, 30), 17, 2, 183, (8) 70707
b. (A*)DD(BU, 48, 6), GLORIOUS FRIDAY, THE 13TH.
The mode and field length have no effect on the conversion and storage; they are used in compiling instructions that refer to the name of this statement. Field length 48 indicates that the programmer wants to process these characters in groups of 8.

c. (IQSS)DD(BU, 32, 8) DOG EAT DOG S

Decimal Signed VFL

Formats: (R)DD(D, FL, BS), ± xx · · · xx Sn
DD(D, FL, BS), ± (R) xx · · · xx Sn
DD(D, FL, BS), ± xx · · · xxEyy Sn
(Fn) has no meaning for mode = D or DU.

The two decimal modes in DD and DDI statements represent the only cases in which STRAP-II converts numbers to an internal decimal radix. The radix entry mode indicates the radix in which the numbers are written on the card. Thus, it is possible to write an integer in binary or octal and have it converted to decimal for machine use. If no entry mode is given, decimal to decimal is implied. The E notation can be used to multiply an integer by positive powers of 10. If either the field length or byte size is omitted, the implied values are FL = 64, and BS = 4.

Examples:

a. DD(D), -9534S12, +173E5, 18E10S13
   Field length = 64; byte size = 4. A 4-bit sign byte is formed. Decimal-to-decimal conversion.

b. (2)DD(D, 20), 11101000110157

c. DD(D, 8), 432E3
   Field length = 64. Decimal-to-decimal conversion. Four binary zeros are inserted in the zone positions of each byte.

Decimal Unsigned VFL

Formats:

(R)DD(DU, FL, BS), xx · · xx
DD(DU, FL, BS), (R) xx · · xx
DD(DU, FL, BS), xx · · xxEyy

(Az)DD(DU, FL, BS), alphabetic information to “z”

(IQSZ)DD(DU, FL, BS), alphabetic information to “z”

The numerical conversion is just as in decimal signed mode except for the omission of the sign byte. Alphabetic conversion is exactly as in the binary unsigned mode, except that instructions referring to these data are compiled as decimal operations. For alphabetic entry, implied field length is equal to byte size.

Examples:

a. DD(DU), 8430051, (8) 77241, 82E10
   Field length = 64; byte size = 4.

   An octal-to-decimal conversion is inserted between two decimal-to-decimal conversions.

b. (IQSS)DD(DU, 8), PUSH PANIC BUTTON 3
   Field length = 8.

Summary of Rules for DD Statements

<table>
<thead>
<tr>
<th>ENTRY MODE</th>
<th>APPROPRIATE USE MODES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fn</td>
<td>U, B, BU</td>
</tr>
<tr>
<td>R</td>
<td>B, BU, D, DU, N, U</td>
</tr>
<tr>
<td>A</td>
<td>BU, DU, U</td>
</tr>
<tr>
<td>IQS</td>
<td>BU, DU, U</td>
</tr>
<tr>
<td>CC</td>
<td>BU, DU, U</td>
</tr>
<tr>
<td>P</td>
<td>BU, DU, U</td>
</tr>
</tbody>
</table>

Note: Use mode N should have no entry mode.

<table>
<thead>
<tr>
<th>SPECIAL FIELD ENTRY</th>
<th>APPROPRIATE USE MODES</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>N, U, B, D</td>
</tr>
<tr>
<td>X</td>
<td>N, U</td>
</tr>
</tbody>
</table>

The floating decimal notation, using E to designate multiplication by powers of 10, is appropriate to all modes.

If the field length is omitted from the dds, it will be assigned a value of 64. The maximum permissible field length for a DD statement is 64.

The parenthetical integer entry mode is appropriate in any DD statement, no matter what use mode has been written. The following examples illustrate the use of general parenthetical integer entry with DD:

a. DD(N), 572(.59)1, 347.89E12(.63, 2)1011
   In the second case the sign byte is specified by means of (.n) entry.

b. DD(B), (F9) ~35.7(.24) SAM + 4
   The address SAM + 4 is placed in the first part of the 64-bit field, followed by the converted number ~35.7.

c. (8)DD(BU), 4762(.10)707(10, .20)34
   707 is written in octal, 34 in decimal.

d. DD(BU), 12(.2)7, 8, 787, 788
   All numerals are in decimal. Binary 111 is ORed into the three high order bits of each 12-bit data field created.
Address Arithmetic

It is often convenient for a programmer to write an address expression composed of an arithmetic combination of two or more symbols, integers, bit addresses, etc. Relative addressing is a good example of the need for these type expressions. It has already been shown that the appearance of a $ in an address field has the meaning "the location of this very instruction." If one wishes to refer to the location exactly two full words beyond the location of the instruction containing the $, it may be preferable to write the address expression

\[ $ + 2.0 \]

rather than to assign a programming symbol to this location and address the location by symbolic name. In another instance, a table is known to begin at symbolic location DATA and to be 20 full words in length. Clearly the full word immediately following the last word in the table can be addressed by the expression DATA+ 20.0.

Many other situations can be imagined where address arithmetic would be desirable. STRAP offers generous provisions for the performance of address arithmetic. Virtually any mixture of STRAP bit addresses, integers, programmer symbols and system symbols can be combined by addition, subtraction, multiplication and division to form a single 24-bit standard binary bit address. From this point on the truncation (if necessary) and insertion of the bit address into the appropriate address field is completely standard.

Symbols for addition, subtraction, multiplication and division are the standard FORTRAN characters, that is $, -, *, and / respectively. Addition and subtraction are the most common arithmetic operations and, when like quantities are involved, the procedure is completely straightforward. When two STRAP bit addresses are to be added together, the points are lined up and the two quantities are added. If two integers are to be added, the units positions are lined up before the addition is performed. In either of these cases, subtraction is analogous to addition.

Thus, the address expression in this instruction

\[ \text{L(BU), 8. +64.0+12.3} \]

will be treated

\[ 8.0 \\
64.0 \\
+ 12.3 \\
84.3 = \text{actual instruction address} \]

In the case of integer expressions, such as

\[ \text{LI(BU, 18, 8), 8+2+13+1} \]

the addition takes place

\[ 8 \]
\[ 2 \]
\[ 13 \]
\[ + 1 \]
\[ 24 = \text{actual instruction address} \]

The sequence of steps that STRAP executes to perform addition and subtraction of like quantities in an address field is:

1. Convert each quantity to a 24-bit binary integer.
2. The quantities are aligned with respect to each other.
3. The numbers are assumed to be signed. Addition is algebraic.
4. The result is complemented if necessary. (Address fields are unsigned.) If the field is signed, such as an xw or vr, the sign bit is inserted in the correct bit and no complementation occurs.
5. The result is truncated, if necessary, to fit the particular address field.
6. The result is inserted into the correct position in the instruction.

When unlike quantities are added or subtracted, the sequence executed by STRAP is the same with the exception of a slight modification in Step 2. If integers and bit addresses are mixed, a certain amount of shifting, determined by the environment, must be performed before the addition takes place. For example, in the floating point instruction

\[ +(N), 64.0 + 20 \]

the address field is 18 bits in length. The rule for positioning bit addresses is clear--the point must always line up between the 18th and 19th bits in the address field. Earlier it was explained that an integer is right justified in a field; here the units position falls in the 18th bit. Thus the two numbers are aligned.
Up to this point, discussion has been limited to address fields. In reality, all previous statements apply to any field where arithmetic is permitted, that is any programmer symbolized field. Three restrictions must be observed.

1. No arithmetic may appear in the operation code part of the operation field, the mode subfield of the data description or any entry mode. All of these fields are reserved for designations whose meanings to STRAP are absolute and may not be symbolized.

2. No arithmetic may appear in the name field, which is reserved entirely for the definition of symbols. Only one symbol per statement is allowed.

3. The "r" or "k" fields (see Expression of Machine Instructions) must contain at least one STRAP bit address term.

The diagrams below illustrate the complete set of rules for shifting and truncation that cover addition and subtraction of unlike quantities in all 7030 instruction fields where arithmetic is permitted. The two basic precepts involved are:

1. Where a bit address has some meaning, the point is positioned between the 18th and 19th bits of the field. If a bit address has no meaning, the entire 24-bit quantity is treated as an integer and right justified in the field. Index fields are an exception.

2. An integer is always treated as an integer in the environment that is the size of the particular field. The integer is right justified so that its units position is aligned with the units position of the field.

Although the diagrams show the final sum truncated to the appropriate length, the bits are not actually discarded unless they fall outside the address field of the instruction. Some operations do not use all of the space available in their address fields (transmit, input-output select), and in these cases bits may be placed in the unused portions.

An error indication is given if non-zero bits are discarded when truncation occurs, except in the case of index fields where a "1" bit in the fifth position from the right (in the "16" position) is discarded without error indication.
Truncation occurs for particular fields in the following manner:

1. A₂₄ Bit Address
   Rule: No truncation
   Note: An integer in a 24-bit field counts bits
   
   | 24 bits |
   | 24 bits |
   | 24 bits |
   
   Bit Address Term
   Integer Term
   Result

2. A₁₀ Half-Word Address
   Rule: Leftmost 5 bits and rightmost 5 bits are truncated from sum
   Note: An integer in a 19-bit field counts half-words
   
   | 19 bits |
   | 5 bits |
   | 24 bits |
   | 5 bits |
   | 19 bits |
   | 5 bits |
   
   Bit Address Term
   Integer Term
   Result

3. A₁₈ Full-Word Address
   Rule: Leftmost 6 and rightmost 6 bits are truncated from sum
   Note: An integer in an 18-bit field counts full words or unit address, control operation, control word address, and so on, in right I-O address
   
   | 18 bits |
   | 6 bits |
   | 24 bits |
   | 6 bits |
   | 18 bits |
   | 6 bits |
   
   Bit Address Term
   Integer Term
   Result

4. A₁₁ Signed 11-Bit Address
   Rule: Leftmost 13 bits are truncated from the sum. Rightmost 11 bits plus sign are placed in leftmost 12 bits of address field of shift and Add Immediate to Exponent instructions
   Note: Integer counts number of bits in shift or number of bits to be added to exponent of floating point word
   
   | 24 bits |
   | 24 bits |
   | 13 bits |
   | 11 bits |
   | 1 bit |
   
   Bit Address Term
   Integer Term
   Result

5. OF₇ Offset
   Rule: Leftmost 17 bits of sum are truncated
   Note: Integers count number of bits of offset
   
   | 24 bits |
   | 24 bits |
   | 17 bits |
   | 7 bits |
   
   Bit Address Term
   Integer Term
   Result

   Bit address 1.32 = .96 = integer 96
6. FL Field Length

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Bit Address Term</th>
</tr>
</thead>
</table>

Rule: Leftmost 18 bits of sum are truncated

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Integer Term</th>
</tr>
</thead>
</table>

Note: Integers count length of field in bits

<table>
<thead>
<tr>
<th>18 bits</th>
<th>6 bits</th>
<th>Result</th>
</tr>
</thead>
</table>

Bit address 1.0 = .64 = 0 not error marked

7. BS Byte Size

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Bit Address Term</th>
</tr>
</thead>
</table>

Rule: Leftmost 21 bits of sum are truncated

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Integer Term</th>
</tr>
</thead>
</table>

Note: Integers count byte size in bits

<table>
<thead>
<tr>
<th>21 bits</th>
<th>3 bits</th>
<th>Result</th>
</tr>
</thead>
</table>

.8 = 8 = 0 not error marked

8. I, J 4-Bit Index Fields

<table>
<thead>
<tr>
<th>18 bits</th>
<th>6 bits</th>
<th>Bit Address Term</th>
</tr>
</thead>
</table>

Rule: Leftmost 20 bits and rightmost 6 bits of sum are truncated

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Integer Term</th>
</tr>
</thead>
</table>

| 20 bits | 4 bits | 6 bits | Result |
|----------|-------|--------|

Note: Integers represent index register number. A “1” in the bit position immediately to the left of the final sum field is discarded with no error indication.

9. K Single Bit Index Field

<table>
<thead>
<tr>
<th>18 bits</th>
<th>6 bits</th>
<th>Bit Address Term</th>
</tr>
</thead>
</table>

Rule: Leftmost 23 bits and rightmost 6 bits of sum are truncated

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Integer Term</th>
</tr>
</thead>
</table>

| 23 bits | 1 bit | 6 bits | Result |
|----------|-------|--------|

Note: Integers specify either index register 0 or index register 1. A “1” in the bit position that corresponds to “16” in the sum is discarded with no error indication.

10. A, I-O Left Effective Address

<table>
<thead>
<tr>
<th>19 bits</th>
<th>5 bits</th>
</tr>
</thead>
</table>

Rule: Leftmost 17 and rightmost 5 bits are truncated from sum

<table>
<thead>
<tr>
<th>24 bits</th>
<th>Integer Term</th>
</tr>
</thead>
</table>

| 17 bits | 7 bits | 5 bits | Result |
|----------|-------|--------|

Note: Integers specify channel address
One exceptional condition must be noted here. This is the case of immediate operation address fields. In this instance, the treatment of a mixed expression consisting of both integers and bit addresses differs from the general rules above. The treatment of integers is straightforward and the result is left justified before insertion in the field. (See DDT). If two or more bit address terms are being combined, the arithmetic is as usual but no left justification is done. The field length in the DDT is ignored and the point is lined up between the 18th and 19th bits as in any other field. However, when integer and bit address terms are to be combined, all terms are considered to be bit addresses; they are aligned accordingly and the result is inserted as a bit address. The following immediate operation

\[
\text{LI}(\text{BU}, 24, 8), 2+2.2+6
\]

is treated by \text{STRAP} as if it had been written

\[
\text{LI}(\text{BU}, 24, 8), 2+2.2+6
\]

Programmer symbols, defined elsewhere in the code as integers or \text{STRAP} bit addresses, may participate in the address arithmetic and no restrictions other than those already outlined need be observed. System symbols defined as bit addresses may also be used. Therefore

\begin{align*}
\text{ANKLEBONE SYN, 20.2} \\
\text{FOOTBONE SYN, 1} \\
\text{L(\text{BU}) FOOTBONE + ANKLEBONE = 2 + 888.08}
\end{align*}

is perfectly legal, while

\[
\text{CIRCLE ST(\text{BU}), CIRCLE =SPI}
\]

is not.

There is no limitation on the number of terms that may appear in an arithmetic expression. Continuation card(s) must be used if the expression exceeds the space available on the symbolic card.

Arithmetic expressions involving multiplication and division are handled somewhat differently by \text{STRAP}. Here the assembly program recognizes that certain combinations (two or more integers or integers and bit addresses) can have meaningful results while multiplying or dividing two or more bit addresses has little meaning so that, although such operations are not prohibited, arbitrary rules are imposed on the arithmetic.

The basic precept in multiplication and division is that both bit address terms and integer terms are treated as 24-bit integers and the point is forgotten in the bit address once the conversion to binary is accomplished. This means that the address expression

\[
2.0 \times 2
\]

is the same as writing

\[
128 \times 2
\]

No shifting is done.

The two numbers are simply assumed to be integers, are aligned with respect to each other and are multiplied or divided on this basis. The result is also treated as an integer, that is, it is right justified in the field in which it is being inserted. If the field is smaller than 24 bits in length, all truncation occurs on the left.

The sequence that \text{STRAP} follows then to multiply or divide an address expression that is a mixture of bit addresses and integers is

1. Convert all terms to 24-bit binary integers.
2. Assume all terms are signed integers. Multiply or divide as requested.
3. The result is complemented if necessary
4. The result is truncated on the left if necessary to fit the particular field.
5. The result is inserted in the field as an integer, i.e. it is right justified in the field.

An illustration of multiplication in an address field will point out how three different expressions using the same numbers will produce three very different results. In the first case

\[
\text{CM1010(\text{BU}), 2 \times 2(8X7)}
\]

multiplication of two integers proceeds as would be expected and the arithmetic

\[
\begin{array}{c}
2 \\
\times 2 \\
\hline
4
\end{array}
\]

If, however, the instruction had been written

\[
\text{CM1010(\text{BU}), 2.0 \times 2}
\]

the multiplication would now be performed in this manner

\[
\begin{array}{c}
128 \\
\times 2 \\
\hline
256
\end{array}
\]

In still a third case, this address expression

\[
\text{CM1010(\text{BU}), 2.0 \times 2.0}
\]

which is multiplied by \text{STRAP} as

\[
\begin{array}{c}
128 \\
\times 128 \\
\hline
16384
\end{array}
\]

The \text{STRAP} bit address, when converted to 24-bit binary integer form, is specifying an integral number of bits. The 24-bit representation of integer terms is also a number of bits. The results, therefore, are also treated as an integral number of bits. In case one, the answer is 4 bits as one would expect when multiplying two bits by two bits. In case two, the answer is 256 bits or four words, also to be anticipated when multi-
plying two words by two. However, case three presents a multiplication of two bit addresses wherein the results can only be arbitrarily defined, here 16384 bits or 256 full words.

The result of multiplication or division can be forced to be interpreted by STRAP as a bit address. If the expression is enclosed in parentheses and followed by a period, the result will be treated like a standard binary bit address, that is, it will be appended by six zeros and inserted in the address field with the period lined up between the 18th and 19th bits. Truncation, if required, will be performed in the manner specified for bit addresses. To illustrate, the address expression in this instruction

\[ M+(BU), 200 \times 50 \]
yields a result of 10000 which, when inserted in this address field as an integer, would count bits. If the expression had been written

\[ M+(BU), (200 \times 50) \],

the result 10000 would now be treated as a bit address, or 10000.0, which would count full words.

Two other alternatives are possible. The instruction could be written

\[ M+(BU), 200.0 \times 50 \]

where the result is 640,000 which is treated as an integer and inserted in the field when compiled to yield an integral bit count. Again, by use of the special notation \[ M+(BU), (200.0 \times 50.0) \],

bit address characteristics are attached to the integer result, yielding an address of 640,000.0.

It should be pointed out that an expression comprised of all four types of arithmetic operations is perfectly legal. The instruction

\[ SRD(BU), 200 + 70.0 - 600 \times 2 / 4 \]
is perfectly legal. In an expression of this type, STRAP performs the arithmetic operations in the following order—multiplication, division, addition and subtraction. The treatment of each term is strictly in accordance with the rules described above.

**Additional Pseudo Operations**

There are several STRAP pseudo operations that perform rather specialized functions. These fall into three categories:

**Output Listing Pseudo Operations**

1. **PRNS**—Print Single Spaced

   PRNS

   This pseudo operation causes the assembly listing to be printed with single spacing. Double spacing is the normal printing mode, and is the mode in effect for every assembly except those in which PRNS is specifically written.

2. **PRND**—Print Double Spaced

   PRND

   This pseudo operation restores printing to the normal double spacing mode after the use of a PRNS. At the conclusion of each assembly, the mode is automatically reset to double space, so that PRNS need only be used if it is desired to change mode from single to double space in the middle of one assembly.

3. **NOPRNT**—No Printing

   NOPRNT

   This pseudo operation stops printing of the output listing until any other printing pseudo operation is encountered in the program, at which time printing is resumed.

4. **SPNUS**—Suppress Printing of Unused Symbols

   SPNUS

   This pseudo operation suppresses printing of the list of unused symbols that appears at the beginning of the output listing (see STRAP II Output Listing). The list is suppressed for the compilation of the entire program in which the SPNUS appears. Printing of the list is not restored until the beginning of the next assembly.

**Output Punching Pseudo Operations**

1. **PUNFUL**—Punch Full Cards

   PUNFUL

   Full cards (80 columns of column binary information) are punched without checksum, first word address, identification, and so on.

2. **PUNNOR**—Punch Normally

   PUNNOR

   This pseudo operation restores normal punching (72 columns) after the use of a PUNFUL.

3. **PUNORG**—Punch Origin

   PUNORG

   This pseudo operation causes an origin to be punched in every binary card in the output deck, thus making every binary card produced by STRAP II an origin card.
4. NOPUN—No Punch

NOPUN

Punching of the binary output deck by strap II can be halted by the use of the NOPUN pseudo operation. Punching remains suppressed until a PUNOR or PUNFUL pseudo operation is encountered.

5. PUNSYM—Punch Cards For Symbols

PUNSYM, A,A','A+',...,An

The Ai are any legal programmer symbols that are used elsewhere in the program. After the entire binary deck has been punched out, one card in the following format will be punched out for each Ai specified.

<table>
<thead>
<tr>
<th>Card Column</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2-9 Programmer Symbol</td>
</tr>
<tr>
<td>10-12</td>
<td>SYN</td>
</tr>
<tr>
<td>13-21</td>
<td>dds</td>
</tr>
<tr>
<td>22-25</td>
<td>.(8)</td>
</tr>
<tr>
<td>26-28</td>
<td>blank</td>
</tr>
<tr>
<td>29</td>
<td>sign</td>
</tr>
<tr>
<td>30-38</td>
<td>Bit address (xxxxxx.xx)</td>
</tr>
<tr>
<td>39-41</td>
<td>blank</td>
</tr>
<tr>
<td>42-44</td>
<td>(8)</td>
</tr>
<tr>
<td>45</td>
<td>integer sign</td>
</tr>
<tr>
<td>46-53</td>
<td>integer</td>
</tr>
<tr>
<td>54-55</td>
<td>blank</td>
</tr>
<tr>
<td>56-60</td>
<td>Index value ($xx)</td>
</tr>
<tr>
<td>61-72</td>
<td>Array dimensions</td>
</tr>
<tr>
<td>73-80</td>
<td>ID specified by the latest PUNID</td>
</tr>
</tbody>
</table>

The SYN cards thus produced permit reassembly of a portion of a program that refers to symbols defined in another portion not being reassembled. The SYN cards will be put in the symbol table at reassembly time, and the symbols involved are thereby legally defined.

The format of the card produced by PUNSYM allows for symbols that are defined as bit addresses, integers or arrays. (See Array Specification Using PR below.) When a symbol has been defined as an integer somewhere in the program, PUNSYM yields a card that has the integer definition in columns 44-55, and the fields reserved for a bit address definition or an array definition are left blank. Note the presence of the radix specifier which denotes that bit address and integer definitions are always punched in octal.

If the symbol is too long to fit in the name field of one card, STRAP will automatically supply a continuation card or cards. Similarly, if the array definition is too long to fit on one card, a continuation card is supplied and the definition is continued beginning in column 10.

6. PUNALL—Punch All

PUNALL

This pseudo operation causes strap to punch a SYN card for every symbol used in the program.

Miscellaneous Pseudo Operations

1. TAIL—Tail

TAIL, ANYSYMBOL

Difficulty with multiply-defined symbols can arise when two programs, written by different people at different locations, are assembled together. By appending a unique programmer symbol as a tail to every symbol in his program, a programmer can be assured that each of his symbols will be uniquely defined, regardless of what other programs are assembled with his program.

The pseudo operation TAIL appends the symbol that appears in its address field as a tail to every symbol in the statements that follow the tail statement until another tail statement, or an untail statement, is given.

A tail symbol can be any legal programmer symbol; it may be composed of as many as 128 alphanumeric characters, the first of which is specifically alphabetic. When tailing is used, the last two characters of the basic symbol are used for a special character that indicates tailing is being used and a character to represent the tail symbol. Therefore, a programmer symbol of more than 126 characters cannot be tailed. As many as 256 distinct tail symbols can be used within any one program.

STRAP-III permits up to ten levels of tailing; that is, as many as ten different tail symbols may be appended to each programmer symbol within a block of code. When only one level of tailing is used, two characters must be subtracted from the maximum size of a programmer symbol to be tailed. In multi-level tailing, an additional character must be subtracted for each additional level of tailing. If n=the number of levels of tailing, n+1 characters must be subtracted from the maximum size programmer symbol. Thus, if 6 levels of tailing are to be used, the maximum size programmer symbol that may appear in that tailed block is 121 characters in length; when ten level tailing is specified, the longest programmer symbol may be 117 characters in length.

To facilitate multi-level tailing, a sub-field is added to the basic tail statement format, as in

TAIL, (n)DOG

where n refers to the level of tailing to which the given tail symbol is to be assigned. If the level is not
specified, the first level is assumed. Thus,

TAIL, (1)DOG

can also be written

TAIL, DOG

Omission of the parentheses as in

TAIL, IDOG

will result in an illegal tail symbol and invalidate the statement.

The tail will continue to be added to every programmer symbol encountered at the level specified until an untail statement or a tail statement that specifies the same level is found. An untail statement will untail all levels up to and including the level specified in the address field. The statement

TAIL, (6)DOG

specifies DOG as a sixth level tail, and

UNTAIL, (6)

untails the first six levels. Note that

UNTAIL, (1)

is equivalent to

TAIL, (1)

but

UNTAIL, (2)

is not equivalent to

TAIL, (2)

since UNTAIL, (2) will untail the first and second level, while TAIL, (2) tails the second level only with a blank, or effectively untails it. Clearly then, if it is desired to untail one level when multi-level tailing is being done, the best method is a tail statement that specifies the level but has a blank tail symbol field, as in

TAIL, (6)

The normal reference may be made from one symbol to another within the same tailed block. However, when reference is made from a block tailed by DOG, for example, to a possible multiply defined symbol BOB in another block tailed by CAT, the 7030 statement should read

+(N), BOB$CAT

If the symbol BOB has been tailed at several levels, they must all be mentioned:

+(N), BOB$CAT$TAYLE

If reference is made from a tailed block to a possible multiply defined symbol in an untailed block, only the $ is required after the symbol, as in

+(N), BOB$

The $ alone (actually $ followed by a blank) tells

strap that the reference is to the untailed symbol BOB, not the BOB defined in the tailed block.

2. EXT—Extract

A EXT,(I, J, COUNT)STATEMENT

The Extract pseudo operation has the following meaning:

First, compile STATEMENT as if it were any legal 7030 instruction or pseudo operation that produces binary output. Then extract from this statement the subfield that is equal in length to the number of bits specified by COUNT and begins at bit i of that statement and ends at bit j. The extracted subfield is then actually compiled in the position in the code where the EXT occurs.

Any symbol a appearing in the Name field is assigned a data description BU, a field length equal to COUNT (or j-i+1), and a byte size of 8, and is attached to the subfield compiled.

Any 2 of the 3 parameters i, j, and COUNT are sufficient to adequately describe the subfield to be extracted. All 3 can be written if the programmer so desires, but if less than 3 are written, the usual right to left drop out order rules, as in the dds. Therefore, the permissible alternatives are:

(I, J, COUNT)
(I, J)
(I, ; COUNT)
(; J, COUNT)

The terms i, j, and COUNT may contain any number of symbolic integers. A bit address is improper, however, and will be treated as a 24-bit binary integer.

If EXT is used to specify the extraction of anything beyond the range of the single statement that follows it up to 64 zeros will be added.

Example: EXT(18, 47)+(B, 18, 7), 73.16

First the full word instruction +(B, 18, 7), 73.16 is formed. Then bits 18 through 47 (the first bit in the instruction is numbered zero according to 7030 custom) are extracted and placed in the program being compiled. The dds (BU, 30, 8) is formed. The location counter is advanced 30 bits.

3. CNOP—Conditional No Operation

A CNOP

The pseudo operation CNOP is used to insure that the instruction or data immediately following the CNOP will be assigned a full-word address by STRAP II.

When a CNOP is encountered, the location counter is immediately rounded up to the nearest half-word address if it is not already at a half-word address. Then STRAP examines the location counter. If it now stands at a full-word address, the CNOP is ignored.
If, however, the location counter is set to a half-word address, the 7030 instruction \texttt{nopr} is compiled. This has the effect of advancing the location counter 32 bits or one-half word to the next full-word address.

Any symbol appearing in the Name field is assigned a full-word address when the \texttt{nopr} is ignored, or a half-word address when a \texttt{nopr} is compiled.

In the following example:

\begin{verbatim}
SLC, 100.32
CASE1  CNOP
       L(BU, 24, 8), ASSIST
CASE2  CNOP
       +(N), FLOATINGONE
\end{verbatim}

the appearance of the first \texttt{cnop} causes a 7030 \texttt{nopr} instruction to be compiled at location 100.32. The Load instruction is compiled at 101.0. The symbol \texttt{case1} is assigned the value 100.32. When the second \texttt{cnop} is encountered, the location counter stands at 102.0. The \texttt{cnop} is then ignored, the floating point Add instruction is compiled at storage location 102.0 and the programmer symbol \texttt{case2} is assigned the value 102.0. Thus case2 becomes the symbolic location of the floating point instruction.

4. TLB—Terminate Loading and Branch

\texttt{TLB, Y}

The pseudo operation \texttt{TLB} is similar to the \texttt{END} statement with one major distinction: it does not stop the assembly process. Therefore, \texttt{TLB} may be assembled at any point in the symbolic deck where a transition card is desired. The branch card thus produced will interrupt the loader when encountered in a binary deck and transfer control to the instruction at location \texttt{Y}. The remainder of the program must be loaded under program control.

5. SLCR—Set Location Counter Relative

\texttt{SLCR, Y}

\texttt{SLCR} resets the \texttt{strap} location counter to the address \texttt{Y} in much the same fashion as \texttt{SLC}. However, \texttt{SLCR} also stops binary punching, so that locations of statements following \texttt{SLCR} are assigned relative to the location specified in \texttt{SLCR} but none of the statements appear in the binary output. This effect is the same as if all symbols in the name field of the statements that follow the \texttt{SLCR} were defined by \texttt{SYN} statements, and the convenience for the programmer is more desirable.

In the most common usage,

\begin{verbatim}
SLCR, 0
\end{verbatim}

will reset the location counter to 0, and all symbols following are assigned locations relative to 0. A useful application of this use of \texttt{SLCR} might occur in the definition of table formats. In the following sequence

\begin{verbatim}
SLCR, 0
PRICE DD(BU, 24, 8), 0
QUANTITY DD(BU, 6, 8), 0
ONHAND DD(BU, 10, 8), 0
\end{verbatim}

the evaluation of the symbols will be

\begin{verbatim}
PRICE = 0.0
QUANTITY = 0.24
ONHAND = 0.30
\end{verbatim}

If the table in question begins at location 2000.0, and this address is placed in the value field of index register 6, the relative addressing of items in the table can be accomplished in simple fashion as shown in these instructions:

\begin{verbatim}
L, QUANTITY($)6
*, PRICE($)6
\end{verbatim}

These instructions would be compiled by \texttt{STRAP} as

\begin{verbatim}
L, 24($)6
*, 0.0($)6
\end{verbatim}

One advantage of this method is the ease with which the dds of one of the statements can be changed without requiring changes in any of the others. The definitions can be reordered also with no other changes in the statements required and all address assignments are recomputed by \texttt{STRAP} relative to the \texttt{SLCR} address.

\texttt{SLCR} is allowed to set the location counter to an address below 41s without causing an error message to be printed. This is not the case if \texttt{SLC} had been used. The locations subsequently assigned will often be below 41s as well, but they are usually indexed to produce addresses above the first 32 storage locations. In many ways \texttt{SLCR} is equivalent to \texttt{SLC} followed by a \texttt{nopr}. An \texttt{SLC} must be issued to restore binary punching of the output deck.

6. SEM—Suppress Error Messages

\texttt{SEM, 1, 2, 3, \ldots}

The pseudo operation code \texttt{SEM}, followed by a blank address field, causes all error messages detected in statement that follow the \texttt{SEM} statement to be suppressed on the output listing. Any particular message or group of messages may be suppressed by writing the numbers identifying the messages in the address field, separated by commas. Thus,

\begin{verbatim}
SEM, 8, 2
\end{verbatim}

suppresses the printing of error messages 2 and 8 only.

7. REM—Resume Error Messages

\texttt{REM, 1, 2, 3, \ldots}

An \texttt{REM} restores normal error message printing on
the listing after an *SEM* has been used. The ability to specify individual messages or all messages at once is also available with *REM*. Thus, following the statement

\[ \text{SEM, 9, 16, 18} \]

the pseudo operation

\[ \text{REM, 16} \]

restores normal error printing to message 16, while messages 9 and 18 remain suppressed.

8. **LINK—Link**

The **LINK** pseudo operation provides the programmer with a shorthand notation for an entry or linkage into a subroutine. At the point in the code where the **LINK** is encountered, **STRAP** substitutes the 7030 operation

\[ \text{LVI, §15, §+2} \]

which follows the custom of using index register 15 to store the instruction counter value of the return instruction and has become the standard entry mechanism.

9. **DR** also provides a convenient method of defining multidimensional arrays of data and of addressing individual elements of arrays so defined. All indexing required for the manipulation of the array must be handled by the programmer.

The statement:

\[ \text{A DR(dd), (L, L', L'', \ldots, L')} \]

reserves space for an \( L \times L' \times L'' \times \ldots \times L' \) array of data fields. The location counter is skipped forward a number of bits equal to the field length (specified in the dds) multiplied by the product of the dimensions of the array. (If the dds specifies the floating point mode, the correct number of full-words is reserved, beginning at a full-word boundary.)

Any symbol \( A \) appearing in the name field is attached to the first element of the array, and the dds is attached to the symbol in the normal fashion. Thus, in an instruction, a specific element of the array may be addressed by writing:

\[ A(q, q', q'', \ldots, q') \]

Note that the first element of the array has the address:

\[ A(0,0,0,\ldots,0) \]

and the last element is located at:

\[ A(L-1, L'-1, L''-1, \ldots, L'-1) \]

The address of an arbitrary element in the array may be computed by means of the formula:

\[ \text{Address of } A(q,q',q'',\ldots,q') = \text{Address of } A(0,0,0,\ldots) + \text{FL} \times (q+q'L+q''L'+q''\ldots+L'+\ldots) \]

where \( \text{FL} \) is the field length of any element in the array. An array address computed in this manner may be used in any programmer symbolized field not in parentheses, except a general parenthetical integer entry. The dimension of a **DR** statement must be evaluated by the end of pass 1. Therefore, they may be defined by a chain of **SYN**'s ending in an integer.

\( L, L', L'', \ldots \), etc., must be integers in symbolic or numeric form. Referring to "Address Field" to apply index register \( i \) to the second element of a one-dimensional array \( A \), write:

\[ A(1)(i) \]

where \( i \) must be a bit address.

**SYN** must be used to define a symbol as an interior element of a multidimensional array and have the dimensional addressing properties carried along. For example:

<table>
<thead>
<tr>
<th>Name</th>
<th>Statement</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>DR(N), (10,20)</td>
</tr>
<tr>
<td>B</td>
<td>SYN, A(5,5)</td>
</tr>
</tbody>
</table>

In the above example, the rectangular array goes from \( A(0,0) \) to \( A(9,19) \); \( b \) goes from \( b(-5,-5) \) to \( b(4,14) \); \( A \) and \( b \) use identical storage. Thus, \( A(0,0) \) \( \rightarrow \) \( b(-5,-5) \); \( A(1,0) \) \( \rightarrow \) \( b(-4,-5) \); \( A(1,1) \) \( \rightarrow \) \( b(-4,-4) \); etc.
APPENDIX A

STRAP-II MNEMONICS

Assigned STRAP-II mnemonics, including both operation codes and system symbols, are listed on the following pages. The numbers in the Footnote column designate notes that follow the listing. These footnotes, in general, identify a particular class of operations that may be expanded in a standard way to produce other operations. Where footnotes specify how particular modified operation mnemonics may be constructed, these mnemonics do not appear explicitly in the listings.

The following abbreviations, used in the Type column, identify the symbolic instruction type:

- V: Variable
- F: Floating Point
- S: System Symbol
- I: Index
- C: Count and Branch
- B: Branch on Bit
- T: Transmits
- E: I-O Select or Control Word

<table>
<thead>
<tr>
<th>Type</th>
<th>Mnemonic</th>
<th>Footnote</th>
<th>Name</th>
<th>Word</th>
<th>Bit</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>$</td>
<td>MOP 2</td>
<td>To-Memory Operation</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>N 12</td>
<td>Log, 2</td>
<td>11</td>
<td>63</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>NM 2</td>
<td>Noisy Mode</td>
<td>11</td>
<td>63</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>OP 2</td>
<td>Operation Invalid</td>
<td>11</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>PCH 1</td>
<td>Punch</td>
<td>11</td>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>PF 2</td>
<td>Partial Field</td>
<td>11</td>
<td>41-47</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>PGO,PGO 2</td>
<td>Program Indicators</td>
<td>11</td>
<td>41-47</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>HI 12</td>
<td></td>
<td>11</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>PRT 1</td>
<td>Printer</td>
<td>11</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>PSH 2</td>
<td>Preparatory Shift Greater Than 48</td>
<td>9</td>
<td>0-63</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>R 1</td>
<td>Reader</td>
<td>11</td>
<td>58</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RDR 1</td>
<td>Result Greater Than Zero</td>
<td>11</td>
<td>56</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RGZ 2</td>
<td>Result Less Than Zero</td>
<td>11</td>
<td>56</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RLZ 2</td>
<td>Remainder</td>
<td>11</td>
<td>6-63</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RM 1</td>
<td>Remainder</td>
<td>11</td>
<td>57</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RN 2</td>
<td>Remainder Underflow</td>
<td>11</td>
<td>57</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RZ 2</td>
<td>Result Zero</td>
<td>10</td>
<td>0-7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RZ 2</td>
<td>Sign Byte</td>
<td>10</td>
<td>0-7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>RC 1</td>
<td>Time Clock</td>
<td>11</td>
<td>58</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>TCK 1</td>
<td>Tape Channel 1...K</td>
<td>11</td>
<td>58</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>TF 2</td>
<td>T Flag</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>TR 1</td>
<td>Transit</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>TS 2</td>
<td>Time Signal</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>TX 1</td>
<td>Tape X (X is a numerical designation)</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>UB 1</td>
<td>Upper Boundary</td>
<td>3</td>
<td>0-17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>UF 2</td>
<td>Upper Flag</td>
<td>11</td>
<td>36</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>UK 2</td>
<td>Unit Check</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>UNRJ 2</td>
<td>Unit Not Ready Reject</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>USA 2</td>
<td>Unsemd Sequence of Addresses</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>VF 2</td>
<td>V Flag</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index One</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Two</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Three</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Four</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Five</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Six</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Seven</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Eight</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Nine</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Ten</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Eleven</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Twelve</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Thirteen</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Fourteen</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Fifteen</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Count Zero</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Equal</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Flag</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index High</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Low</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Zero Multiply</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XPF 2</td>
<td>Exponent Flag Positive</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XPH 2</td>
<td>Exponent Range High</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XPL 2</td>
<td>Exponent Range Low</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XPO 2</td>
<td>Exponent Overflow</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XPU 2</td>
<td>Exponent Underflow</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XGVZ 2</td>
<td>Index Value Greater Than Zero</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>XVLZ 2</td>
<td>Index Value Less Than Zero</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>X 1</td>
<td>Index Value Zero</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>Z 1</td>
<td>Word Number Zero</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$</td>
<td>Z 1</td>
<td>Zero Divider</td>
<td>11</td>
<td>55</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Appendix 43
### ALPHABETIC LIST OF OPERATIONS

<table>
<thead>
<tr>
<th>Type</th>
<th>Mnemonic</th>
<th>Footnote</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>+</td>
<td>3</td>
<td>Add</td>
</tr>
<tr>
<td>F</td>
<td>+</td>
<td>6</td>
<td>Add</td>
</tr>
<tr>
<td>V</td>
<td>+MG</td>
<td>3</td>
<td>Add to Magnitude</td>
</tr>
<tr>
<td>F</td>
<td>+MG</td>
<td>6</td>
<td>Add to Magnitude</td>
</tr>
<tr>
<td>V</td>
<td>-</td>
<td>3</td>
<td>Subtract</td>
</tr>
<tr>
<td>F</td>
<td>-</td>
<td>6</td>
<td>Subtract</td>
</tr>
<tr>
<td>V</td>
<td>-MG</td>
<td>3</td>
<td>Subtract from Magnitude</td>
</tr>
<tr>
<td>F</td>
<td>-MG</td>
<td>6</td>
<td>Subtract from Magnitude</td>
</tr>
<tr>
<td>V</td>
<td>*</td>
<td>4</td>
<td>Multiply</td>
</tr>
<tr>
<td>V</td>
<td>*</td>
<td>7</td>
<td>Multiply</td>
</tr>
<tr>
<td>F</td>
<td>*</td>
<td>4</td>
<td>Multiply</td>
</tr>
<tr>
<td>F</td>
<td>*A +</td>
<td>2</td>
<td>Multiply Absolute and Add</td>
</tr>
<tr>
<td>*I +</td>
<td></td>
<td>2</td>
<td>Multiply Immediate and Add</td>
</tr>
<tr>
<td>F</td>
<td>*N +</td>
<td>2</td>
<td>Multiply Negative and Add</td>
</tr>
<tr>
<td>F</td>
<td>*NA +</td>
<td>2</td>
<td>Multiply Negative Absolute and Add</td>
</tr>
<tr>
<td>V</td>
<td>*NI +</td>
<td>2</td>
<td>Multiply Negative Immediate and Add</td>
</tr>
<tr>
<td>V</td>
<td>/</td>
<td>4</td>
<td>Divide</td>
</tr>
<tr>
<td>F</td>
<td>/</td>
<td>7</td>
<td>Divide</td>
</tr>
<tr>
<td>M</td>
<td>B</td>
<td>8</td>
<td>Branch</td>
</tr>
<tr>
<td>B</td>
<td>BB</td>
<td>8</td>
<td>Branch on Bit</td>
</tr>
<tr>
<td>B</td>
<td>BB1</td>
<td>8</td>
<td>Branch on Bit and Set to One</td>
</tr>
<tr>
<td>B</td>
<td>BBN</td>
<td>8</td>
<td>Branch on Bit and Negate</td>
</tr>
<tr>
<td>B</td>
<td>BBNZ</td>
<td>8</td>
<td>Branch on Bit and Zero</td>
</tr>
<tr>
<td>B</td>
<td>BD</td>
<td>8</td>
<td>Branch Disabled</td>
</tr>
<tr>
<td>M</td>
<td>BE</td>
<td>8</td>
<td>Branch Enabled</td>
</tr>
<tr>
<td>M</td>
<td>BEW</td>
<td>8</td>
<td>Branch Enabled and Wait</td>
</tr>
<tr>
<td>M</td>
<td>BR</td>
<td>8</td>
<td>Branch Relative</td>
</tr>
<tr>
<td>B</td>
<td>BZB</td>
<td>8</td>
<td>Branch on Zero Bit</td>
</tr>
<tr>
<td>B</td>
<td>BZB1</td>
<td>8</td>
<td>Branch on Zero Bit and Set to One</td>
</tr>
<tr>
<td>B</td>
<td>BZBN</td>
<td>8</td>
<td>Branch on Zero Bit and Negate</td>
</tr>
<tr>
<td>B</td>
<td>BZBZ</td>
<td>8</td>
<td>Branch on Zero Bit and Zero</td>
</tr>
<tr>
<td>V</td>
<td>C</td>
<td>10</td>
<td>Connect</td>
</tr>
<tr>
<td>I</td>
<td>C + I</td>
<td>10</td>
<td>Add Immediate to Count</td>
</tr>
<tr>
<td>I</td>
<td>C – I</td>
<td>10</td>
<td>Subtract Immediate from Count</td>
</tr>
<tr>
<td>C</td>
<td>CB</td>
<td>8</td>
<td>Count and Branch</td>
</tr>
<tr>
<td>C</td>
<td>CBR</td>
<td>8</td>
<td>Count, Branch, and Refill</td>
</tr>
<tr>
<td>C</td>
<td>CBZ</td>
<td>8</td>
<td>Count and Branch on Zero Count</td>
</tr>
<tr>
<td>C</td>
<td>CBZR</td>
<td>8</td>
<td>Count, Branch on Zero Count, and Refill</td>
</tr>
<tr>
<td>E</td>
<td>CCW</td>
<td>8</td>
<td>Copy Control Word</td>
</tr>
<tr>
<td>V</td>
<td>CM</td>
<td>10</td>
<td>Connect to Memory</td>
</tr>
<tr>
<td>V</td>
<td>CT</td>
<td>10</td>
<td>Connect for Test</td>
</tr>
<tr>
<td>E</td>
<td>CV</td>
<td>5</td>
<td>Control</td>
</tr>
<tr>
<td>E</td>
<td>CV</td>
<td>5</td>
<td>Convert</td>
</tr>
<tr>
<td>F</td>
<td>D</td>
<td>6</td>
<td>Add Double</td>
</tr>
<tr>
<td>F</td>
<td>D + MG</td>
<td>6</td>
<td>Add Double to Magnitude</td>
</tr>
<tr>
<td>F</td>
<td>D –</td>
<td>6</td>
<td>Subtract Double</td>
</tr>
<tr>
<td>F</td>
<td>D – MG</td>
<td>6</td>
<td>Subtract Double from Magnitude</td>
</tr>
<tr>
<td>V</td>
<td>DCV</td>
<td>5</td>
<td>Convert Double</td>
</tr>
<tr>
<td>F</td>
<td>DL</td>
<td>7</td>
<td>Load Double</td>
</tr>
<tr>
<td>F</td>
<td>DLWF</td>
<td>7</td>
<td>Load Double with Flag</td>
</tr>
<tr>
<td>F</td>
<td>D*</td>
<td>7</td>
<td>Multiply Double</td>
</tr>
<tr>
<td>F</td>
<td>D/</td>
<td>7</td>
<td>Divide Double</td>
</tr>
<tr>
<td>F</td>
<td>E</td>
<td>6</td>
<td>Add to Exponent</td>
</tr>
<tr>
<td>F</td>
<td>E + AI</td>
<td>6</td>
<td>Add Absolute Immediate to Exponent</td>
</tr>
<tr>
<td>F</td>
<td>E + I</td>
<td>6</td>
<td>Add Immediate to Exponent</td>
</tr>
<tr>
<td>F</td>
<td>E –</td>
<td>6</td>
<td>Subtract from Exponent</td>
</tr>
<tr>
<td>F</td>
<td>E – AI</td>
<td>6</td>
<td>Subtract Absolute Immediate from Exponent</td>
</tr>
<tr>
<td>F</td>
<td>E – I</td>
<td>6</td>
<td>Subtract Immediate from Exponent</td>
</tr>
<tr>
<td>M</td>
<td>EX</td>
<td>8</td>
<td>Execute</td>
</tr>
<tr>
<td>M</td>
<td>EXIC</td>
<td>8</td>
<td>Execute Indirect and Count</td>
</tr>
<tr>
<td>F</td>
<td>F +</td>
<td>6</td>
<td>Add to Fraction</td>
</tr>
<tr>
<td>F</td>
<td>F –</td>
<td>6</td>
<td>Subtract from Fraction</td>
</tr>
<tr>
<td>V</td>
<td>K</td>
<td>4</td>
<td>Compare</td>
</tr>
<tr>
<td>F</td>
<td>K</td>
<td>7</td>
<td>Compare</td>
</tr>
<tr>
<td>I</td>
<td>KC</td>
<td>8</td>
<td>Compare Count</td>
</tr>
<tr>
<td>I</td>
<td>KCI</td>
<td>8</td>
<td>Compare Count Immediate</td>
</tr>
<tr>
<td>V</td>
<td>KE</td>
<td>4</td>
<td>Compare If Equal</td>
</tr>
<tr>
<td>K</td>
<td>KE</td>
<td>4</td>
<td>Compare Field</td>
</tr>
<tr>
<td>V</td>
<td>KFE</td>
<td>4</td>
<td>Compare Field If Equal</td>
</tr>
<tr>
<td>V</td>
<td>KFR</td>
<td>4</td>
<td>Compare Field for Range</td>
</tr>
<tr>
<td>E</td>
<td>KLN</td>
<td>4</td>
<td>Check Light On</td>
</tr>
<tr>
<td>F</td>
<td>KM</td>
<td>7</td>
<td>Compare Magnitude</td>
</tr>
<tr>
<td>F</td>
<td>KMGR</td>
<td>7</td>
<td>Compare Magnitude for Range</td>
</tr>
</tbody>
</table>

### Footnote

- **Type**
  - V: Compare
  - F: Compare
- **Mnemonic**
  - KR: Compare Range
  - KV: Compare Value
  - KVI: Compare Value Immediate
  - KVNI: Compare Value Negative Immediate
- **Footnote**
  - 4: Load Count
  - 7: Load Count Immediate
  - 4: Load Converted
  - 4: Load Field
  - 4: Load Field Factor
  - 7: Load Factor
- **Name**
  - LOC: Locate (same as Select Unit)
  - LR: Load Refill
  - LRI: Load Refill Immediate
  - LV: Load Value
  - LVE: Load Value Effective
  - LVI: Load Value Immediate
  - LVNI: Load Value Negative Immediate
  - LVS: Load Value with Sum
  - LX: Load Index
  - LTRCV: Load Transit Converted
  - LTRS: Load Transit and Set
  - LWF: Load with Flag
  - M: Add to Memory
  - M +: Add to Memory
  - M + 1: Add One to Memory
  - M + A: Add to Absolute Memory
  - M + MG: Add Magnitude to Memory
  - M + MG 6: Add Magnitude to Memory
  - M: Subtract from Memory
  - M –: Subtract from Memory
  - M – 1: Subtract One from Memory
  - M – A: Subtract from Absolute Memory
  - M – MG: Subtract Magnitude from Memory
  - M – MG 6: Subtract Magnitude from Memory
  - MOP: No Operation
  - NOP: No Operation
  - R: Refill
  - R: Refill on Count Zero
  - RD: Read
  - RDL: Release
  - R: Rewind
  - RNX: Rename
  - R: Reciprocal Divide
  - SC: Store Count
  - SEOP: Suppress End of Operation
  - SF: Store Field
  - SHEFL: Shift Fraction Left (same as SHFA)
  - SHFRI: Shift Fraction Right (same as SHFNA)
  - SIG: Store Instruction Counter If
  - SLO: Store Low Order
  - SNRT: Store Negative Root
  - SRL: Store Refill
  - SRD: Store Rouded
  - SRT: Store Root
  - ST: Store
  - SU: Select Unit (same as Locate)
  - SV: Store Value
  - SV: Store Value in Address
  - SWAP: Swap
  - SWAPI: Swap Immediate
  - SWAPB: Swap Backward
  - SWAPBI: Swap Backward Immediate
  - SX: Store Index
  - T: Transmit
  - TI: Transmit Immediate
  - TB: Transmit Backward
  - TBR: Transmit Backward Immediate
  - V +: Add to Value
  - V + I: Add Immediate to Value
  - V + C: Add to Value, Count, and Refill
  - V + CR: Add to Value, Count, and Refill
**FOOTNOTES**

1. This mnemonic is a system symbol. It must be prefixed by the character "$" whenever used.

2. This mnemonic is both an indicator mnemonic and a system symbol. It must be prefixed by the "$" whenever it is used as a system symbol in a symbolic field of some instruction. This mnemonic may also be used directly to express a Branch on Indicator instruction by being substituted for the letter "I" in any of the following four formats:

   BI      Branch on Indicator
   BIZ     Branch on Indicator and Zero
   BZI     Branch on Zero Indicator
   BZIZ    Branch on Zero Indicator and Zero

   The mnemonics BI, BIZ, BZI, BZIZ are not in themselves legal operation codes. Any of the integers 0 through 63 may also be substituted for I if it is desired to designate an indicator numerically.

3. This operation code may be suffixed by the letter "I" to invoke immediate addressing.

4. This VFL operation code may have the following suffixes:
   - I Immediate
   - N Negative
   - NI Negative Immediate

5. This operation code may be suffixed by the letter "N" to invoke the negative sign modifier.

6. This floating point operation code may be suffixed by the letter "A" to invoke the absolute sign modifier.

7. This floating point operation code may have the following suffixes:
   - N Negative
   - A Absolute
   - NA Negative Absolute

8. Count and Branch operation may have the following suffixes:
   - + Add one to value
   - - Subtract one from value
   - H Add half to value

9. This operation code may be used to indicate either an immediate indexing operation or the secondary operation of any VFL instruction.

10. This operation mnemonic specifies, potentially, 16 connect instructions. Four binary digits are written directly after the operation code to select a particular one of the 16 instructions. This operation code is also subject to Footnote 3.

11. This code may be used as a secondary operation with I-O select orders that are subject to end-of-operation interrupts.

12. These mnemonics are mathematical constants.
## STRAF-II PSEUDO-OPERATIONS

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Mnemonic</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>BS</td>
<td>Backspace</td>
<td>PRNID</td>
<td>Print ID</td>
</tr>
<tr>
<td>CCR</td>
<td>Chain Counts Within Record</td>
<td>PRNS</td>
<td>Print Single-spaced</td>
</tr>
<tr>
<td>CD</td>
<td>Count Disregarding Record</td>
<td>PUNFUL</td>
<td>Punch Pull Cards</td>
</tr>
<tr>
<td>CDSC</td>
<td>Count Disregarding Record, Skip, and Chain</td>
<td>PUNID</td>
<td>Punch ID</td>
</tr>
<tr>
<td>CF</td>
<td>Count Field</td>
<td>PUNNR</td>
<td>Punch Normally</td>
</tr>
<tr>
<td>CNOP</td>
<td>Conditional No Operation</td>
<td>REM</td>
<td>Resume Error Marks</td>
</tr>
<tr>
<td>CR</td>
<td>Count Within Record</td>
<td>REW</td>
<td>Rewind</td>
</tr>
<tr>
<td>CRDRUN</td>
<td>Card Run-Out</td>
<td>RF</td>
<td>Refill Field</td>
</tr>
<tr>
<td>CW</td>
<td>Control Word</td>
<td>RLF</td>
<td>Reserved Light Off</td>
</tr>
<tr>
<td>DD</td>
<td>Data Definition</td>
<td>RLN</td>
<td>Reserved Light On</td>
</tr>
<tr>
<td>DDI</td>
<td>Data Definition Immediate</td>
<td>SCCR</td>
<td>Skip, Chain Counts Within Record</td>
</tr>
<tr>
<td>DR</td>
<td>Data Reservation</td>
<td>SCR</td>
<td>Skip, Count Within Record</td>
</tr>
<tr>
<td>DRZ</td>
<td>Data Reservation and Set to Zero</td>
<td>SCD</td>
<td>Skip, Count Disregarding Record</td>
</tr>
<tr>
<td>ECC or</td>
<td>ECC (and odd parity for tape)</td>
<td>SCDSC</td>
<td>Skip, Count Disregarding Record, Skip and Chain</td>
</tr>
<tr>
<td>ODDECC</td>
<td>END</td>
<td>SEM</td>
<td>Suppress Error Marks</td>
</tr>
<tr>
<td>END</td>
<td>End</td>
<td>SKIP</td>
<td>Skip Paper</td>
</tr>
<tr>
<td>ERG</td>
<td>Erase Gap</td>
<td>SLC</td>
<td>Set Location Counter</td>
</tr>
<tr>
<td>EVEN</td>
<td>Even Parity No ECC (tape only)</td>
<td>SP</td>
<td>Space</td>
</tr>
<tr>
<td>EXT</td>
<td>Extract</td>
<td>SPFL</td>
<td>Space File</td>
</tr>
<tr>
<td>GONG</td>
<td>Sound Gong</td>
<td>SYN</td>
<td>Synonym</td>
</tr>
<tr>
<td>HD</td>
<td>High Density</td>
<td>TAIL</td>
<td>Tail</td>
</tr>
<tr>
<td>KLN</td>
<td>Check Light On</td>
<td>TILF</td>
<td>Tape Indicator Light Off</td>
</tr>
<tr>
<td>LD</td>
<td>Low Density</td>
<td>TLB</td>
<td>Terminate Loading and Branch</td>
</tr>
<tr>
<td>NOECC</td>
<td>No ECC, Even Parity (tape only)</td>
<td>UNLOAD</td>
<td>Unload</td>
</tr>
<tr>
<td>ODDECC</td>
<td>Odd Parity, ECC</td>
<td>VF</td>
<td>Value Field</td>
</tr>
<tr>
<td>ODDNEC</td>
<td>Odd Parity, No ECC</td>
<td>WEF</td>
<td>Write End-of-File</td>
</tr>
<tr>
<td>FRND</td>
<td>Print Double-spaced</td>
<td>XW</td>
<td>Index Word</td>
</tr>
</tbody>
</table>
APPENDIX C

SYMBOLIC DESCRIPTIONS AND MNEMONICS FOR IBM 7030

The following list of mnemonics may be used with Strap-1 and Strap-2. A symbolic description of the mnemonic is given to assist the programmer. The operations symbols used are defined at the start of each section. Note that the same letter ("a" and "m" for example) has a different definition for floating point and for VFL. Carefully read the definition for each set. A more detailed description of the operation is in the IBM 7030 Reference Manual. Form A22-6530.

A specific title for each mnemonic is not given in cases where the mnemonic is derived from the basic operation by changing the sign and absolute modifiers.

In the case of VFL operations, the unsigned modifier must be implied by the data referred to or be explicitly stated in a dds.

FLOATING POINT OPERATIONS

Notation for Symbolizing the Floating Point Operations OP(dds), A18(I)

Accumulator Operands

\[
\begin{align*}
\text{a} & = \text{bits (0-59)} \text{ of the accumulator, and the accumulator sign,} \\
\text{b} & = \text{bits (60-107)} \text{ of the accumulator and the accumulator sign.} \\
\text{ab} & = \text{bits (0-107)} \text{ of the accumulator and the accumulator sign.} \\
\text{e(a)} & = \text{bits (0-11) of a.} \\
\text{f(a)} & = \text{bits (12-59) of a, and} \text{s(a).} \\
\text{s(a)} & = \text{bit 4 of the sign byte register.} \\
\text{SB(a)} & = \text{bits 4-7 of the sign byte register.} \\
\text{Fl(a)} & = \text{bits 5-7 of the sign byte register.}
\end{align*}
\]

Storage Operands

\[
\begin{align*}
\text{m} & = \text{bits (0-59) of the storage word, and its sign, bit 60.} \\
\text{M} & = \text{L(m) is the effective address.} \\
\text{e(m)} & = \text{bits (0-11) of} \text{m.} \\
\text{f(m)} & = \text{bits (12-59) of} \text{m, and} \text{s(m).} \\
\text{s(m)} & = \text{bit 60 of the storage word.} \\
\text{SB(m)} & = \text{bits (60-63) of the storage word.} \\
\text{Fl(m)} & = \text{bits (61-63) of the storage word.}
\end{align*}
\]

$\text{SFT}$ = Factor operand; $\text{SB(SFT)}$ = bits (60-63) of $\text{SFT}$. $\text{$\text{SRM}}$ = Remainder operand.

Add

\[
\begin{align*}
+ & \text{ a+m \rightarrow a} \text{ b is unchanged.} \\
- & \text{ a-m \rightarrow a} \text{ Fl(a) is unchanged.} \\
+A & \text{ a+\[m\] \rightarrow a} \\
-A & \text{ a-\[m\] \rightarrow a}
\end{align*}
\]

Add to Memory

\[
\begin{align*}
\text{M+} & \text{ m+a \rightarrow m} \text{ Fl(m) remain unchanged.} \\
\text{M-} & \text{ m-a \rightarrow m} \\
\text{M+A} & \text{ [m]+a \rightarrow m} \\
\text{M-A} & \text{ [m]-a \rightarrow m}
\end{align*}
\]

Add to Fraction

\[
\begin{align*}
F+ & \text{ f(ab)+f(m) \rightarrow f(ab)} \text{ 1. e(m) is ignored; the add is performed with e(a) on both operands.} \\
F- & \text{ f(ab)-f(m) \rightarrow f(ab)} \\
F+A & \text{ f(ab)+\[f(m)\] \rightarrow f(ab)} \\
F-A & \text{ f(ab)-\[f(m)\] \rightarrow f(ab)} \text{ 2. The normalized mode operates in the same way as in D+.}
\end{align*}
\]

Add to Exponent

\[
\begin{align*}
E+ & \text{ e(ab)+e(m) \rightarrow e(ab)} \\
E- & \text{ e(ab)-e(m) \rightarrow e(ab)} \\
E+A & \text{ e(ab)+\[e(m)\] \rightarrow e(ab)} \\
E-A & \text{ e(ab)-\[e(m)\] \rightarrow e(ab)} \text{ 1. f(m) is ignored.} \\
\end{align*}
\]

Add Immediate to Exponent

\[
\begin{align*}
E+I & \text{ e(ab)+e(M) \rightarrow e(ab)} \text{ 1. The normalized mode is given unless overruled by dds (N).} \\
E-I & \text{ e(ab)-e(M) \rightarrow e(ab)} \\
E+AI & \text{ e(ab)+\[e(M)\] \rightarrow e(ab)} \\
E-AI & \text{ e(ab)-\[e(M)\] \rightarrow e(ab)}
\end{align*}
\]

Shift Fraction

\[
\begin{align*}
\text{SHF} & \text{ f(ab)+2^k \rightarrow f(ab)} \text{ 1. Left shift if bit 11 of M = 0.} \\
\text{SHFN} & \text{ f(ab)+2^k \rightarrow f(ab)} \text{ 2. Right shift if bit 11 of M = 1.} \\
\text{SHFA} & \text{ f(ab)+2^k \rightarrow f(ab)} \\
\text{SHFNA} & \text{ f(ab)+2^k \rightarrow f(ab)} \text{ 3. The operation is not affected by the normalized modifier.} \\
\text{SHFL} & \text{ f(ab)+2^k \rightarrow f(ab)} \text{ 4. The exponent is not adjusted for the shift. e(a) is unchanged.} \\
\text{SHFR} & \text{ f(ab)+2^k \rightarrow f(ab)} \text{ 5. On a right shift, zeroes are introduced in bit 12.}
\end{align*}
\]

Double Add

\[
\begin{align*}
D+ & \text{ ab+m \rightarrow ab} \text{ 1. FSH indicator goes on if the exponent difference exceeds 48.} \\
D- & \text{ ab-m \rightarrow ab} \\
D+A & \text{ ab+\[m\] \rightarrow ab} \\
D-A & \text{ ab-\[m\] \rightarrow ab}
\end{align*}
\]

Add to Magnitude

\[
\begin{align*}
+MG & \text{ R = \[a]+m} \text{ 1. R \rightarrow a if R \geq 0.} \\
-MG & \text{ R = \[a]-m} \\
+MGA & \text{ R = \[a]+\[m\]} \text{ 2. 0 \rightarrow f(a) if R < 0 and e(a) is unchanged.} \\
-MGA & \text{ R = \[a]-\[m\]} \text{ 3. s(a) is unchanged in either case.}
\end{align*}
\]

Double Add to Magnitude

\[
\begin{align*}
D+MG & \text{ R = \[ab]+m} \text{ 1. R \rightarrow ab if R \geq 0.} \\
D-MG & \text{ R = \[ab]-m} \\
D+MGA & \text{ R = \[ab]+\[m\]} \text{ 2. 0 \rightarrow f(ab) if R < O and e(a) is unchanged.} \\
D-MGA & \text{ R = \[ab]-\[m\]} \text{ 3. s(a) is unchanged in either case.}
\end{align*}
\]

Add Magnitude to Memory

\[
\begin{align*}
M+MG & \text{ R = m+\[a\]} \text{ 1. R \rightarrow m if s(R) = s(m)} \\
M-MG & \text{ R = m-\[a\]} \\
M+MGA & \text{ R = \[m]+\[a\]} \text{ 2. 0 \rightarrow f(m) if s(R) \neq s(m).} \\
M-MGA & \text{ R = \[m]-\[a\]} \text{ 3. s(m) is unchanged in either case.}
\end{align*}
\]

Multiply

\[
\begin{align*}
* & \text{ a\[m\] \rightarrow a} \text{ 1. b in unchanged.} \\
*N & \text{ a-\[m\] \rightarrow a} \\
*A & \text{ a\[m\] \rightarrow a} \\
*NA & \text{ a-\[m\] \rightarrow a}
\end{align*}
\]

Double Multiply

\[
\begin{align*}
D* & \text{ a\[m\] \rightarrow ab} \text{ 1. (108-127) of accumulator are unchanged.} \\
D*N & \text{ a-\[m\] \rightarrow ab} \\
D*A & \text{ a\[m\] \rightarrow ab} \\
D*NA & \text{ a-\[m\] \rightarrow ab}
\end{align*}
\]

Appendix 47
Multiply Factor and Add

\[ \times^+ \quad m(\text{FT}) + ab \rightarrow ab \]
\[ \times N^+ \quad -m(\text{FT}) + ab \rightarrow ab \]
\[ \times A^+ \quad m(\text{FT}) + ab \rightarrow ab \]
\[ \times N A^+ \quad -m(\text{FT}) + ab \rightarrow ab \]

1. The contents of \$FT remain unchanged.

Divide

\[ / \quad a / m \rightarrow a \]
\[ / N \quad a / -m \rightarrow a \]
\[ / A \quad a / [m] \rightarrow a \]
\[ / N A \quad a / [-m] \rightarrow a \]

1. No remainder is generated.
2. Quotient is 48 bits.
3. Pre-normalization of the operands is independent of the normalization modifier.
4. \( b \) is unchanged.

Reciprocal Divide

\[ R / m / a \rightarrow a \]
\[ R / N / a / -m \rightarrow a \]
\[ R / A / m / a \rightarrow a \]
\[ R / N A / [-m] / a \rightarrow a \]

1. Performed similarly to divide.
2. \( b \) is unchanged.

Double Divide

\[ D / ab / m \rightarrow ab \]
\[ D / N ab / -m \rightarrow ab \]
\[ D / A ab / [m] \rightarrow ab \]
\[ D / N A ab / [-m] \rightarrow ab \]

1. Remainder in \$RM.
2. 0->0 except bit 60, which contains a continuation of \( f(a) \).
3. No rounding.
4. \( SB(a) \rightarrow SB(\$RM) \).
5. Result capable of being rounded in a subsequent instruction.

Store Root

\[ SRT a \rightarrow m \]
\[ SNRT \sqrt{a} \rightarrow m \]
\[ SRTA \sqrt{a} \rightarrow m \]
\[ SNRTA \sqrt{a} \rightarrow m \]

1. \( a \) and \( SB(a) \) are unchanged.

Load

\[ L m \rightarrow a \]
\[ LN -m \rightarrow a \]
\[ L A [m] \rightarrow a \]
\[ L N A [-m] \rightarrow a \]

1. \( 0 \rightarrow Fl(a) \).
2. \( b \) is unchanged.

Double Load

\[ DL m \rightarrow a \]
\[ DLN -m \rightarrow a \]
\[ DLA [m] \rightarrow a \]
\[ DLNA [-m] \rightarrow a \]

1. \( 0 \rightarrow b \).
2. \( 0 \rightarrow Fl(a) \).

Load with Flag Bits

\[ LWF m \rightarrow a \]
\[ LWEN -m \rightarrow a \]
\[ LWFA [m] \rightarrow a \]
\[ LWFNA [-m] \rightarrow a \]

1. \( Fl(m) \rightarrow Fl(a) \).

Double Load with Flag Bits

\[ DLWF m \rightarrow a \]
\[ DLWFN -m \rightarrow a \]
\[ DLWFA [m] \rightarrow a \]
\[ DLWFNA [-m] \rightarrow a \]

1. \( 0 \rightarrow b \).
2. \( Fl(m) \rightarrow Fl(a) \).

Load Factor

\[ L FT m \rightarrow \$FT \]
\[ L FT N -m \rightarrow \$FT \]
\[ L FT A [m] \rightarrow \$FT \]
\[ L FT N A [-m] \rightarrow \$FT \]

1. \( ab \) and \( SB(a) \) are not changed.

Store

\[ ST a \rightarrow m \]
\[ STN -a \rightarrow m \]
\[ STA [a] \rightarrow m \]
\[ STNA [-a] \rightarrow m \]

1. \( Fl(a) \rightarrow Fl(m) \).
2. \( a \) is unchanged.

Store Bounded

\[ SRD a \rightarrow m \]
\[ SRDN -a \rightarrow m \]
\[ SRDA [a] \rightarrow m \]
\[ SRDNA [-a] \rightarrow m \]

1. A one is added in bit (60)b prior to the store; \( a \) and (60)b are unchanged.

Store Low Order

\[ SLO b \rightarrow f(m) \]
\[ SLO N -b \rightarrow f(m) \]
\[ SLDA [b] \rightarrow f(m) \]
\[ SLONA [-b] \rightarrow f(m) \]

1. \( e(a) \rightarrow 48 \rightarrow e(m) \).
2. \( Fl(a) \rightarrow Fl(m) \).
3. \( e(a) \) is unchanged.

Compare

\[ K a : m \]
\[ KN a : -m \]
\[ KA a : [m] \]
\[ K NA a : [-m] \]

1. Indicators \( AL, AE, \) and \( AH \) are set as follows:
   \( AL \) is set to one if \( a < m \)
   \( AE \) is set to one if \( a = m \)
   \( AH \) is set to one if \( a > m \)
2. Zero exponents of different sign are considered equal.
3. If the exponent difference is 48 the larger of the numbers is per sign and exponents regardless of fractions.

Compare Magnitude

\[ KM a : m \]
\[ KMGN a : -m \]
\[ KMG a : [m] \]
\[ KMGNA a : [-m] \]

1. Same as Compare, except for accumulator compareand.

Compare Magnitude for Range

\[ KMGRT a : m \]
\[ KMGRTN a : -m \]
\[ KMGTRA a : [m] \]
\[ KMGRTNA a : [-m] \]

1. Same as Compare for Range, except for accumulator compareand.

VARIABLE FIELD LENGTH OPERATIONS

Notation for Symbolizing the Variable Field Length Operations \( OP(dds), \ A_{22}(1), \ OP_{2}'(1) \)

Accumulator Operands

\( a \) = the accumulator operand whose:
1. Low order bit is defined by the offset;
2. Byte size is four for decimal arithmetic, eight for binary arithmetic;
3. Length contains all bits in the accumulator to the left of the offset;
4. Sign is indicated by bit four of the sign byte register.

\( a_{29} \) = the accumulator operand, \( a \), but without sign.

Storage Operands

\( m \) = the storage operand whose:
1. High-order bit is defined by the bit address;
2. Byte size may be any number from one to eight, but is assumed to be four in the instruction list below;
3. Length is defined by the field length in the \( dds \);
4. Sign is bit \( s \) in the sign byte.

\( m \) = the storage operand in which all bytes are processed as data; a positive sign is assumed.
The unsigned storage operand is designated by the ddx.

Bits 7.17 and 7.18 are the leftmost two bits of $LZC.

$FT = Factor Operand; s($FT) = bit 60; FL($FT) = bits (61-63).

$TR = 64-bit Translt Register.

Integer Operations

Operations which can have an immediate operand are followed by (1), except for **.

Add

\[
\begin{align*}
+ & \quad a + m \rightarrow a \\
- & \quad a - m \rightarrow a
\end{align*}
\]

(1) 1. If the sign changes, bits to the right of the offset are complemented.

Add To Memory

\[
\begin{align*}
M + & \quad m + a \rightarrow m \\
M - & \quad m - a \rightarrow m
\end{align*}
\]

Add to Magnitude

\[
\begin{align*}
+MG & \quad R \rightarrow a + m \\
-MG & \quad R \rightarrow a - m
\end{align*}
\]

(1) 1. R \rightarrow a if R ≥ 0.

2. 0 \rightarrow entire accumulator if R < 0.

3. s(a) is not changed by these operations.

Add Magnitude To Memory

\[
\begin{align*}
M +MG & \quad R + m \rightarrow m \\
M -MG & \quad R - m \rightarrow m
\end{align*}
\]

(1) 1. R \rightarrow m if s(R) = s(m).

2. 0 \rightarrow m if s(R) \neq s(m).

3. s(m) is not changed.

Multiply

\[
\begin{align*}
* & \quad a \cdot m \rightarrow s_{20} \\
*N & \quad a \cdot -m \rightarrow s_{20}
\end{align*}
\]

(1) 1. Multiplication takes place only if mode = B or BU.

2. The decimal mode gives LTRS and $00a to bits 7.17 and 7.18.

3. The length of a or m must be ≤48 bits in binary multiply.

4. The portion of the accumulator not containing the product is set to zero.

Multiply Factor and Add

\[
\begin{align*}
*+ & \quad m(FT) \cdot a \rightarrow a \\
*N & \quad -m(FT) \cdot a \rightarrow a
\end{align*}
\]

(1) 1. Write: $1$ for

and $\bar{1}$ for an immediate operand.

2. Multiplication takes place only if mode = B or BU.

3. Decimal mode gives LTRS and $10a to bits 7.17 and 7.18.

Divide

\[
\begin{align*}
/ & \quad a \div m \rightarrow a \\
/N & \quad a \div -m \rightarrow a
\end{align*}
\]

(1) 1. Divide takes place only in the binary mode.

2. Decimal divide gives LTRS and $01a in bits 7.17 and 7.18.

3. The remainder is placed in $R$. The remainder sign, ($60$ $R$, is the same as the original $s(a)$. $F$ ($R$, $0$, $0$,).

4. Bits to the right of the offset are cleared.

Load

\[
\begin{align*}
L & \quad m \rightarrow a \\
LN & \quad -m \rightarrow a
\end{align*}
\]

(1) 1. 0 \rightarrow FL(a).

2. The entire accumulator is cleared before the load.

Load with Flag Bits

\[
\begin{align*}
LWF & \quad m \rightarrow a \\
LWFN & \quad -m \rightarrow a
\end{align*}
\]

(1) 1. FL(m) \rightarrow FL(a).

Load Factor

\[
\begin{align*}
LFT & \quad m \rightarrow FT (1) 1. 0 \rightarrow (61 - 63)-FT.
LFTN & \quad -m \rightarrow FT 2. The offset field is ignored.
\end{align*}
\]

Load Transit and Set

\[
\begin{align*}
LTRS & \quad m \rightarrow TR (1) 1. Offset \rightarrow AOC.
LTRSN & \quad -m \rightarrow TR 2. 1 \rightarrow bits 7.17 and 7.18.
\end{align*}
\]

3. Indicator $TR = 1$ and $DTN = 0$ if mode is B or BU.

Indicator $TR = 1$ and $DTN = 0$ if mode is D or BU.

Store

\[
\begin{align*}
ST & \quad a \rightarrow m \\
STN & \quad -a \rightarrow m
\end{align*}
\]

1. $SB(a) \rightarrow SB(m)$.

2. If the byte size is greater than four:

Binary: zone bits of the sign byte register are stored in $SB(m)$.

Decimal: zone bits of the sign byte register are stored in each byte of m.

Store Rounded

\[
\begin{align*}
SRD & \quad These operations are the same as the corresponding
SRDN & \quad Store operations, except for:
\end{align*}
\]

a. Binary: a one is added one bit to the right of the offset, prior to the store.

b. Decimal: $0101$ is added one byte to the right of the offset, prior to the store.

c. The accumulator is unchanged, even if rounding occurs.

Add One to Memory

\[
\begin{align*}
M +1 & \quad m +1 \rightarrow m \\
M -1 & \quad m -1 \rightarrow m
\end{align*}
\]

1. The one is added to the low order byte.

2. The offset field is ignored.

Compare

\[
\begin{align*}
K & \quad a \cdot m \\
KN & \quad a \cdot -m
\end{align*}
\]

(1) 1. The Compare operations set the AL, AE, and AH indicators.

\[
\begin{align*}
Al & \quad is set to one if: a < m \\
AE & \quad is set to one if: a = m \\
AH & \quad is set to one if: a > m
\end{align*}
\]

2. All bits to the left of the offset in the accumulator participate in the compare.

Compare for Range

\[
\begin{align*}
KR & \quad a \cdot m \\
KRN & \quad a \cdot -m
\end{align*}
\]

(1) 1. If the AH indicator is off prior to the operation, it is executed as a NOP.

2. If AH is on:

AL is unchanged.

AL is set to one if $a < m$

AH is set to one if $a \geq m$

Compare If Equal

\[
\begin{align*}
KE & \quad a \cdot m \\
KEN & \quad a \cdot -m
\end{align*}
\]

(1) 1. If the AE indicator is off, no changes will occur.

2. If the AE indicator is on, the indicators are set as in Compare, K.

Compare Field

\[
\begin{align*}
KF & \quad a \cdot m \\
KFN & \quad a \cdot -m
\end{align*}
\]

(1) 1. The indicators are set as in Compare.

2. The length of the accumulator operand is the same as the length of the storage operand.

3. The matching bits of both operands are compared.
Compare Field for Range

KFR $a:m$ (I) 1. The accumulator comparand is the same as
in Compare Field, KF.
2. The indicators are set as in Compare Range, KR.

KFRN $a:m$ (I) 1. The accumulator comparand is the same as
in Compare Field, KF.
2. The indicators are set as in Compare If
Equal, KE.

Logical Connectives OP(ddds), $A_{24}$ (1), OF$_7$ (1')

Note: If the operand from storage has a byte size (BS) less than eight,
then eight minus BS ($8 - BS$) leading zeros are added to each byte from
storage before the connect takes place. However, the storage operand is
not changed in Cxxx or CTxxxx.

Connect to Accumulator

$C_{x_1x_2x_3x_4}x_5$ Result $a$

Connect to Memory

$C_{m_1x_2x_3x_4}x_5$ Result $m$

Connect for Test

$C_{x_1x_2x_3x_4}x_5$ Result is not stored.

$x_1x_2x_3x_4$ is a four-bit binary configuration to describe the type of
connective; it is summarized:

Let: $m =$ a bit from storage (may be an inserted leading zero if the
byte size is less than 8.)
$a =$ a bit from the accumulator corresponding to $m$. The accumu-
lateor byte size always $= 8$.
$x_1 =$ desired result if $m = 0$ and $a = 0$
$x_2 =$ desired result if $m = 0$ and $a = 1$
$x_3 =$ desired result if $m = 1$ and $a = 0$
$x_4 =$ desired result if $m = 1$ and $a = 1$

Example: C1010 (BU, 64, 4), 0 will complement the entire 128-bit
accumulator.

Pseudo-Connectives

LF (Load Field) LF = C0011
SF (Store Field) SF = CM0101

Immediate Connects

To indicate immediate addressing, write: $C_{x_1x_2x_3x_4}$, $C_{m_1x_2x_3x_4}$,
and LFI.

$\Sigma AOC =$ All ones count register.
$\Sigma LZC =$ Left zeros count register.

After a connective operation the two registers, $\Sigma AOC$ and $\Sigma LZC$ contain
the indicated counts of the result. Because the result may not occupy the
entire accumulator, $\Sigma AOC$ and $\Sigma LZC$ may not give the total count of ones
and left zeros of the accumulator. However, these counts always give the
correct count in CM or SF.

Convert Instructions

Definitions:
$a_0 =$ accumulator in decimal, four-bit bytes with specified offset.
$a_n =$ accumulator in binary with specified offset.
$a_{868} =$ accumulator in binary with offset $= 20$.
$a_{808} =$ accumulator in binary with offset $= 68$.
$m_a =$ storage operand in binary with specified byte size and field
length.
$m_n =$ storage operand in decimal with specified byte size and field
length.
$m_{TR} =$ 64-bit transit register with a sign byte in the rightmost four
bits.

Note: The conversion goes from decimal to binary if the mode given
is decimal; from binary to decimal if the given mode is binary.

Convert

CV $a_0 \rightarrow a_{868}$ if mode = D or DU
$CDV$ $a_n \rightarrow a_0$ if mode = B or BU

Double Convert

DCV $a_0 \rightarrow a_{820}$
$DCV$ $a_n \rightarrow a_{820}$

Load Converted

LCV $m_{n_1} \rightarrow a_n$ (I)
$or m_n \rightarrow a_0$
LCNV $m_{n_1} \rightarrow a_n$ (I)
$or m_n \rightarrow a_0$

Load Transit Converted

LTRCV $m_{n_1} \rightarrow \pi_{TR}$ (I)
$or m_n \rightarrow \pi_{TR}$
LTRCVN $m_{n_1} \rightarrow \pi_{TR}$ (I)
$or m_n \rightarrow \pi_{TR}$

Progressive Indexing

Any VFI or Connective operation (when not immediate) may have a
second operation enclosed in parentheses. The second operation may be
$V \downarrow I$, $V \downarrow IC$ or $V \downarrow ICR$.

Format: OP(OP$_2$)(ddds), $A_{24}$ (J), OF$_7$ (1')

Notes: 1. The original value field $J$ is the effective address of operation.
2. $A_{24}$ is the immediate operand specified by $J$ in $V \downarrow I$, and so
on, and the value field of $J$ is incremented by $\pi_{A_{24}}$
according to $\downarrow I$. The incrementing takes place subsequent to
note 1.
3. $J$ may be $\\$XO$.

INDEXING OPERATIONS

Notation for symbolizing the Indexing Operations

Index Word Operands

$J =$ bits (8 - 63) of the index word
$V =$ bits (0 - 24) of $J$
$C =$ bits (28 - 45) of $J$
$R =$ bits (40 - 63) of $J$

Storage Word Operands

$m =$ bits (0 - 63) of a storage word.
$V(m) =$ bits (0 - 24) of $m$ if the second operand is $V$. (sign of $V$ is
in bit 24)
$V(m) =$ bits (0 - 17) of $m$ if the second operand is $C$ or $R$.

Immediate Operands

$m =$ bits (0 - 18) of the effective address if the second operand is $V$.
$m =$ bits (0 - 17) of the effective address if the second operand is $C$
or $R$.

Notes: 1. For clarity, the titles to the indexing and the branch op-
   erations have been omitted.
2. The indicators XF, XCY, XVLZ, XYZ, and XVGZ are set by all of the direct and immediate index operations except KV, KC, KVI, KVNI, and KCI. These indicators are set before the refill (if any) takes place.

KV, KC, ..., KCI set the index compare indicators XL, XE, and XH.

Direct Index Arithmetic OP, J, A₁₉ (I)

LX \( m \rightarrow J \) A₁₈
LV \( V(m) \rightarrow V \) 1. \( M = A₁₉ \) (I)
LC \( V(m) \rightarrow C \) 2. \( m = (M) \)
LR \( V(m) \rightarrow R \) \( C₂ \) = The count field of \( J \) after modification

SX \( J \rightarrow m \) 1. A₁₈
SV \( V \rightarrow V(m) \)
SC \( C \rightarrow V(m) \) 1. 0 → (18 - 24) of \( m \).
SR \( R \rightarrow V(m) \) 1. 0 → (18 - 24) of \( m \).

V+ \( V+V(m) \rightarrow V \) 1. There is no \( V \) etc.
V+C \( \{ C-1 \rightarrow C \} \)
V+CR \( \{ C-1 \rightarrow C \} \)
\( \{ R \rightarrow (J) \} \) if \( C₂ = 0 \)

VSA \( V \rightarrow V(m) \) 1. \( V \) is truncated to 18, 19, or 24 bits, as is appropriate for the instruction containing \( V(m) \).

LVE \( (M)^n \rightarrow V \) 1. \( (M) \) means contents of \( M \)
\( (M)^n \)
\( (M)^n \)

KV \( \rightarrow VV(m) \)
KC \( C:V(m) \) 1. Indicators: XL, XE, XH are set by KV and KC. This setting is the only output of KV and KC.

BNX \( J \rightarrow (R(\#XO)) \) 1. Used for saving and restoring index registers.
\( m \rightarrow J \)

LVS (special format): LVS, J, A₁, A₁, ..., Aₙ

N \( \Sigma \)

V(A₁) → V(J) 1. The sum may include any subset of the index words, each one appearing no more than once.

2. No indexing of the address field is allowed.

Immediate Index Arithmetic OP, J, A₁₉

Notes:
1. None of the immediate index instructions allow indexing of the address. A₁₉ is the effective address and is represented by A below.

2. The output of KVI, KVNI, and KCI is the setting of indicators XL, XE, and XH.

LVNI \( -A \rightarrow V \) 1. \( (19 - 23) \) of \( V \) are set to 0.
LVI \( A \rightarrow V \) 1. \( (19 - 24) \) of \( V \) are set to 0.
LCI \( A \rightarrow C \)
LRI \( A \rightarrow R \)

V+I \( V+A \rightarrow V \) 1.
V–I \( V–A \rightarrow V \) 1.
V+IC \( \{ V=A \rightarrow C \} \)
\( \{ C-1 \rightarrow C \} \)
V–IC \( \{ V=A \rightarrow C \} \)
\( \{ C-1 \rightarrow C \} \)

V+ICR \( \{ V=A \rightarrow C \} \)
\( \{ C-1 \rightarrow C \} \)
\( \{ (R) \rightarrow (J) \} \) if \( C₂ = 0 \)

V–ICR \( \{ V=A \rightarrow C \} \)
\( \{ C-1 \rightarrow C \} \)
\( \{ (R) \rightarrow (J) \} \) if \( C₂ = 0 \)

KVI \( (0 - 18) \) of \( V : A \)
KVNI \( (0 - 18) \) of \( V : A \)

KCI \( C : A \)

Count and Branch Operations OP, J, B₁₉ (K)

CB \( C₁ - 1 \rightarrow C₂ \) \( I_C + 0.32 \rightarrow I_C \) if \( C₂ = 0 \)
M \( \rightarrow IC \) if \( C₂ = 0 \)

CBR \( C₁ - 1 \rightarrow C₂ \) \( I_C + 0.32 \rightarrow I_C \) and \( (R) \rightarrow (J) \)
M \( \rightarrow IC \) if \( C₂ = 0 \)

CBZ \( C₁ - 1 \rightarrow C₂ \) \( I_C + 0.32 \rightarrow I_C \) if \( C₂ = 0 \)
M \( \rightarrow IC \) if \( C₂ = 0 \)

CBZR \( C₁ - 1 \rightarrow C₂ \) \( I_C + 0.32 \rightarrow IC \) if \( C₂ = 0 \)
M \( \rightarrow IC \) and \( (R) \rightarrow (J) \)

Note: In addition to the stated functions, the value field of \( J \) may be modified by placing \( +, - \), or \( H \) after the above mnemonics. The modification of \( V \) takes place regardless of \( C₂ \) and before the refill (if any).

Example: In addition to the given functions of CB, we have:
- CB leave V alone
- CB+ \( V + 1.0 \) \( \rightarrow V \)
- CB– \( V - 1.0 \) \( \rightarrow V \)
- CBH \( V + 0.32 \) \( \rightarrow V \)

Unconditional Branch Operations OP, A₁₉ (I)

B \( \{ M \rightarrow IC \} \)

BR \( M+IC₁ + 0.32 \rightarrow IC \)

BE \( \{ M \rightarrow IC \} \)

BD \( \{ M \rightarrow IC \} \)

Note: The unconditional branch instructions are the only branch instructions which allow a 4-bit index field, I. The conditional branch instructions may have only a 1-bit index field, K.

BEW \( \{ M \rightarrow IC \} \)

NOP \( IC₁ + 0.32 \rightarrow IC \)

Branch on Bit Operations OP, A₂₉ (I), B₁₉ (K)

BB \( IC₁ + 0.32 \rightarrow IC \) if \( m₁ = 0 \)
M \( \rightarrow IC \) if \( m₁ = 1 \)

BBZ \( IC₁ + 0.32 \rightarrow IC \) if \( m₁ = 0 \)
M \( \rightarrow IC \) if \( m₁ = 1 \)

BBM \( IC₁ + 0.32 \rightarrow IC \) if \( m₁ = 0 \)
M \( \rightarrow IC \) if \( m₁ = 1 \)

Branch on Indicator Operations BIND, B₁₉ (K)

BIND \( IC₁ + 0.32 \rightarrow IC \) if \( ind. = 0 \)
M \( \rightarrow IC \) if \( ind. = 1 \)

BBZIND \( IC₁ + 0.32 \rightarrow IC \) if \( ind. = 1 \)
M \( \rightarrow IC \) if \( ind. = 0 \)

Notes: 1. The letters “IND” in BIND are replaced by the appropriate indicator mnemonics as shown in note 2 below.

Appendix 51
2. The above operations can have a suffix, Z, which will cause the indicator being tested to be set to zero independently of the success of the branch. For example, BZXPOZ will set indicator XPO to zero arbitrarily. We may have: BXPO; BZXPO; BXP0Z; and BZXPOZ. The following list indicates all of the indicator mnemonics which may be used in BIND, B_N(K), and their bit addresses.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name</th>
<th>Bit Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>MK</td>
<td>Machine Check</td>
<td>11.0</td>
</tr>
<tr>
<td>IK</td>
<td>Instruction Check</td>
<td>11.1</td>
</tr>
<tr>
<td>HI</td>
<td>Instruction Reject</td>
<td>11.5</td>
</tr>
<tr>
<td>EK</td>
<td>Exchange Control Check</td>
<td>11.3</td>
</tr>
<tr>
<td>TS</td>
<td>Time Signal</td>
<td>11.4</td>
</tr>
<tr>
<td>CPUS</td>
<td>CPU Signal</td>
<td>11.5</td>
</tr>
<tr>
<td>EKJ</td>
<td>Exchange Check Reject</td>
<td>11.6</td>
</tr>
<tr>
<td>UNRJ</td>
<td>Unit Not Ready Reject</td>
<td>11.7</td>
</tr>
<tr>
<td>CBJ</td>
<td>Channel Busy Reject</td>
<td>11.8</td>
</tr>
<tr>
<td>EPGK</td>
<td>Exchange Program Check</td>
<td>11.9</td>
</tr>
<tr>
<td>UK</td>
<td>Unit Check</td>
<td>11.10</td>
</tr>
<tr>
<td>EE</td>
<td>End Exception</td>
<td>11.11</td>
</tr>
<tr>
<td>EOP</td>
<td>End of Operation</td>
<td>11.12</td>
</tr>
<tr>
<td>CS</td>
<td>Channel Signal</td>
<td>(not available)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(not available)</td>
</tr>
</tbody>
</table>

**INSTRUCTION EXCEPTION**

| OP       | Operation Invalid | 11.15 |
| AD       | Address Invalid   | 11.16 |
| USA      | Unended Sequence of Addresses | 11.17 |
| ENE      | Execute Exception | 11.18 |
| DS       | Data Store        | 11.19 |
| DF       | Data Fetch        | 11.20 |
| IF       | Instruction Fetch | 11.21 |

**RESULT EXCEPTION**

| LC       | Lost Carry        | 11.22 |
| PF       | Partial Field     | 11.23 |
| ZD       | Zero Divisor      | 11.24 |

**RESULT EXCEPTION-FLOATING POINT**

| IB       | Imaginary Root    | 11.25 |
| LS       | Lost Significance | 11.26 |
| PSH      | Preparatory Shift Greater than 48 | 11.27 |
| XFPFP    | Exponent Flag Positive | 11.28 |
| XPO      | Exponent Overflow | 11.29 |
| XPH      | Exponent High     | 11.30 |
| XPL      | Exponent Range Low | 11.31 |
| XPU      | Exponent Underflow | 11.32 |
| ZM       | Zero Multiply     | 11.33 |
| RU       | Remainder Underflow | 11.34 |

**FLAGGING**

| TF       | T Flag            | 11.35 |
| UF       | U Flag            | 11.36 |
| VF       | V Flag            | 11.37 |
| XP       | Index Flag        | 11.38 |

**TRANSIT OPERATIONS**

| BTR      | Binary Transit    | 11.39 |
| DTR      | Decimal Transit   | 11.40 |

**PROGRAMMER INDICATORS**

| FGO or FG | 11.41 |
| FG1       | 11.42 |
| FG2       | 11.43 |
| FG3       | 11.44 |
| FG4       | 11.45 |
| FG5       | 11.46 |
| FG6       | 11.47 |

**INDEX RESULT**

| XCZ      | Index Count Zero | 11.48 |
| XVLZ     | Index Value Less than Zero | 11.49 |
| XVZ      | Index Value Zero  | 11.50 |
| XVGL     | Index Value Greater Than Zero | 11.51 |
| XL       | Index Low         | 11.52 |
| XE       | Index Equal       | 11.53 |
| XH       | Index High        | 11.54 |

**ARITHMETIC RESULT**

| MOP      | To-Memory Operation | 11.55 |
| BLZ      | Result Less than Zero | 11.56 |
| RZ       | Result Zero         | 11.57 |
| RGP      | Result Greater than Zero | 11.58 |
| RN       | Result Negative     | 11.59 |
| AL       | Accumulator Low     | 11.60 |
| AE       | Accumulator Equal   | 11.61 |
| AH       | Accumulator High    | 11.62 |

**MODE**

| NM       | Noisy Mode         | 11.63 |

**TRANSMIT OPERATIONS:** J, A_18(I), A'_18(I')

Notes:
1. Full words are transmitted in all Transmit and Swap instructions.
2. In the immediate operations, J is the count of the number of full words transmitted. J must be ≤ 16. If J = 0, 16 words are transmitted.
3. In the others (the direct transmission) the count field of J has the number of full words to be transmitted.

Transmit Forward

\[
T \quad (M_{i-1}) \rightarrow (M_{i+1}) \quad 1. \quad M_i \text{ is the effective address of } A_{18}(I) \ \text{etc.} \\
\]

Transmit Forward Immediate

\[
T \quad (M_{i-1}) \rightarrow (M_{i+1}) \quad 2. \quad M_{i+1} \text{ is the effective address of } A'_{18}(I') \\
\]

Transmit Backward

\[
T \quad (M_{i-1}) \rightarrow (M_{i+1}) \quad 1. \quad \text{Both blocks are referred to in a backward direction.} \\
\]

Transmit Backward Immediate

\[
TBI \quad (M_{i-1}) \rightarrow (M_{i+1}) \quad \text{etc.} \\
\]

Swap Forward

\[
SWAP \quad (M_{i-1}) \leftrightarrow (M_{i+1}) \quad \text{etc.} \\
\]

Swap Forward Immediate

\[
SWAPI \quad (M_{i-1}) \leftrightarrow (M_{i+1}) \quad \text{etc.} \\
\]
Swap Backward

\[ \text{SWAPB} \quad (M_i) \leftrightarrow (M_{i-1}) \leftrightarrow (M_{i+1}) \leftrightarrow (M_{i+2}) \]

etc.

Swap Backward Immediate

\[ \text{SWAPBI} \quad (M_i) \leftrightarrow (M_{i+1}) \leftrightarrow (M_{i+2}) \]

etc.

MISCELLANEOUS OPERATIONS: OP, \( A_{19}(I) \)

Store Instruction Counter If

\[ \text{SIC} \quad IC_i+1 \rightarrow (0-18) \quad \text{of} \quad A_{19}(I) \quad \text{if the following half word branch instruction is executed.} \]

Refill

\[ R \rightarrow (R_M) \rightarrow (M) \]

1. \( R_M \) = refill field of word M.

Refill if Count Is Zero

\[ R \rightarrow (R_M) \rightarrow (M) \quad \text{if} \quad C \quad \text{field of} \quad M = 0 \]

Execute

\[ \text{EX} \quad \text{Execute} \rightarrow (M) \]

1. The instruction located at M is executed.

2. Control then goes to the instruction following EX.

Execute Indirect and Count

\[ \text{EXIC} \quad \text{Execute} \rightarrow (M) \rightarrow (M) \]

1. The instruction whose address is located in M is executed.

Store Zero

\[ Z \rightarrow 0 \rightarrow (M) \]

1. Full word of zeros.

INPUT-OUTPUT INSTRUCTIONS: OP, \( A_7(I) \), \( A_{18}(I') \)

Locate

\[ \text{LOC} \quad A_7(I) \quad \text{represents a channel address;} \quad A_{18}(I') \quad \text{represents:} \]

1. The address of one of several units attached to channel \( A_7(I) \); in this case LOC or SU must be given before a RD or W addressing this channel;

2. An address on the disk specified by \( A_7(I) \).

Select Unit

\[ \text{SU} \quad \text{LOC} = \text{SU.} \]

Read

\[ A_7(I) \quad \text{represents a channel address; a reading operation is initiated for this channel (or for a unit attached to this channel if more than one unit is available and has been readied by a LOC instruction).} \quad A_{18}(I') \quad \text{is the address of a control word.} \]

Write

\[ W \quad \text{Initiates a writing operation. Analogous to RD except that the skip flag of the control word is ignored.} \]

Release

\[ \text{REL} \quad \text{Immediately terminates any operation in progress at the unit specified in} \quad A_7(I) \quad \text{, the channel address, or in the last unit at} \quad A_7(I) \quad \text{selected by a LOC instruction, if} \quad A_7(I) \quad \text{consists of more than one unit.} \]

Copy Control Word

\[ \text{CCW} \quad \text{The current control word corresponding to the addressed channel} \quad A_7(I) \quad \text{is sent to} \quad A_{18}(I'). \]

LOC(SEOP)

Same as LOC, SU, RD, W, REL, CTRL except the SEOP hit in control word is set to 1; thus, program interruption on completion of an operation is suppressed, provided no exception conditions, such as unit check and end exception, are encountered.

Copy Control Word

\[ \text{SEOP} \quad \text{The current control word corresponding to the addressed channel} \quad A_7(I) \quad \text{is sent to} \quad A_{18}(I'). \]

RD(SEOP)

Same as LOC, SU, RD, W, REL, CTRL except the SEOP hit in control word is set to 1; thus, program interruption on completion of an operation is suppressed, provided no exception conditions, such as unit check and end exception, are encountered.

CTL(SEOP)

Same as LOC, SU, RD, W, REL, CTRL except the SEOP hit in control word is set to 1; thus, program interruption on completion of an operation is suppressed, provided no exception conditions, such as unit check and end exception, are encountered.

SU(SEOP)

Same as LOC, SU, RD, W, REL, CTRL except the SEOP hit in control word is set to 1; thus, program interruption on completion of an operation is suppressed, provided no exception conditions, such as unit check and end exception, are encountered.

Control

\[ \text{CTL} \quad \text{Initiates performance of certain functions at the channel indicated by} \quad A_7(I) \quad \text{, or at the last unit selected by an LOC instruction. The functions are indicated.} \]

General I/O Unit (Standard for \( A_{18}(I) \))

\[ A_{18}(I') = 016_8 \quad \text{Reserved Light Off} \]
\[ 017_8 \quad \text{Reserved Light On} \]
\[ 116_8 \quad \text{Read-Write Check Light On} \]
\[ 057_8 \quad \text{ECC Mode} \]
\[ 157_8 \quad \text{No ECC Mode} \]

Card Reader and Card Punch

\[ \text{Standard, except} \quad A_{18}(I') = 2 \quad \text{also causes a card to be offset in the stacker.} \]

Tape Units

\[ \text{Standard, but in addition:} \]
\[ A_{18}(I') = 057_8 \quad \text{ECC Mode, Odd Parity} \]
\[ 157_8 \quad \text{No ECC Mode, Odd Parity} \]
\[ 156_8 \quad \text{No ECC Mode, Even Parity} \]
\[ 136_8 \quad \text{Rewind Tape} \]
\[ 076_8 \quad \text{Space Block (record)} \]
\[ 176_8 \quad \text{Backspace Block (record)} \]
\[ 077_8 \quad \text{Space File} \]
\[ 177_8 \quad \text{Backspace File} \]
\[ 117_8 \quad \text{Write Tape Mark (EOF mark)} \]
\[ 056_8 \quad \text{Erase Long Gap} \]
\[ 036_8 \quad \text{High-Density Mode (556 bits/inch)} \]
\[ 037_8 \quad \text{Low-Density Mode (200 bits/inch)} \]
\[ 016_8 \quad \text{Remove End of Tape Condition} \]
\[ 137_8 \quad \text{Rewind and Unload} \]

Inquiry Station, Printer, Console

\[ \text{Standard, except codes} \quad 057_8 \quad \text{and} \quad 157_8 \quad \text{are missing.} \]

On Console, \( A_{18}(I') = 177_8 \quad \text{causes the gong to sound.} \]
## Appendix D

The Current (May 1, 1961) list of STRAP II Error Messages are as follows:

<table>
<thead>
<tr>
<th>Message No.</th>
<th>Message</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MAIN S1</td>
<td>An improper primary op has been specified.</td>
</tr>
<tr>
<td>2</td>
<td>MAIN S2</td>
<td>An improper secondary op has been specified.</td>
</tr>
<tr>
<td>3</td>
<td>MAIN S3</td>
<td>An entry mode has been specified with a non-DD pseudo-op.</td>
</tr>
<tr>
<td>4</td>
<td>MAIN S4</td>
<td>More than one secondary op has been specified.</td>
</tr>
<tr>
<td>5</td>
<td>MAIN S5</td>
<td>More than one DDS has been specified.</td>
</tr>
<tr>
<td>6</td>
<td>MAIN S6</td>
<td>This symbol is multiple defined.</td>
</tr>
<tr>
<td>7</td>
<td>ASSEMBLY ERROR</td>
<td>There is an error in the assembly process.</td>
</tr>
<tr>
<td>8</td>
<td>MAIN S8</td>
<td>The internal VLE table buffer has been exceeded.</td>
</tr>
<tr>
<td>9</td>
<td>GETCHA4</td>
<td>The internal BYST buffer is now full.</td>
</tr>
<tr>
<td>10</td>
<td>ASSEMBLY ERROR</td>
<td>There is an error in the assembly process.</td>
</tr>
<tr>
<td>11</td>
<td>REACHED FLAG IN NAMEXW PRIOR TO END INSTRUCTION</td>
<td>Output has received the flag in the index word, NAMEXW, before receiving the instruction, END.</td>
</tr>
<tr>
<td>12</td>
<td>FLAG NOT SET IN NAMEXW AT END INSTRUCTION</td>
<td>Output has received the instruction, END, but the flag in index word, NAMEXW, has not been set.</td>
</tr>
<tr>
<td>13</td>
<td>NAME CHECK CHARACTERS DO NOT COMPARE</td>
<td>The name check characters do not compare.</td>
</tr>
<tr>
<td>14</td>
<td>THE OUTPUT FOR THIS INSTRUCTION IS UNDETERMINED</td>
<td>The output for this DD instruction is undetermined.</td>
</tr>
<tr>
<td>15</td>
<td>XxxxxxxxCODE ERR</td>
<td>I/O code specified is not compatible with I/O unit specified.</td>
</tr>
<tr>
<td>16</td>
<td>RDR NEEDS ATTN</td>
<td>Card hopper has been emptied without STRAP II reaching the instruction, END.</td>
</tr>
<tr>
<td>17</td>
<td>UNORDER</td>
<td>A symbol table entry has been unordered.</td>
</tr>
<tr>
<td>18</td>
<td>SYMBOL TABLE INCORRECT</td>
<td>There is an error in the assembly process.</td>
</tr>
<tr>
<td>19</td>
<td>MAIN 1</td>
<td>The unit begins with an improper character.</td>
</tr>
<tr>
<td>20</td>
<td>MAIN 2</td>
<td>There is more than one leading $ on this unit.</td>
</tr>
<tr>
<td>21</td>
<td>MAIN 3</td>
<td>An illegal entry mode has been specified for a DD.</td>
</tr>
<tr>
<td>22</td>
<td>MAIN 4</td>
<td>The entry mode of the DD has not been closed by a right parenthesis.</td>
</tr>
<tr>
<td>23</td>
<td>MAIN 5</td>
<td>The secondary op has not been closed by a right parenthesis.</td>
</tr>
<tr>
<td>24</td>
<td>MAIN 6</td>
<td>This op should not have a data description.</td>
</tr>
</tbody>
</table>

** The messages will be modified at a later date to become more meaningful and descriptive of the error situation.

** INPUT CODE ERR--Input code specified is not compatible with input unit specified.

** BOUTH CODE ERR--Output code specified is not compatible with output unit specified.

** LIST CODE ERR--Output code specified is not compatible with output unit specified.
Message No. | Message | Meaning
---|---|---
61 | TRUNCATION IN INDEX VALUE | The index address in the J or in the I field is larger than the instruction field allows.
62 | INDEX IN WRONG PLACE, IT IS IGNORED | An index has been specified in the wrong place.
63 | SUBSCRIPT WRITTEN IN BIT-STYLE | A point has been used in a subscript.
64 | CAN'T SUBSCRIPT CONSTANT, TRY INDEX | A subscript has been specified with a constant.
65 | SUBSCRIPT OR INDEX INCORRECT | Either an incorrect subscript or index has been specified.
66 | CAN'T SUBSCRIPT SYMBOL WITH NO DDS | A subscript has been specified with a symbol that does not have a data description.
67 | ONE SUBS. TOO MANY, LAST USED AS XR | An extra subscript has been specified.
68 | TOO MANY SUBS, EXTRAS IGNORED | Too many subscripts have been specified.
69 | TOO FEW SUBS, OTHERS TAKEN AS ZERO | The last has been used as an index.
70 | DIVISION BY ZERO, DIVISOR IGNORED | Other subscripts have been taken as zero.
71 | GETCHA1 | A non IBM card code character has been specified on the input.
72 | GETCHA2 | An illegal character is in the first column.
73 | GETCHA3 | An illegal character is in the name field.
74 | GETFD (.) has been interpreted as a parenthetical integer entry. | The symbol is too long to accept the specified tail.
75 | MAIN 41 | The byte size should equal 12 on this DD.
76 | MQDALF1 | The byte size should equal 8 on this DD.
77 | MQDALF2 | A combination of bit and integer values have been specified where only an integer value is allowed.
78 | VALUE 1 | There is an illegal sequence of MCP instructions.
79 | MIO 1 | The instruction should have a name.
80 | MIO 2 | The address of the IOD table of exits is null.
81 | MIO 3 | This MCP Instruction should not have a name.
82 | EXT 1 | A parameter of the EXT pseudo-op is not followed by the correct partition character.
83 | EXT 2 | A parameter of the EXT pseudo-op has been specified on a parameter of the EXT pseudo-op.
84 | GP ERR | A parenthetical integer entry is not allowed.
85 | MAIN 81 | A parenthetical integer entry has been specified on the statement of a DD.
86 | REMSEM1 | A bit style number has been used to reference error.
87 | REMSEM2 | Value of error message to be suppressed or restored is not known.
88 | ZERO DD | A zero base has been specified in the DD.
89 | HIEX | Exponent in the DD is greater than 2**-1.
90 | MQDALFX | The alphabetic DD was not terminated by the specified terminating character.
91 |  |  
97 | DEC 59 | A field length greater than 64 has been specified.
98 | DEC 60 | A byte size greater than 8 has been specified.
99 | DEC 61 | A non-allowed bit style number has been specified.
100 | DEC 62 | A negative field has been complemented.
101 | DEC 63 | The mode specified is inconsistent with the op.
102 | DEC 64 | No mode has been specified.
103 | DEC 65 | There are too many fields.
104 | DEC 66 | There is an error in the parenthetical integer entry.
105 | DEC 67 | The negative parenthetical integer entry specified has been complemented.
106 | DEC 68 | A non-allowed bit style number has been specified.
107 | DEC 69 | Negative parameters have been specified with the extract pseudo-op.
108 | DEC 70 | A parameter > 64 has been specified with the extract pseudo-op.
109 | DEC 71 | There is an error in the dd of a SYN or of a DDI.
110 | PASS 1 | The negative field specified has been complemented.
111 | PASS 2 | An address < 41.0 has been specified.
112 | NEGATIVE FIELD HAS BEEN COMPLETED | Only a K field is allowed.
113 | INDEX FIELD NOT ALLOWED | The address specified contains too many bits to be assembled in this instruction.
114 | ADDRESS FIELD HAS BEEN TRUNCATED | Only a K field is allowed.
115 | ONLY K FIELD ALLOWED | The address field or fields of this instruction contains bits which shall be ignored in the actual execution of the instruction.
116 | ADDRESS INCLUDES BITS NOT NORMAL IN OP | A point has not been used in the address field of the SLC pseudo-op.
117 | SLC CONTAINS AN INTEGER | Bit style address is not allowed.
118 | BIT STYLE ADDRESS NOT ALLOWED | A bit has been addressed more than once in the address field of the LVS or the INDMK instruction.
119 | BIT ADDRESSED TWICE IN LVS OR INDMK INSTRUCTION NOT ALLOWED IN EXT | This is an illegal statement for the EXT pseudo-op.
120 | ADDRESS FIELD CONTAINS MORE THAN 1 LOC. CTR. DEP. SYMBOL | Address field contains more than one location counter symbol which may cause trouble in relocation.
121 | SYMBOL ON PNSYM NOT IN PROGRAM | A symbol specified in the address field of the PNSYM pseudo-op is not in the program.
122 | SIMAD | A field length larger than 24 has been specified on a VFL immediate op.
123 | MISMUL | This is a multi-defined symbol with no contradictions.
124 | CANNOT EVALUATE DDI | There is a too complicated data description for the evaluation of a DDL.
125 | INCONSISTENCY IN EXT PARAMETERS | |  
126 | CNTRCHK | There is an error in the assembly process.

Appendix 55
ADDITIONS AND CORRECTIONS TO STRAP II REFERENCE MANUAL

In order to inform STRAP II users of all additions and corrections since the release of the STRAP manual, this bulletin covers the following:

1. System Requirements
2. New Pseudo-Operations
3. Relocatable Output
   a. Special Relocatable Pseudo-Operations
   b. Relocation Bits
   c. Relocatable Card Formats
   d. Coding Example
4. Other General Changes
5. Coding Suggestions
6. Revised Appendix B - Pseudo-Operations List
7. Additions to Appendix C - Instruction Mnemonics
8. Revised Appendix D - Error Message List
9. Revised Appendix E - Output Listing
10. Errata

SYSTEM REQUIREMENTS

Since STRAP II currently functions as a problem program under MCP control, the system requirements have been changed; the combined MCP-STRAP system requires core storage of at least 32K, a disk, console, and MCP system input and output.

NEW PSEUDO-OPERATIONS

Pseudo-operations not described in the STRAP reference manual.

1. DUPLI - Duplicate cards
   DUPLI, X, Y
   The DUPLI pseudo-op will cause STRAP to repeat the next X cards Y times. Note that X refers to card images, not individual instructions; where several instructions appear on the same card, they are all duplicated. If a name appears on any card to be duplicated, it will not be included in the duplicated cards; however, a comment character in the name field will be included. X and Y must both be absolute numbers.

2. REPEAT - Duplicate cards
   REPEAT is an alternate mnemonic for DUPLI.
3. PRNTALL - Print all symbols
   PRNTALL
   If this pseudo-operation is specified anywhere in the program, a list of all symbols will
   be printed at the end of the program, with the address at which they were defined.

4. NOSEQ - No sequence numbers in binary output
   NOSEQ
   This pseudo-operation will cause immediate punching of any data remaining in the punch
   buffer, and eliminate punching the sequence number in all binary cards produced there-
   after until the end of the program or a RESEQ.

5. RESEQ - Renumber sequence numbers in binary output
   RESEQ
   This pseudo-operation will cause immediate punching of any data remaining in the punch
   buffer, and begin punching sequence numbers starting with 1 in all subsequent binary
   cards produced thereafter until the end of the program or a NOSEQ.

   The next two pseudo-ops are not recent additions, but were not included in the STRAP
   manual.

6. INDMK - Create one word of binary output
   INDMK, A, B, C, D, . . .
   This pseudo-operation provides a convenient way of producing one full word of binary
   output beginning at a full word address, with a bit pattern as specified in the address
   field, bits 0–63. These integers may also be specified symbolically if desired. A
   sample usage is the creation of an indicator mask, using the mnemonics for the desired
   bits in the address field of the INDMK, e.g., INDMK, $ZM, $EXE, $IF.

7. PRNNOR - Print Normally
   PRNNOR
   This pseudo-operation restores printing in double-spaced format after a NOPRNT or
   PRNS.

RELOCATABLE OUTPUT

Special Relocatable Pseudo-Operations

1. PUNREL - Punch relocatable binary output
   PUNREL
   This pseudo-operation puts STRAP in relocatable mode, and must be specified before
   any other relocatable pseudo-operations; they will be ignored by STRAP unless it has
   already received a PUNREL. An assembly can be specified to produce partially
   relocatable and partially absolute output, since as in the case of all other punch modes,
   STRAP produces output in accordance with the current punch mode request.

2. ORIGIN - Punch origin card
   ORIGIN, N
   This command produces a special origin card to be used in execution by the loader. N
   may be either absolute or symbolic.
3. **PUNCDC** - Punch common definition card  
   PUNCDC  
   This command produces one or more special common definition cards for the loader,  
   containing common names and sizes derived from the COMBLOCK statements immedi-  
   ately following PUNCDC.

4. **COMBLOCK** - Common block definition  
   A    COMBLOCK, N  
   The name A may not exceed 8 characters. The address N refers to the size of the  
   common block desired, and may be either absolute or symbolic. If there are more  
   than 9 COMBLOCK statements, one or more additional cards will be punched in the  
   same format.

5. **PUNFPC** - Punch FORTRAN program card  
   PUNFPC, S, C  
   This command produces a FORTRAN program card for the loader. The field S defines  
   the program size, and C the blank common size. Either field may be absolute or sym-  
   bolic. If either is not a full word, STRAP will round it up to the next higher full word.  
   The card produced will also contain program entry points and addresses derived from  
   the ENTER statements immediately following PUNFPC.

6. **ENTER** - Define entry point  
   A    ENTER, B  
   The ENTER statements provide information about the program entry points to be  
   incorporated into the FORTRAN program card. The name A, if used, may not exceed  
   8 characters. If it is left blank, the corresponding entry point in the FORTRAN pro-  
   gram card will contain 8 A8 blanks. B refers to an entry point within the program. If  
   there are more than 9 ENTER statements, one or more additional program cards will  
   be punched in the same format except that the program size and blank common size  
   fields will be left blank.

7. **SLCRCOM** - Set location counter relative to common  
   SLCRCOM, B  
   This pseudo-operation resets the location counter to zero, and includes the number of  
   the named common B on the resulting relocatable data card, so that the BSS loader may  
   properly position the data relative to common B. To insure that no data will be loaded  
   into blank common, STRAP does not punch an output card where the address field is left  
   blank following an SLCRCOM.

8. **FEND** - FORTRAN end card  
   FEND  
   Either END or FEND may terminate a FORTRAN program or subprogram. If FEND is  
   used, STRAP will produce a FORTRAN branch card. If END is specified, no branch  
   card will be punched.
Relocation Bits

A set of relocation bits is built up by STRAP describing the relocation characteristics of each half word on a binary instruction card. These relocation bits are punched consecutively following the final half word of data on the card, as determined by the bit count.

The relocation bit scheme is defined as follows:

0  No relocation
1 0 ..  Relocation
1 0 0 ..  First 18 bits (address)
1 0 1 ..  Last 18 bits (refill)
1 0 .. 0  As lower address
1 0 .. 1 ..  As upper address
1 0 .. 1 0  Blank common
1 0 .. 1 1 i  Named common

i is the number of the named common, the length of which is determined by the number of named commons. The second bit is not presently being used.

Relocatable Card Formats

ORIGIN CARD:

Column 1 : Hollerith O (11, 6 punches)
2 - 9: Octal address XXXXX.X
10 - 72: Unused

COMMON DEFINITION CARD:

[Diagram of card layout with columns for ID, SEQUENCE NUMBER, CHECKSUM, UNUSED, FIRST COMMON NAME (38-64 BITS), COMMON SIZE (18 BITS), SECOND COMMON NAME, COMMON SIZE, etc. across the card]
FORTRAN PROGRAM CARD:

Columns 6–8 are blank on any continuation program cards.

RELOCATABLE BINARY INSTRUCTION CARD:

Instructions only.
No data.

(Eventually followed by relocation bits.)

9 – 71
RELOCATABLE BINARY DATA CARD:

No relocation bits on this card.
Loading Base (column 10)
0-Program Data
1-1st Named Common
2-2nd Named Common etc.
Secondary Bit Count
(columns 9-10)
Bits to be zeroed/
skipped before/after
loading as determined
from 5.0, 5.1
5.0 0-skip 1-zero
5.1 0-before 1-after

FORTRAN BRANCH CARD:

5 - 72
Unused

All of these card formats include the ID field of 73-80 if a PUNID has been specified.
Coding Example

```
PRNID, AN EXAMPLE @
PUNID, EXAMPLE @
PUNREL @
PUNFPC, FINIS, COMLAST @
*MAIN*
    ENTER, BEGIN @
PUNCDC @

COM1
    COMBLOCK, 100 @
COM2
    COMBLOCK, 50 @
    XW, 1 @

JOE
    (AX)DD(BU), PROGRAM2X @
BEGIN
    LINK, B, JOE @
    B, $MCP @
    , $EOJ @

FINIS
    DR(N), 0 @
    SLCRCOM @

A
    DR(N), 50 @
COMLAST
    DR(N), 0 @
    SLCRCOM, COM1 @
B
    DX(N), $PI @
C
    DR(N), 50 @
    SLCRCOM, COM2 @
D
    DR2(N), 10 @
    FEND @
```

PUT IN RELOCATABLE MODE
PUNCH FORTRAN PROGRAM CARD
MAIN ENTRY POINT
PUNCH COMMON DEFINITION CARD
FIRST NAMED COMMON
SECOND NAMED COMMON
LENGTH OF TRANSFER VECTOR
T.V. TO PROGRAM2
FIRST EXECUTABLE INSTRUCTION
END OF PROGRAM
RELATIVE TO BLANK COMMON
END OF BLANK COMMON
RELATIVE TO NAMED COMMON1
DATA TO BE PLACED IN THE COMMON BLOCK
RELATIVE TO NAMED COMMON2

OTHER GENERAL CHANGES

1. The current version of STRAP II requires that the END (or FEND) statement be punched in columns 10-12 (10-13 for FEND).

2. When assembling a FORTRAN program, STRAP produces a type card as follows:
   `B TYPE, GO, FORTRAN`

3. On discovery of any program error during assembly, STRAP turns on for examination and disposition by any subsequent processor one of three bits in the communication record as follows:
   - 7.41<sub>10</sub>: For undefined or multiply defined symbols or contagious errors.
   - 7.42<sub>10</sub>: For all serious error messages (see revised Appendix D).
   - 7.43<sub>10</sub>: For all other error messages.
   In addition, since it would be of questionable value to execute the GO phase of a COMPILOGO assembly containing serious errors, STRAP sets the REJECT bit in the communication record whenever it discovers either of the first two types of errors in a COMPILOGO assembly with STRAP as the last member of the chain. An error message is printed on the system output, and MCP will reject the GO portion of the job.

4. With reference to multiply defined symbols, STRAP now prints the MULTI error flag on the output listing line immediately preceding both definitions. In addition, the CONTAG flag is printed immediately preceding an instruction which references a multiply defined symbol.
5. The MCP pseudo-operations are included in the STRAP system symbol table, and may be assembled as with any other system symbol, by preceding the reference with a $; e.g., $WAIT, $ABEOJ.

6. The output listing format has been somewhat changed, and a revised version of page 19 in the STRAP manual is included in Appendix E.

CODING SUGGESTIONS

Three simple coding hints are suggested, which will increase assembly speed.

1. Pack as many instructions as will fit on a card.

2. If there is only one instruction on a card or blank columns following the last instruction, put a comment mark (4-8 punch) immediately after the last character of the final instruction.

3. Use an absolute number instead of a system symbol in a J field only.
   LX, 5, BOX @ is faster than
   LX, $5, BOX @ or
   LX, $X5, BOX @
**REVISED APPENDIX B - Pseudo-Operation List**

The following information should replace Appendix B:

**Additional Instructions and Pseudo-Ops Accepted as STRAP II PRIMARY OPERATIONS**

<table>
<thead>
<tr>
<th>Pseudo-Ops</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMBLOCK</td>
<td>Common Block Definition</td>
</tr>
<tr>
<td>CNOP</td>
<td>Conditional No Operation</td>
</tr>
<tr>
<td>DDI</td>
<td>Data Definition Immediate</td>
</tr>
<tr>
<td>DR</td>
<td>Data Reservation</td>
</tr>
<tr>
<td>DRZ</td>
<td>Data Reservation and Set to Zero</td>
</tr>
<tr>
<td>DUPLI</td>
<td>Duplicate Input</td>
</tr>
<tr>
<td>END</td>
<td>End</td>
</tr>
<tr>
<td>ENTER</td>
<td>Define Entry Point</td>
</tr>
<tr>
<td>EXT</td>
<td>Extract</td>
</tr>
<tr>
<td>FEND</td>
<td>FORTRAN End</td>
</tr>
<tr>
<td>LINK</td>
<td>Link</td>
</tr>
<tr>
<td>NOPRINT</td>
<td>No Printing of Listing</td>
</tr>
<tr>
<td>NOPUN</td>
<td>Binary Output Suppressed, Both Cards and Disk</td>
</tr>
<tr>
<td>NOSEQ</td>
<td>No Sequence Number to be Punched in Binary Card(s)</td>
</tr>
<tr>
<td>ORIGIN</td>
<td>Origin</td>
</tr>
<tr>
<td>PRND</td>
<td>Print Double-Spaced</td>
</tr>
<tr>
<td>PRNID</td>
<td>Print ID</td>
</tr>
<tr>
<td>PRNNOR</td>
<td>Print Normally</td>
</tr>
<tr>
<td>PRNS</td>
<td>Print Single-Spaced</td>
</tr>
<tr>
<td>PRNTALL</td>
<td>Print All Symbol(s) Used in Program</td>
</tr>
<tr>
<td>PUNALL</td>
<td>Punch SYN Card(s) for All Symbol(s)</td>
</tr>
<tr>
<td>PUNCDC</td>
<td>Punch Common Definition Card</td>
</tr>
<tr>
<td>PUNFPC</td>
<td>Punch FORTRAN Program Card</td>
</tr>
<tr>
<td>PUNFUL</td>
<td>Punch Full Binary Card(s)</td>
</tr>
<tr>
<td>PUNID</td>
<td>Punch ID in Binary Card(s)</td>
</tr>
<tr>
<td>PUNORM</td>
<td>Punch Normally</td>
</tr>
<tr>
<td>PUNORG</td>
<td>Punch Origin Binary Card(s)</td>
</tr>
<tr>
<td>PUNREL</td>
<td>Punch Relocatable Binary Card(s)</td>
</tr>
<tr>
<td>PUNSYM</td>
<td>Punch Syn Symbolic Card(s)</td>
</tr>
<tr>
<td>REM</td>
<td>Restore Error Message</td>
</tr>
<tr>
<td>REPEAT</td>
<td>Duplicate Input</td>
</tr>
<tr>
<td>RESEQ</td>
<td>Restore Punching Sequence Number in Binary Card(s)</td>
</tr>
<tr>
<td>SEM</td>
<td>Suppress Error Message</td>
</tr>
<tr>
<td>SKIP</td>
<td>Skip paper</td>
</tr>
<tr>
<td>SLC</td>
<td>Set Location Counter</td>
</tr>
<tr>
<td>SLCR</td>
<td>Set Location Counter Relative</td>
</tr>
<tr>
<td>SLCRCOM</td>
<td>Set Location Counter Relative to Common</td>
</tr>
<tr>
<td>SPNUS</td>
<td>Suppress Printing Not Used Symbol List</td>
</tr>
<tr>
<td>SYN</td>
<td>Synonym</td>
</tr>
</tbody>
</table>

N28-1081 (C28-6129) Page 9 of 20
**Pseudo-Ops**

<table>
<thead>
<tr>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAIL</td>
<td>Tail</td>
</tr>
<tr>
<td>TLB</td>
<td>Terminate Loading and Branch</td>
</tr>
<tr>
<td>UNTAIL</td>
<td>Untail</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>General Instructions</th>
<th>MCP Instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CF</td>
<td>Count Field</td>
</tr>
<tr>
<td>CW</td>
<td>Control Word</td>
</tr>
<tr>
<td>DD</td>
<td>Data Definition</td>
</tr>
<tr>
<td>INDMK</td>
<td>Indicator Mask</td>
</tr>
<tr>
<td>RF</td>
<td>Refill Field</td>
</tr>
<tr>
<td>VF</td>
<td>Value Field</td>
</tr>
<tr>
<td>XW</td>
<td>Index Word</td>
</tr>
</tbody>
</table>

**Input-Output Instructions:**

$OP, A_7(I)$ where $A_7(I)$ represents a channel address and the unit affected is the last unit selected by a LOC instruction.

<table>
<thead>
<tr>
<th>BS</th>
<th>Backspace</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSSEOP</td>
<td>Backspace, Suppress End of Operation Interrupt</td>
</tr>
<tr>
<td>BSFL</td>
<td>Backspace File</td>
</tr>
<tr>
<td>BSFLSEOP</td>
<td></td>
</tr>
<tr>
<td>ECC</td>
<td>ECC (and odd parity for tape)</td>
</tr>
<tr>
<td>ECCSEOP</td>
<td></td>
</tr>
<tr>
<td>ERG</td>
<td>Erase Gap</td>
</tr>
<tr>
<td>ERGSEOP</td>
<td></td>
</tr>
<tr>
<td>EVEN</td>
<td>Even Parity No ECC (tape only)</td>
</tr>
<tr>
<td>EVENSEOP</td>
<td></td>
</tr>
<tr>
<td>GONG</td>
<td>Sound Gong</td>
</tr>
<tr>
<td>GONGSEOP</td>
<td></td>
</tr>
<tr>
<td>HD</td>
<td>High Density</td>
</tr>
<tr>
<td>HDSEOP</td>
<td></td>
</tr>
<tr>
<td>KLN</td>
<td>Check Light On</td>
</tr>
<tr>
<td>LD</td>
<td>Low Density</td>
</tr>
<tr>
<td>LDSEOP</td>
<td></td>
</tr>
<tr>
<td>NOECC</td>
<td>No ECC, EVEN Parity (tape only)</td>
</tr>
<tr>
<td>ODD</td>
<td>Odd Parity, No ECC</td>
</tr>
<tr>
<td>ODDSEOP</td>
<td></td>
</tr>
<tr>
<td>ODDECC</td>
<td>Odd Parity, ECC</td>
</tr>
<tr>
<td>ODDNEC</td>
<td>Odd Parity, No ECC</td>
</tr>
<tr>
<td>RLF</td>
<td>Reserved Light Off</td>
</tr>
<tr>
<td>RLFSEOP</td>
<td></td>
</tr>
<tr>
<td>RLN</td>
<td>Reserved Light On</td>
</tr>
<tr>
<td>RLNSEOP</td>
<td></td>
</tr>
<tr>
<td>RWDUNL</td>
<td>Rewind and Unload</td>
</tr>
</tbody>
</table>

N28-1081 (C28-6129) Page 10 of 20
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP</td>
<td>Space</td>
</tr>
<tr>
<td>SPSEOP</td>
<td>Space File</td>
</tr>
<tr>
<td>SPFL</td>
<td>Space File</td>
</tr>
<tr>
<td>SPFLSEOP</td>
<td>Space File</td>
</tr>
<tr>
<td>TILF</td>
<td>Tape Indicator Light Off</td>
</tr>
<tr>
<td>UNLOAD</td>
<td>Unload</td>
</tr>
<tr>
<td>WEF</td>
<td>Write End-of-File</td>
</tr>
<tr>
<td>WEFSEOP</td>
<td>Write End-of-File</td>
</tr>
</tbody>
</table>

**SECONDARY OPERATIONS**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCR</td>
<td>Chain Counts within Record</td>
</tr>
<tr>
<td>CD</td>
<td>Count Disregarding Record</td>
</tr>
<tr>
<td>CDSC</td>
<td>Count Disregarding Record, Skip, and Chain</td>
</tr>
<tr>
<td>CR</td>
<td>Count within Record</td>
</tr>
<tr>
<td>SCCR</td>
<td>Skip, Chain Counts within Record</td>
</tr>
<tr>
<td>SCR</td>
<td>Skip</td>
</tr>
<tr>
<td>SCD</td>
<td>Skip, Count Disregarding Record</td>
</tr>
<tr>
<td>SCDSC</td>
<td>Skip, Count Disregarding Record, Skip, and Chain</td>
</tr>
</tbody>
</table>
ADDITIONS TO APPENDIX C - Instruction Mnemonics

The following additional mnemonics should be included in Appendix C:

<table>
<thead>
<tr>
<th>Floating Point</th>
<th>Under these headings</th>
<th>include</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add</td>
<td>+N, -N, +NA, -NA, -A</td>
<td></td>
</tr>
<tr>
<td>Add to Memory</td>
<td>M+N, M-N, M+NA, M-NA</td>
<td></td>
</tr>
<tr>
<td>Add to Fraction</td>
<td>F+N, F-N, F+NA, F-NA</td>
<td></td>
</tr>
<tr>
<td>Add to Exponent</td>
<td>E+N, E-N, E+NA, E-NA</td>
<td></td>
</tr>
<tr>
<td>Double Add</td>
<td>D+N, D-N, D+NA, D-NA</td>
<td></td>
</tr>
<tr>
<td>Double Add to Magnitude</td>
<td>D+NMG, D-NMG</td>
<td></td>
</tr>
<tr>
<td>Add Magnitude to Memory</td>
<td>M+NMG, M-NMG</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Variable Field Length</th>
<th>Add</th>
<th>+I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add to Magnitude</td>
<td>+NMG, -NMG, +MGA, +MGI</td>
<td></td>
</tr>
<tr>
<td>Multiply</td>
<td>*I, *NI</td>
<td></td>
</tr>
<tr>
<td>Divide</td>
<td>/I, /NI</td>
<td></td>
</tr>
<tr>
<td>Load</td>
<td>Ll, LNI</td>
<td></td>
</tr>
<tr>
<td>Load with Flag Bits</td>
<td>LNFI, LWFNI</td>
<td></td>
</tr>
<tr>
<td>Load Factor</td>
<td>LFTI, LFTNI</td>
<td></td>
</tr>
<tr>
<td>Load Transit and Set</td>
<td>LTRSI, LTRSNI</td>
<td></td>
</tr>
<tr>
<td>Add One to Memory</td>
<td>M+N1, M-N1</td>
<td></td>
</tr>
<tr>
<td>Compare</td>
<td>Ki, KNI</td>
<td></td>
</tr>
<tr>
<td>Compare for Range</td>
<td>KRI, KRNI</td>
<td></td>
</tr>
<tr>
<td>Compare If Equal</td>
<td>KEI, KENI</td>
<td></td>
</tr>
<tr>
<td>Compare Field</td>
<td>KFI, KFN</td>
<td></td>
</tr>
<tr>
<td>Compare Field for Range</td>
<td>KFRI, KFRNI</td>
<td></td>
</tr>
<tr>
<td>Compare Field If Equal</td>
<td>KFEI, KFENI</td>
<td></td>
</tr>
<tr>
<td>Connect to Accumulator</td>
<td>CI1X1, X, X, X1</td>
<td></td>
</tr>
<tr>
<td>Connect for Test</td>
<td>C1TX1, X, X, X1</td>
<td></td>
</tr>
<tr>
<td>Pseudo-Connectives</td>
<td>LFI</td>
<td></td>
</tr>
<tr>
<td>Load Converted</td>
<td>LCVI, LCVNI</td>
<td></td>
</tr>
<tr>
<td>Load Transit Converted</td>
<td>LTRCVI, LTRCVNI</td>
<td></td>
</tr>
</tbody>
</table>

| Input-Output                 | Card Runout          | CRDRUN (SEOP) |
|------------------------------| Rewind               | REW (SEOP)   |

| New Instruction              | Store Multiply Register | STM         |
|------------------------------|                        | STMN        |
|                              |                        | STMNA       |
|                              |                        | STMA        |
|                              | Load Multiply Register | LMR         |
|                              |                        | LMRN        |
|                              |                        | LMRNA       |
|                              |                        | LMRNI       |
|                              |                        | LMRA        |
|                              |                        | LMRI        |
REVISED APPENDIX D - Error Message List

The following list of STRAP error messages should replace Appendix D. The number at the left of the message may be used if the programmer wishes to SEM any of the messages. Messages 1-18 are considered as serious error messages by STRAP, and it is strongly recommended that they should not be SEM'ed.

The error list is printed at the end of the listing, in sequence by page and line number. On the listing itself an extra asterisk is printed following the line number and asterisk on all lines containing an error.

1. ILLEGAL OPERATION CODE
2. ILLEGAL SECONDARY OP CODE
3. ENTRY MODE WITH NON-DD OPERATION
4. MORE THAN ONE SECONDARY OPERATION
5. MORE THAN ONE DDS
6. PASS 2A AND 2B LOCATION COUNTER DOES NOT AGREE
7. ASSEMBLY ERROR
8. SYMBOL TABLE EXCEEDED
9. SYMBOL BUFFER EXCEEDED
10. STATEMENT BUFFER EXCEEDED
11. SPARE
12. REACHED END OF NAME FILE BEFORE END INSTRUCTION
13. MORE NAMES IN NAME FILE AFTER END INSTRUCTION
14. ERROR ON NAME SEQUENCE
15. SPARE
16. SPARE
17. SPARE
18. SYMBOL TABLE ENTRY UNORDERED
19 - 28. SPARE MESSAGES
29. IMPROPER 1ST CHAR
30. MORE THAN ONE $ char
31. ILLEGAL ENTRY MODE
32. ENTRY MODE NOT CLOSED BY RIGHT PAREN
33. 2NDARY OP NOT CLOSED BY RIGHT PAREN
34. THIS OP SHOULD NOT HAVE DDS
35. DDS NOT CLOSED BY RT, PAREN
36. FIELD LENGTH GREATER THAN 64
37. BYTE SIZE GREATER THAN 8
38. BIT STYLE NO. IN DDS
39. NEG. FL OR BS HAS BEEN COMPLEMENTED
40. EXTRA FIELDS
41. SHOULD HAVE NO NAME
42. STRAP ASSIGNED DDS
43. SYN WITHOUT A NAME
44. SYN WITHOUT AN ADDRESS FIELD
45. UNATTAINABLE VALUE
46. DR OR DD WITHOUT DDS
47. CHAR ILLEGAL IN RADIX SPEC.
48. MORE THAN ONE POINT
49. SYMBOL IS TOO LONG
50. MORE THAN ONE $ IN NUM. DD
51. MORE THAN 1 $ IN SYSTEM SYM.
52. MULTIPLE DIMENSIONS NOT IN PAREN
VALUE ROUNDED TO FULL WORD
DIMENSION NOT CLOSED BY RIGHT PAREN
NO COMMA AFTER PUNID
NON-EXISTENT SYSTEM SYMBOL
PSEUDO LOC. CTR. TOO HIGH
UNTAIL LEVEL MORE THAN TAIL
NULL TAIL
TAIL LEVEL NOT CLOSED BY RIGHT PAREN
ILLEGAL TAIL LEVEL CHARACTER
ILLEGAL CHARACTER IN TAIL
DIGIT INCORRECT FOR RADIX
ILLEGAL CHARACTER IN PNSYM
MORE THAN 1 RADIX OR PAREN. ENTRY
SYNTAX ERROR
INAPPROPRIATE CHAR.
GP ERROR
TRUNCATION IN INDEX VALUE
INDEX IN WRONG PLACE, IT IS IGNORED
SUBSCRIPT WRITTEN AS BIT
CANT SUBSCRIPT CONSTANT, TRY INDEX
SUBSCRIPT OR INDEX INCORRECT
CANNOT SUBSCRIPT SYMBOL WITH NO DDS
1 SUBS. TOO MANY, LAST USED AS INDEX
TOO MANY SUBSCRIPTS, EXTRAS IGNORED
TOO FEW SUBSCRIPTS, OTHER TAKEN 0
DIVISION BY ZERO, DIVISOR IGNORED
INCORRECT CARD CODE CHAR.
ILLEGAL CHAR. IN FIRST COL.
ILLEGAL CHAR. IN NAME FIELD
(.0) HAS BEEN INTERPRETED AS PAREN INTEGER
SYMBOL TOO LONG FOR SPECIFIED TAIL
CC ENTRY MODE WITHOUT BS 12
BS NOT 8
ONLY INTEGER VALUES ALLOWED
THE FL IS GREATER THAN 64
BYTE SIZE GREATER THAN 8
BIT TYPE NOT ALLOW.
NEG. FIELD HAS BEEN COMPLEMENTED
MODE INCONSISTENT WITH OP
NO MODE
TOO MANY FIELDS
ERROR IN GP
NEGATIVE GP HAS BEEN COMPLEMENTED
NO FIELDS, STATEMENT IGNORED
BIT TYPE UNUSUAL
NEGATIVE PARAMETERS ON EXT
PARAMETER GREATER THAN 64
ADDR LESS THAN 33.
ERR IN DDS
ILLEGAL SEQ. OF MCP CARDS
IOD CARD SHOULD HAVE NAME
I/O TBL OF EXITS ADDR NULL
REEL CARD DOESN'T NEED NAME
MISSING FIELD
EXT NOT FOLLOWED BY CORRECT PARTITION CHAR
GP IS NOT ALLOWED
RADIX SPECIFIED AT THE END OF A DD
BIT STYLE NUMBER USED TO REFER. ERR
ERR MESSAGE SPECIFIED IS UNKNOWN
0 BASE IN DD
EXP. NOT IN RANGE
NEGATIVE FIELD HAS BEEN COMP.
INDEX NOT ALLOWED
ADDRESS FIELD HAS BEEN TRUNCATED
ONLY K FIELD ALLOW.
ADDR INCLUDES BITS NOT NORMAL IN OP
SLC HAS AN INTEGER
BIT TYPE ADDR UNUSUAL HERE
BIT ADDRESSED TWICE IN LVS OR INDMK
PSUEDO-OP SPEC. IN EXT---ZEROES SUPPLIED
MORE THAN 1 LOC. CTR. DEP. SYMBOL
SYM ON PUNSYM NOT IN PROG.
NO TERMINATING CHARACTER
FORCED COMMENT CARD
PUNID IN PUNFUL SEQUENCE---STATE. IGNORED
MULTIPLY ASSUMED
OP OR SS CHANGED INTO LEGAL MNEMONICS
FIELD LENGTH MORE THAN 24
MULT. DEFINED SYM WITH NO CONTRADICTION
CANNOT EVALUATE DDI
INCONSISTENCY IN EXT PARAMETERS
PSUEDO LOC. COUNTER CHECK
BIT ADDR IN DR(2)
RELOCATABLE PSUEDO-OP, NOT IN PUNREL MODE
COMBLOCK STATEMENT WHEN NOT IN PUNCDC MODE
ENTER STATEMENT, NOT IN PUNPDC MODE
NAME LONGER THAN 8 CH. ON COMBLOCK OR ENTER
NO FIELDS ON RELOCATABLE STATEMENT
RELOCATABLE STATEMENT NEEDS A NAME
COMMON NAME UNDEFINED
EXIT ADDR IS NULL
NO B ON IOD
FIELD IS ZERO
REPEAT PSUEDO-OP WITHIN REPEAT BLOCK---IGNORED
PARAMETER EXCEEDS MAXIMUM ALLOWED
REPEAT PSUEDO-OP ILLEGAL HERE
SPECIAL SYSTEM SYMBOL IN NON DD OP
MISSING COMMA
<table>
<thead>
<tr>
<th>TIME CLOCK</th>
<th>C0005162</th>
<th>PUNCH</th>
<th>CARD IO</th>
<th>DIST. OF 3/01</th>
<th>3/01</th>
<th>PAGE NUMBER</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCATION</td>
<td>BINARY</td>
<td>OUTPUT</td>
<td>NAME</td>
<td>STATEMENT</td>
<td>LOAD INDEX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C00100.00</td>
<td>LOWER MEMORY ROUND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1*</td>
<td>000100.00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2*</td>
<td>01777.00</td>
<td>+00000000</td>
<td>NULL</td>
<td>NEXT</td>
<td>$Y4,(0)17777.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4*</td>
<td>000100.00</td>
<td>000112.16</td>
<td>10</td>
<td>ABLE</td>
<td>L(N)T,INDLUX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5*</td>
<td>000100.60</td>
<td>000112.20</td>
<td>40 0000.20 50</td>
<td>LOAD INDEX</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6*</td>
<td>000101.40</td>
<td>00000.10 40 0040.00 20</td>
<td>CHARLIE</td>
<td>ST(3U),4(V+L),9(B$7)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7*</td>
<td>000102.40</td>
<td>000101.70</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8*</td>
<td>000103.00</td>
<td>000107.00</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9*</td>
<td>000103.40</td>
<td>000110.00</td>
<td>20</td>
<td>*(N),100+1.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11*</td>
<td>000104.00</td>
<td>000111.00</td>
<td>c0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11*</td>
<td>000104.40</td>
<td>000113.34</td>
<td>80 0300.20 50</td>
<td>L(EU),24!,SOME VERY LONG NAME</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12*</td>
<td>000105.40</td>
<td>000113.64</td>
<td>80 0300.20 00</td>
<td>ST(3U),24!,SOME OTHER LONG NAME</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13*</td>
<td>000106.40</td>
<td>01777.10</td>
<td>10 00</td>
<td>-</td>
<td>TSTING LONG COMMENTS THAT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14*</td>
<td>000107.00</td>
<td>0007+ 6777000000000000 0000</td>
<td>DUGO</td>
<td>DUC(3),235671X71830757</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15*</td>
<td>000111.00</td>
<td>C022+ 5453700000000000 1</td>
<td>TUV</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16*</td>
<td>000111.00</td>
<td>00001.00 0000000000000000</td>
<td>FEGX</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17*</td>
<td>000111.00</td>
<td>000112.00 000113.00 00 000004 000000 000000 000000</td>
<td>INDEX</td>
<td>AX, ZLQRA, 4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17*</td>
<td>000111.00</td>
<td>000000.70 0000000000000000</td>
<td>ZEBRA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17*</td>
<td>000111.20</td>
<td>5703 000657777 SOME VERY LONG NAME</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17*</td>
<td>000111.34</td>
<td>00067777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22*</td>
<td>000113.64</td>
<td>000006.30 SOME OTHER LONG NAME</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24*</td>
<td>000114.14</td>
<td>000100.00 0000000000000000 0000000000000000</td>
<td>END, DOE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

APPENDIX E - Revised Output Listing
ERRATA

The introduction to the STRAP manual gives alternate system requirements for running STRAP without a disk. Since STRAP now functions as a problem program of MCP, this is no longer possible. The current system requirements are listed in this bulletin.

page 1 - column 2 - line 1  not Spool Tapes
but System Input and System Output Tapes

page 1 - column 2 - line 12  eliminate and one new restriction on the use of
radix 16.

page 3 - column 2 - line 36  not BZM, ERROR($7)
but BZM, ERROR($1)

page 3 - column 2 - line 41  not by index register 7
but by index register 1

page 4 - column 1 - line 36  not BB, ONEBIT($5), FIXUP($9)
but BB, ONEBIT($5), FIXUP($1)

page 4 - column 1 - line 41  not ter 9,
but ter 1.

page 6 - column 2 - line 4  The sentence should read: The dds immediately
follows the operation mnemonic, except in pro-
gressive indexing, where it may precede or
follow the secondary operation.

page 10 - column 2 - line 32  not thus complied.
but thus compiled.

page 12 - column 2  The diagram showing index modification of the
second half word is out of proportion. The
corrected diagram is:

```
<table>
<thead>
<tr>
<th>FL</th>
<th>BS</th>
<th>OFFSET</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>41</td>
<td>44</td>
</tr>
<tr>
<td>50</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Instruction

<table>
<thead>
<tr>
<th>Index Value Field</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

page 18 - column 2 - line 43  not lines 14 and 15
but lines 15 and 16

page 18 - column 2 - line 50  not line 17
but line 18
This page is out of date. A new sample output listing page is found in the section headed "General Changes".

not 19 or 20
but 20 or 21

not (see lines 11 and 12)
but (see lines 12 and 13)

not beginning of the listing
but end of the listing

Refer to the section headed "General Changes", Item 4 for a change in treatment of MULTI error flags.

not value 500.0
but value 1000.0

not through 72
but through 71

not 0 to 748
but 0 to 736

not data columns (5.4-7.11)
but data columns (5.4-71.11)

The sentence beginning "If no address" is incorrect. If no address is specified on the END or TLB, 41.S is used.

The format indicated is incorrect. The format should read:

1.0-1.11 Code column (branch card -
1.8, 1.9, 1.11 punches)
2.0-2.11 Identification number (binary)
3.0-3.11 Sequence number (binary)
4.0-4.11 Checksum
5.0-5.11 Not presently used
6.0-7.11 24-bit transfer address

not There are only two ... and the IQS entry mode.
but There are three entry modes that fall into this category, the A entry mode, the IQS entry mode, and the CC entry mode.
Eliminate the paragraph referring to a restriction on the use of radix 16.

not or data field, is it but or data field, it is

not division (/). but division (/), and certain exponentiation(**).

not and subtractions are completed. but and subtractions are completed. Exponentiation is allowed if the integer exponent is in the range

\[ 2^{-18} < \text{Integer exponent} < 2^{+18} \]

not M+(BU), (200.0 * 50.0). but M+(BU), (200.0 * 50).

Additional pseudo-operations have been itemized in this bulletin.

The following sentence should be deleted: The conclusion ... in the middle of one assembly.

not at the beginning but at the end

The sentence should be: Punching remains suppressed until another punch pseudo-operation (PUNNOR, PUNFUL, PUNORG or PUNREL) is encountered.

not columns 44-55 but columns 46-53

not As many as 256 but As many as 255

not A EXT, (I, J, COUNT) STATEMENT but A EXT (I, J, COUNT) STATEMENT

not in statement but in statements

not the numbers identifying but the absolute numbers identifying
not suppressed.  
but suppressed.  Again the number of each message  
must be in absolute.

Insert in its place in the list this entry:

\[
\begin{array}{ccc}
\$ & \text{INF} & 12 \\
& \infty & \text{(infinity)}
\end{array}
\]

This page is not up to date.  See new Appendix B  
in this bulletin.

Appendix C is not up to date.  Additional mnemonics  
are itemized in this bulletin.

not 1.b in unchanged.  
but 1.b is unchanged.

A new list of error messages is included in this  
bulletin.