COPYRIGHT

Copyright © 1981, 1982, and 1983 by Digital Research. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Digital Research, Post Office Box 579, Pacific Grove, California, 93950.

This manual is, however, tutorial in nature. Thus, the reader is granted permission to include the example programs, either in whole or in part, in his own programs.

DISCLAIMER

Digital Research makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Digital Research reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Digital Research to notify any person of such revision or changes.

TRADEMARKS

CP/M and CP/M-86 are registered trademarks of Digital Research. ASM-86, DDT-86, and TEX-80 are trademarks of Digital Research. Intel is a registered trademark of Intel Corporation. Z80 is a registered trademark of Zilog, Inc.

The CP/M-86 Operating System Programmer’s Guide was prepared using the Digital Research TEX-80 text formatter and printed in the United States of America.

Third Edition: January 1983
Foreword

This manual assists the 8086 assembly language programmer working in a CP/M-86® environment. It assumes you are familiar with the CP/M-86 implementation of CP/M and have read the following Digital Research publications:

- CP/M 2 Documentation
- CP/M-86 Operating System User’s Guide

The reader should also be familiar with the 8086 assembly language instruction set, which is defined in Intel®'s 8086 Family User’s Manual.

The first section of this manual discusses ASM-86™ operation and the various assembler options which may be enabled when invoking ASM-86. One of these options controls the hexadecimal output format. ASM-86 can generate 8086 machine code in either Intel or Digital Research format. These two hexadecimal formats are described in Appendix A.

The second section discusses the elements of ASM-86 assembly language. It defines ASM-86's character set, constants, variables, identifiers, operators, expressions, and statements.

The third section discusses the ASM-86 directives, which perform housekeeping functions such as requesting conditional assembly, including multiple source files, and controlling the format of the listing printout.

The fourth section is a concise summary of the 8086 instruction mnemonics accepted by ASM-86. The mnemonics used by the Digital Research assembler are the same as those used by the Intel assembler except for four instructions: the intra-segment short jump, and inter-segment jump, return and call instructions. These differences are summarized in Appendix B.

The fifth section of this manual discusses the code-macro facilities of ASM-86. Code-macro definition, specifiers and modifiers as well as nine special code-macro directives are discussed. This information is also summarized in Appendix H.

The sixth section discusses the DDT-86™ program, which allows the user to test and debug programs interactively in the CP/M-86 environment. Section 6 includes a DDT-86 sample debugging session.
# Table of Contents

1 Introduction
1.1 Assembler Operation ........................................... 1
1.2 Optional Run-time Parameters .................................. 3
1.3 Aborting ASM-86 ............................................. 5

2 Elements of ASM-86 Assembly Language
2.1 ASM-86 Character Set ......................................... 7
2.2 Tokens and Separators ......................................... 7
2.3 Delimiters .................................................... 7
2.4 Constants .................................................... 9
   2.4.1 Numeric Constants .................................... 9
   2.4.2 Character Strings ...................................... 10
2.5 Identifiers .................................................. 11
   2.5.1 Keywords ........................................... 11
   2.5.2 Symbols and Their Attributes ........................... 13
2.6 Operators .................................................... 14
   2.6.1 Operator Examples .................................... 18
   2.6.2 Operator Precedence ................................... 20
2.7 Expressions .................................................. 22
2.8 Statements .................................................. 23

3 Assembler Directives
3.1 Introduction .................................................. 25
3.2 Segment Start Directives ...................................... 25
   3.2.1 The CSEG Directive ................................... 26
   3.2.2 The DSEG Directive ................................... 26
   3.2.3 The SSEG Directive ................................... 27
   3.2.4 The ESEG Directive ................................... 27
3.3 The ORG Directive ............................................ 28
3.4 The IF and ENDIF Directives ................................... 28
3.5 The INCLUDE Directive ........................................ 29
3.6 The END Directive ............................................ 29
3.7 The EQU Directive ........................................... 29
3.8 The DB Directive ............................................. 30
3.9 The DW Directive ............................................. 31
3.10 The DD Directive ............................................. 31
Table of Contents (continued)

3.11 The RS Directive .......................................... 32
3.12 The RB Directive .......................................... 32
3.13 The RW Directive .......................................... 32
3.14 The TITLE Directive .................................... 33
3.15 The PAGESIZE Directive ................................ 33
3.16 The PAGEWIDTH Directive ................................ 33
3.17 The EJECT Directive ...................................... 33
3.18 The SIMFORM Directive .................................. 34
3.19 The NOLIST and LIST Directives ....................... 34

4 The ASM-86 Instruction Set
  4.1 Introduction ............................................ 35
  4.2 Data Transfer Instructions ............................... 37
  4.3 Arithmetic, Logical, and Shift Instructions ............. 40
  4.4 String Instructions .................................... 45
  4.5 Control Transfer Instructions ........................... 47
  4.6 Processor Control Instructions ......................... 51

5 Code-Macro Facilities
  5.1 Introduction to Code-macros ............................ 53
  5.2 Specifiers ................................................ 55
  5.3 Modifiers ................................................ 56
  5.4 Range Specifiers ........................................ 56
  5.5 Code-macro Directives .................................. 57
    5.5.1 SEGFIX ............................................. 57
    5.5.2 NOSEGFIX .......................................... 57
    5.5.3 MODRM .............................................. 58
    5.5.4 RELB and RELW .................................... 59
    5.5.5 DB, DW and DD ..................................... 59
    5.5.6 DBIT ................................................. 60

6 DDT-86
  6.1 DDT-86 Operation ....................................... 63
    6.1.1 Invoking DDT-86 .................................... 63
    6.1.2 DDT-86 Command Conventions ....................... 63
    6.1.3 Specifying a 20-Bit Address ....................... 64
    6.1.4 Terminating DDT-86 ................................. 65
# Table of Contents (continued)

6.1.5  DDT-86 Operation with Interrupts .......................... 65

6.2  DDT-86 Commands ............................................ 66

   6.2.1  The A (Assemble) Command ............................ 66
   6.2.2  The D (Display) Command ............................. 66
   6.2.3  The E (Load for Execution) Command .................. 67
   6.2.4  The F (Fill) Command .................................. 68
   6.2.5  The G (Go) Command ................................... 68
   6.2.6  The H (Hexidecimal Math) Command .................... 69
   6.2.7  The I (Input Command Tail) Command ................. 69
   6.2.8  The L (List) Command ................................ 70
   6.2.9  The M (Move) Command ................................ 71
   6.2.10 The R (Read) Command ................................. 71
   6.2.11 The S (Set) Command .................................. 71
   6.2.12 The T (Trace) Command ............................... 72
   6.2.13 The U (Untrace) Command ............................. 72
   6.2.14 The V (Value) Command .............................. 73
   6.2.15 The W (Write) Command ............................... 74
   6.2.16 The X (Examine CPU State) Command ................. 74

6.3  Default Segment Values .................................... 76

6.4  Assembly Language Syntax for A and L Commands ............ 78

6.5  DDT-86 Sample Session .................................... 80
Table of Contents (continued)

Appendixes

A ASM-86 Invocation .................................................. 93
B Mnemonic Differences from the Intel Assembler ...................... 95
C ASM-86 Hexadecimal Output Format ...................................... 97
D Reserved Words .................................................................. 101
E ASM-86 Instruction Summary ............................................... 103
F Sample Program ............................................................... 107
G Code-Macro Definition Syntax .............................................. 113
H ASM-86 Error Messages .................................................... 115
I DDT-86 Error Messages ..................................................... 117

viii
Section 1
Introduction

1.1 Assembler Operation

ASM-86 processes an 8086 assembly language source file in three passes and produces three output files, including an 8086 machine language file in hexadecimal format. This object file may be in either Intel or Digital Research hex format, which are described in Appendix C. ASM-86 is shipped in two forms: an 8086 cross-assembler designed to run under CP/M® on an Intel 8080 or Zilog Z80® based system, and a 8086 assembler designed to run under CP/M-86 on an Intel 8086 or 8088 based system. ASM-86 typically produces three output files from one input file as shown in Figure 1-1, below.

![Diagram showing the process of source file to object files](image)

- `<file name>.A86` - contains source
- `<file name>.LST` - contains listing
- `<file name>.H86` - contains assembled program in hexadecimal format
- `<file name>.SYM` - contains all user-defined symbols

Figure 1-1. ASM-86 Source and Object Files
Figure 1-1 also lists ASM-86 filename extensions. ASM-86 accepts a source file with any three letter extension, but if the extension is omitted from the invoking command, it looks for the specified filename with the extension .A86 in the directory. If the file has an extension other than .A86 or has no extension at all, ASM-86 returns an error message.

The other extensions listed in Figure 1-1 identify ASM-86 output files. The .LST file contains the assembly language listing with any error messages. The .H86 file contains the machine language program in either Digital Research or Intel hexadecimal format. The .SYM file lists any user-defined symbols.

Invoke ASM-86 by entering a command of the following form:

```
ASM86 <source filename> [ $ <optional parameters> ]
```

Section 1.2 explains the optional parameters. Specify the source file in the following form:

```
[<optional drive>:]<filename>[.<optional extension>]
```

where

- `<optional drive>` is a valid drive letter specifying the source file's location. Not needed if source is on current drive.
- `<filename>` is a valid CP/M filename of 1 to 8 characters.
- `<optional extension>` is a valid file extension of 1 to 3 characters, usually .A86.

Some examples of valid ASM-86 commands are:

```
A>ASM86 B:BIOS88
A>ASM86 BIOS88.A86 $FI AA HB PB SB
A>ASM86 D:TEST
```

Once invoked, ASM-86 responds with the message:

```
CP/M 8086 ASSEMBLER VER x.x
```
where \( x.x \) is the ASM-86 version number. ASM-86 then attempts to open the source file. If the file does not exist on the designated drive, or does not have the correct extension as described above, the assembler displays the message:

NO FILE

If an invalid parameter is given in the optional parameter list, ASM-86 displays the message:

PARAMETER ERROR

After opening the source, the assembler creates the output files. Usually these are placed on the current disk drive, but they may be redirected by optional parameters, or by a drive specification in the source file name. In the latter case, ASM-86 directs the output files to the drive specified in the source file name.

During assembly, ASM-86 aborts if an error condition such as disk full or symbol table overflow is detected. When ASM-86 detects an error in the source file, it places an error message line in the listing file in front of the line containing the error. Each error message has a number and gives a brief explanation of the error. Appendix H lists ASM-86 error messages. When the assembly is complete, ASM-86 displays the message:

END OF ASSEMBLY. NUMBER OF ERRORS: \( n \)

### 1.2 Optional Run-time Parameters

The dollar-sign character, \$, flags an optional string of run-time parameters. A parameter is a single letter followed by a single letter device name specification. The parameters are shown in Table 1-1, below.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>To Specify</th>
<th>Valid Arguments</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>source file device</td>
<td>A, B, C, ... P</td>
</tr>
<tr>
<td>H</td>
<td>hex output file device</td>
<td>A ... P, X, Y, Z</td>
</tr>
<tr>
<td>P</td>
<td>list file device</td>
<td>A ... P, X, Y, Z</td>
</tr>
<tr>
<td>S</td>
<td>symbol file device</td>
<td>A ... P, X, Y, Z</td>
</tr>
<tr>
<td>F</td>
<td>format of hex output file</td>
<td>I, D</td>
</tr>
</tbody>
</table>


1.2 Optional Run-time Parameters

All parameters are optional, and can be entered in the command line in any order. Enter the dollar sign only once at the beginning of the parameter string. Spaces may separate parameters, but are not required. No space is permitted, however, between a parameter and its device name.

A device name must follow parameters A, H, P and S. The devices are labeled:

A, B, C, ... P or X, Y, Z

Device names A through P respectively specify disk drives A through P. X specifies the user console (CON:), Y specifies the line printer (LST:), and Z suppresses output (NUL:).

If output is directed to the console, it may be temporarily stopped at any time by typing a control-S. Restart the output by typing a second control-S or any other character.

The F parameter requires either an I or a D argument. When I is specified, ASM-86 produces an object file in Intel hex format. A D argument requests Digital Research hex format. Appendix C discusses these formats in detail. If the F parameter is not entered in the command line, ASM-86 produces Digital Research hex format.

<table>
<thead>
<tr>
<th>Command Line</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM86 IO</td>
<td>Assemble file IO.A86, produce IO.HEX, IO.LST and IO.SYM, all on the default drive.</td>
</tr>
<tr>
<td>ASM86 IO.ASM $ AD SZ</td>
<td>Assemble file IO.ASM on device D, produce IO.LST and IO.HEX, no symbol file.</td>
</tr>
<tr>
<td>ASM86 IO $ PY SX</td>
<td>Assemble file IO.A86, produce IO.HEX, route listing directly to printer, output symbols on console.</td>
</tr>
<tr>
<td>ASM86 IO $ FD</td>
<td>Produce Digital Research hex format.</td>
</tr>
<tr>
<td>ASM86 IO $ FI</td>
<td>Produce Intel hex format.</td>
</tr>
</tbody>
</table>
1.3 Aborting ASM-86

You may abort ASM-86 execution at any time by hitting any key on the console keyboard. When a key is pressed, ASM-86 responds with the question:

**USER BREAK, OK(Y/N)?**

A Y response aborts the assembly and returns to the operating system. An N response continues the assembly.

*End of Section 1*
Section 2
Elements of ASM-86 Assembly Language

2.1 ASM-86 Character Set

ASM-86 recognizes a subset of the ASCII character set. The valid characters are the alphanumerics, special characters, and non-printing characters shown below:

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
a b c d e f g h i j k l m n o p q r s t u v w x y z
0 1 2 3 4 5 6 7 8 9
+ - * / = ( ) [ ] ; ' . , _ : @ $

space, tab, carriage-return, and line-feed

Lower-case letters are treated as upper-case except within strings. Only alphanumerics, special characters, and spaces may appear within a string.

2.2 Tokens and Separators

A token is the smallest meaningful unit of an ASM-86 source program, much as a word is the smallest meaningful unit of an English composition. Adjacent tokens are commonly separated by a blank character or space. Any sequence of spaces may appear wherever a single space is allowed. ASM-86 recognizes horizontal tabs as separators and interprets them as spaces. Tabs are expanded to spaces in the list file. The tab stops are at each eighth column.

2.3 Delimiters

Delimiters mark the end of a token and add special meaning to the instruction, as opposed to separators, which merely mark the end of a token. When a delimiter is present, separators need not be used. However, separators after delimiters can make your program easier to read.
2.3 Delimiters

Table 2-1 describes ASM-86 separators and delimiters. Some delimiters are also operators and are explained in greater detail in Section 2.6.

<table>
<thead>
<tr>
<th>Character</th>
<th>Name</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>20H</td>
<td>space</td>
<td>separator</td>
</tr>
<tr>
<td>09H</td>
<td>tab</td>
<td>legal in source files, expanded in list files</td>
</tr>
<tr>
<td>CR</td>
<td>carriage return</td>
<td>terminate source lines</td>
</tr>
<tr>
<td>LF</td>
<td>line feed</td>
<td>legal after CR; if within source lines, it is interpreted as a space</td>
</tr>
<tr>
<td>;</td>
<td>semicolon</td>
<td>start comment field</td>
</tr>
<tr>
<td>:</td>
<td>colon</td>
<td>identifies a label, used in segment override specification</td>
</tr>
<tr>
<td>.</td>
<td>period</td>
<td>forms variables from numbers</td>
</tr>
<tr>
<td>$</td>
<td>dollar sign</td>
<td>notation for 'present value of location pointer'</td>
</tr>
<tr>
<td>+</td>
<td>plus</td>
<td>arithmetic operator for addition</td>
</tr>
<tr>
<td>-</td>
<td>minus</td>
<td>arithmetic operator for subtraction</td>
</tr>
<tr>
<td>*</td>
<td>asterisk</td>
<td>arithmetic operator for multiplication</td>
</tr>
<tr>
<td>/</td>
<td>slash</td>
<td>arithmetic operator for division</td>
</tr>
<tr>
<td>@</td>
<td>at-sign</td>
<td>legal in identifiers</td>
</tr>
<tr>
<td>_</td>
<td>underscore</td>
<td>legal in identifiers</td>
</tr>
<tr>
<td>!</td>
<td>exclamation point</td>
<td>logically terminates a statement, thus allowing multiple statements on a single source line</td>
</tr>
<tr>
<td>'</td>
<td>apostrophe</td>
<td>delimits string constants</td>
</tr>
</tbody>
</table>
2.4 Constants

A constant is a value known at assembly time that does not change while the assembled program is executed. A constant may be either an integer or a character string.

2.4.1 Numeric Constants

A numeric constant is a 16-bit value in one of several bases. The base, called the radix of the constant, is denoted by a trailing radix indicator. The radix indicators are shown in Table 2-2, below.

<table>
<thead>
<tr>
<th>Indicator</th>
<th>Constant Type</th>
<th>Base</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>binary</td>
<td>2</td>
</tr>
<tr>
<td>O</td>
<td>octal</td>
<td>8</td>
</tr>
<tr>
<td>Q</td>
<td>octal</td>
<td>8</td>
</tr>
<tr>
<td>D</td>
<td>decimal</td>
<td>10</td>
</tr>
<tr>
<td>H</td>
<td>hexadecimal</td>
<td>16</td>
</tr>
</tbody>
</table>

ASM-86 assumes that any numeric constant not terminated with a radix indicator is a decimal constant. Radix indicators may be upper or lower case.

A constant is thus a sequence of digits followed by an optional radix indicator, where the digits are in the range for the radix. Binary constants must be composed of 0's and 1's. Octal digits range from 0 to 7; decimal digits range from 0 to 9. Hexadecimal constants contain decimal digits as well as the hexadecimal digits A (10D), B (11D), C (12D), D (13D), E (14D), and F (15D). Note that the leading character of a hexadecimal constant must be either a decimal digit so that ASM-86 cannot confuse a hex constant with an identifier, or leading 0 to prevent this problem. The following are valid numeric constants:

1234  1234D  1100B  1111000011110000B
1234H 0FFEH  33770  13772Q
33770 0FE3H  1234d  0fffffff
2.4 Constants

2.4.2 Character Strings

ASM-86 treats an ASCII character string delimited by apostrophes as a string constant. All instructions accept only one- or two-character constants as valid arguments. Instructions treat a one-character string as an 8-bit number. A two-character string is treated as a 16-bit number with the value of the second character in the low-order byte, and the value of the first character in the high-order byte.

The numeric value of a character is its ASCII code. ASM-86 does not translate case within character strings, so both upper- and lower-case letters can be used. Note that only alphanumerics, special characters, and spaces are allowed within strings.

A DB assembler directive is the only ASM-86 statement that may contain strings longer than two characters. The string may not exceed 255 bytes. Include any apostrophe to be printed within the string by entering it twice. ASM-86 interprets the two keystrokes ” as a single apostrophe. Table 2-3 shows valid strings and how they appear after processing:

Table 2-3. String Constant Examples

<table>
<thead>
<tr>
<th>String</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>'a'</td>
<td>a</td>
</tr>
<tr>
<td>'Ab' 'Cd'</td>
<td>Ab, 'Cd</td>
</tr>
<tr>
<td>'I like CP/M'</td>
<td>I like CP/M</td>
</tr>
<tr>
<td>''</td>
<td>'</td>
</tr>
<tr>
<td>'ONLY UPPER CASE'</td>
<td>ONLY UPPER CASE</td>
</tr>
<tr>
<td>'only lower case'</td>
<td>only lower case</td>
</tr>
</tbody>
</table>
2.5 Identifiers

Identifiers are character sequences which have a special, symbolic meaning to the assembler. All identifiers in ASM-86 must obey the following rules:

1. The first character must be alphabetic (A,...,Z, a,...,z).
2. Any subsequent characters can be either alphabetical or a numeral (0,1,...,9). ASM-86 ignores the special characters @ and _, but they are still legal. For example, a_b becomes ab.
3. Identifiers may be of any length up to the limit of the physical line.

Identifiers are of two types. The first are keywords, which have predefined meanings to the assembler. The second are symbols, which are defined by the user. The following are all valid identifiers:

NOLIST
WORD
AH
Third_street
How_are_you_today
variable@number@1234567890

2.5.1 Keywords

A keyword is an identifier that has a predefined meaning to the assembler. Keywords are reserved; the user cannot define an identifier identical to a keyword. For a complete list of keywords, see Appendix D.

ASM-86 recognizes five types of keywords: instructions, directives, operators, registers and predefined numbers. 8086 instruction mnemonic keywords and the actions they initiate are defined in Section 4. Directives are discussed in Section 3. Section 2.6 defines operators. Table 2-4 lists the ASM-86 keywords that identify 8086 registers.

Three keywords are predefined numbers: BYTE, WORD, and DWORD. The values of these numbers are 1, 2 and 4, respectively. In addition, a Type attribute is associated with each of these numbers. The keyword's Type attribute is equal to the keyword's numeric value. See Section 2.5.2 for a complete discussion of Type attributes.
### Table 2-4. Register Keywords

<table>
<thead>
<tr>
<th>Register Symbol</th>
<th>Size</th>
<th>Numeric Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>AH</td>
<td>1 byte</td>
<td>100 B</td>
<td>Accumulator-High-Byte</td>
</tr>
<tr>
<td>BH</td>
<td>1</td>
<td>111 B</td>
<td>Base-Register-High-Byte</td>
</tr>
<tr>
<td>CH</td>
<td>1</td>
<td>101 B</td>
<td>Count-Register-High-Byte</td>
</tr>
<tr>
<td>DH</td>
<td>1</td>
<td>110 B</td>
<td>Data-Register-High-Byte</td>
</tr>
<tr>
<td>AL</td>
<td>1</td>
<td>000 B</td>
<td>Accumulator-Low-Byte</td>
</tr>
<tr>
<td>BL</td>
<td>1</td>
<td>011 B</td>
<td>Base-Register-Low-Byte</td>
</tr>
<tr>
<td>CL</td>
<td>1</td>
<td>001 B</td>
<td>Count-Register-Low-Byte</td>
</tr>
<tr>
<td>DL</td>
<td>1</td>
<td>010 B</td>
<td>Data-Register-Low-Byte</td>
</tr>
<tr>
<td>AX</td>
<td>2 bytes</td>
<td>000 B</td>
<td>Accumulator (full word)</td>
</tr>
<tr>
<td>BX</td>
<td>2</td>
<td>011 B</td>
<td>Base-Register</td>
</tr>
<tr>
<td>CX</td>
<td>2</td>
<td>001 B</td>
<td>Count-Register</td>
</tr>
<tr>
<td>DX</td>
<td>2</td>
<td>010 B</td>
<td>Data-Register</td>
</tr>
<tr>
<td>BP</td>
<td>2</td>
<td>101 B</td>
<td>Base Pointer</td>
</tr>
<tr>
<td>SP</td>
<td>2</td>
<td>100 B</td>
<td>Stack Pointer</td>
</tr>
<tr>
<td>SI</td>
<td>2</td>
<td>110 B</td>
<td>Source Index</td>
</tr>
<tr>
<td>DI</td>
<td>2</td>
<td>111 B</td>
<td>Destination Index</td>
</tr>
<tr>
<td>CS</td>
<td>2</td>
<td>01 B</td>
<td>Code-Segment-Register</td>
</tr>
<tr>
<td>DS</td>
<td>2</td>
<td>11 B</td>
<td>Data-Segment-Register</td>
</tr>
<tr>
<td>SS</td>
<td>2</td>
<td>10 B</td>
<td>Stack-Segment-Register</td>
</tr>
<tr>
<td>ES</td>
<td>2</td>
<td>00 B</td>
<td>Extra-Segment-Register</td>
</tr>
</tbody>
</table>
2.5.2 Symbols and Their Attributes

A symbol is a user-defined identifier that has attributes which specify what kind of information the symbol represents. Symbols fall into three categories:

- variables
- labels
- numbers

Variables identify data stored at a particular location in memory. All variables have the following three attributes:

- Segment—tells which segment was being assembled when the variable was defined.
- Offset—tells how many bytes there are between the beginning of the segment and the location of this variable.
- Type—tells how many bytes of data are manipulated when this variable is referenced.

A Segment may be a code-segment, a data-segment, a stack-segment or an extra-segment depending on its contents and the register that contains its starting address (see Section 3.2). A segment may start at any address divisible by 16. ASM-86 uses this boundary value as the Segment portion of the variable’s definition.

The Offset of a variable may be any number between 0 and 0FFFFH or 65535D. A variable must have one of the following Type attributes:

- BYTE
- WORD
- DWORD

BYTE specifies a one-byte variable, WORD a two-byte variable and DWORD a four-byte variable. The DB, DW, and DD directives respectively define variables as these three types (see Section 3). For example, a variable is defined when it appears as the name for a storage directive:

VARIABLE DB 0
A variable may also be defined as the name for an EQU directive referencing another label, as shown below:

```
VARIABLE EQU ANOTHER_VARIABLE
```

Labels identify locations in memory that contain instruction statements. They are referenced with jumps or calls. All labels have two attributes:

- Segment
- Offset

Label segment and offset attributes are essentially the same as variable segment and offset attributes. Generally, a label is defined when it precedes an instruction. A colon, :, separates the label from instruction; for example:

```
LABEL: ADD AX, BX
```

A label may also appear as the name for an EQU directive referencing another label; for example:

```
LABEL EQU ANOTHER_LABEL
```

Numbers may also be defined as symbols. A number symbol is treated as if you had explicitly coded the number it represents. For example:

```
Number_five EQU 5
MOV AL, Number_five
```

is equivalent to:

```
MOV AL, 5
```

Section 2.6 describes operators and their effects on numbers and number symbols.

### 2.6 Operators

ASM-86 operators fall into the following categories: arithmetic, logical, and relational operators, segment override, variable manipulators and creators. Table 2-5 defines ASM-86 operators. In this table, a and b represent two elements of the expression. The validity column defines the type of operands the operator can manipulate, using the or bar character, |, to separate alternatives.
Table 2-5. ASM-86 Operators

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
<th>Validity</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Logical Operators</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a XOR b</td>
<td>bit-by-bit logical EXCLUSIVE OR of a and b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a OR b</td>
<td>bit-by-bit logical OR of a and b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a AND b</td>
<td>bit-by-bit logical AND of a and b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>NOT a</td>
<td>logical inverse of a: all 0’s become 1’s, 1’s become 0’s.</td>
<td>a = 16-bit number</td>
</tr>
<tr>
<td><strong>Relational Operators</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a EQ b</td>
<td>returns 0FFFFH if a = b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td>a LT b</td>
<td>returns 0FFFFH if a &lt; b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td>a LE b</td>
<td>returns 0FFFFH if a &lt;= b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td>a GT b</td>
<td>returns 0FFFFH if a &gt; b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td>a GE b</td>
<td>returns 0FFFFH if a &gt;= b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td>a NE b</td>
<td>returns 0FFFFH if a &lt;&gt; b, otherwise 0.</td>
<td>a, b = unsigned number</td>
</tr>
<tr>
<td><strong>Arithmetic Operators</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a + b</td>
<td>arithmetic sum of a and b.</td>
<td>a = variable, label or number</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b = number</td>
</tr>
<tr>
<td>a - b</td>
<td>arithmetic difference of a and b.</td>
<td>a = variable, label or number</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b = number</td>
</tr>
<tr>
<td>Syntax</td>
<td>Result</td>
<td>Validity</td>
</tr>
<tr>
<td>--------------</td>
<td>---------------------------------------------</td>
<td>------------------</td>
</tr>
<tr>
<td>a * b</td>
<td>does unsigned multiplication of a and b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a / b</td>
<td>does unsigned division of a and b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a MOD b</td>
<td>returns remainder of a / b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a SHL b</td>
<td>returns the value which results from shifting a to left by an amount b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>a SHR b</td>
<td>returns the value which results from shifting a to the right by an amount b.</td>
<td>a, b = number</td>
</tr>
<tr>
<td>+ a</td>
<td>gives a.</td>
<td>a = number</td>
</tr>
<tr>
<td>- a</td>
<td>gives 0 - a.</td>
<td>a = number</td>
</tr>
</tbody>
</table>

Segment Override

<seg reg>: overrides assembler's choice of segment register. <seg reg> = CS, DS, SS or ES

Variable Manipulators, Creators

SEG a creates a number whose value is the segment value of the variable or label a. a = label | variable

OFFSET a creates a number whose value is the offset value of the variable or label a. a = label | variable
<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
<th>Validity</th>
</tr>
</thead>
<tbody>
<tr>
<td>TYPE a</td>
<td>creates a number. If the variable a is of type BYTE, WORD or DWORD, the value of the number will be 1, 2 or 4, respectively.</td>
<td>a = label</td>
</tr>
<tr>
<td>LENGTH a</td>
<td>creates a number whose value is the LENGTH attribute of the variable a. The length attribute is the number of bytes associated with the variable.</td>
<td>a = label</td>
</tr>
<tr>
<td>LAST a</td>
<td>if LENGTH a &gt; 0, then LAST a = LENGTH a − 1; if LENGTH a = 0, then LAST a = 0.</td>
<td>a = label</td>
</tr>
<tr>
<td>a PTR b</td>
<td>creates virtual variable or label with type of a and attributes of b.</td>
<td>a = BYTE</td>
</tr>
<tr>
<td>.a</td>
<td>creates variable with an offset attribute of a. Segment attribute is current segment.</td>
<td>a = number</td>
</tr>
<tr>
<td>$</td>
<td>creates label with offset equal to current value of location counter; segment attribute is current segment.</td>
<td>no argument</td>
</tr>
</tbody>
</table>
2.6 Operators

2.6.1 Operator Examples

Logical operators accept only numbers as operands. They perform the boolean logic operations AND, OR, XOR, and NOT. For example:

```
00FC       MASK    EQU    0FCH
0080       SIGNBIT EQU    80H
0000 B180   MOV     CL,MASK AND SIGNBIT
0002 B003   MOV     AL,NOT MASK
```

Relational operators treat all operands as unsigned numbers. The relational operators are EQ (equal), LT (less than), LE (less than or equal), GT (greater than), GE (greater than or equal), and NE (not equal). Each operator compares two operands and returns all ones (0FFFFH) if the specified relation is true and all zeros if it is not. For example:

```
000A       LIMIT1 EQU    10
0019       LIMIT2 EQU    25
             ...
0004 BFFFFF MOV     AX,LIMIT1 LT LIMIT2
0007 B80000 MOV     AX,LIMIT1 GT LIMIT2
```

Addition and subtraction operators compute the arithmetic sum and difference of two operands. The first operand may be a variable, label, or number, but the second operand must be a number. When a number is added to a variable or label, the result is a variable or label whose offset is the numeric value of the second operand plus the offset of the first operand. Subtraction from a variable or label returns a variable or label whose offset is that of first operand decremented by the number specified in the second operand. For example:

```
0002       COUNT    EQU    2
0005       DISP1    EQU    5
000A FF     FLAG    DB     OFFH
             ...
000B 2EA00B00 MOV     AL,FLAG+1
000F 2E8A00F00 MOV     CL,FLAG+DISP1
0014 B303    MOV     BL,DISP1-COUNT
```
The multiplication and division operators *, /, MOD, SHL, and SHR accept only numbers as operands. * and / treat all operators as unsigned numbers. For example:

```
0016 BE5500 MOV SI, 256/3
0019 B310 MOV BL, 64/4
0050 BUFFER SIZE EQU 80
001B B8A000 MOV AX, BUFFER SIZE * 2
```

Unary operators accept both signed and unsigned operators as shown below:

```
001E B123 MOV CL, +35
0020 B007 MOV AL, -25
0022 B2F4 MOV DL, -12
```

When manipulating variables, the assembler decides which segment register to use. You may override the assembler’s choice by specifying a different register with the segment override operator. The syntax for the override operator is `<segment register> : <address expression>` where the `<segment register>` is CS, DS, SS, or ES. For example:

```
0024 368B472D MOV AX, SS: WORD BUFFER [BX]
0028 268B0E5B00 MOV CX, ES: ARRAY
```

A variable manipulator creates a number equal to one attribute of its variable operand. SEG extracts the variable’s segment value, OFFSET its offset value, TYPE its type value (1, 2, or 4), and LENGTH the number of bytes associated with the variable. LAST compares the variable’s LENGTH with 0 and if greater, then decrements LENGTH by one. If LENGTH equals 0, LAST leaves it unchanged. Variable manipulators accept only variables as operators. For example:

```
002D 00000000000000 WORD BUFFER DW 0, 0, 0
0033 0102030405 BUFFER DB 1, 2, 3, 4, 5

0038 B80500 MOV AX, LENGTH BUFFER
003B B80400 MOV AX, LAST BUFFER
003E B80100 MOV AX, TYPE BUFFER
0041 B80200 MOV AX, TYPE WORD BUFFER
```
The PTR operator creates a virtual variable or label, one valid only during the execution of the instruction. It makes no changes to either of its operands. The temporary symbol has the same Type attribute as the left operator, and all other attributes of the right operator as shown below.

```
0044  CG0705     MOV     BYTE PTR [BX], 5
0047  8A07       MOV     AL, BYTE PTR [BX]
0049  FFO4       INC     WORD PTR [SI]
```

The Period operator, ., creates a variable in the current data segment. The new variable has a segment attribute equal to the current data segment and an offset attribute equal to its operand. Its operand must be a number. For example:

```
004B  A10000     MOV     AX, .0
004E  268B1E0040   MOV     BX, ES: .4000H
```

The Dollar-sign operator, $, creates a label with an offset attribute equal to the current value of the location counter. The label's segment value is the same as the current code segment. This operator takes no operand. For example:

```
0053  E9FDFF     JMP     $
0056  EBFE       JMPS    $
0058  E9FD2F     JMP     $+3000H
```

2.6.2 Operator Precedence

Expressions combine variables, labels or numbers with operators. ASM-86 allows several kinds of expressions which are discussed in Section 2.7. This section defines the order in which operations are executed should more than one operator appear in an expression.

In general, ASM-86 evaluates expressions left to right, but operators with higher precedence are evaluated before operators with lower precedence. When two operators have equal precedence, the left-most is evaluated first. Table 2-6 presents ASM-86 operators in order of increasing precedence.
Parentheses can override normal rules of precedence. The part of an expression enclosed in parentheses is evaluated first. If parentheses are nested, the innermost expressions are evaluated first. Only five levels of nested parentheses are legal. For example:

\[
15/3 + 18/9 = 5 + 2 = 7 \\
15/(3 + 18/9) = 15/(3 + 2) = 15/5 = 3
\]

Table 2-6. Precedence of Operations in ASM-86

<table>
<thead>
<tr>
<th>Order</th>
<th>Operator Type</th>
<th>Operators</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Logical</td>
<td>XOR, OR</td>
</tr>
<tr>
<td>2</td>
<td>Logical</td>
<td>AND</td>
</tr>
<tr>
<td>3</td>
<td>Logical</td>
<td>NOT</td>
</tr>
<tr>
<td>4</td>
<td>Relational</td>
<td>EQ, LT, LE, GT, GE, NE</td>
</tr>
<tr>
<td>5</td>
<td>Addition/subtraction</td>
<td>+, −</td>
</tr>
<tr>
<td>6</td>
<td>Multiplication/division</td>
<td>*, /, MOD, SHL, SHR</td>
</tr>
<tr>
<td>7</td>
<td>Unary</td>
<td>+, −</td>
</tr>
<tr>
<td>8</td>
<td>Segment override</td>
<td>&lt;segment override&gt;:</td>
</tr>
<tr>
<td>9</td>
<td>Variable manipulators, creators</td>
<td>SEG, OFFSET, PTR, TYPE, LENGTH, LAST</td>
</tr>
<tr>
<td>10</td>
<td>Parentheses/brackets</td>
<td>( ), [ ]</td>
</tr>
<tr>
<td>11</td>
<td>Period and Dollar</td>
<td>., $</td>
</tr>
</tbody>
</table>
2.7 Expressions

ASM-86 allows address, numeric, and bracketed expressions. An address expression evaluates to a memory address and has three components:

- A segment value
- An offset value
- A type

Both variables and labels are address expressions. An address expression is not a number, but its components are. Numbers may be combined with operators such as PTR to make an address expression.

A numeric expression evaluates to a number. It does not contain any variables or labels, only numbers and operands.

Bracketed expressions specify base- and index-addressing modes. The base registers are BX and BP, and the index registers are DI and SI. A bracketed expression may consist of a base register, an index register, or a base register and an index register.

Use the + operator between a base register and an index register to specify both base- and index-register addressing. For example:

```
MOV variable[bx], 0
MOV AX, [BX+DI]
MOV AX, [SI]
```
2.8 Statements

Just as 'tokens' in this assembly language correspond to words in English, so are statements analogous to sentences. A statement tells ASM-86 what action to perform. Statements are of two types: instructions and directives. Instructions are translated by the assembler into 8086 machine language instructions. Directives are not translated into machine code but instead direct the assembler to perform certain clerical functions.

Terminate each assembly language statement with a carriage return (CR) and line feed (LF), or with an exclamation point, !, which ASM-86 treats as an end-of-line. Multiple assembly language statements can be written on the same physical line if separated by exclamation points.

The ASM-86 instruction set is defined in Section 4. The syntax for an instruction statement is:

[label:] [prefix] mnemonic [ operand(s)] [;comment]

where the fields are defined as:

- **label:** A symbol followed by ':' defines a label at the current value of the location counter in the current segment. This field is optional.
- **prefix** Certain machine instructions such as LOCK and REP may prefix other instructions. This field is optional.
- **mnemonic** A symbol defined as a machine instruction, either by the assembler or by an EQU directive. This field is optional unless preceded by a prefix instruction. If it is omitted, no operands may be present, although the other fields may appear. ASM-86 mnemonics are defined in Section 4.
- **operand(s)** An instruction mnemonic may require other symbols to represent operands to the instruction. Instructions may have zero, one or two operands.
- **comment** Any semicolon (;) appearing outside a character string begins a comment, which is ended by a carriage return. Comments improve the readability of programs. This field is optional.
ASM-86 directives are described in Section 3. The syntax for a directive statement is:

```
[name] directive operand(s) [;comment]
```

where the fields are defined as:

- **name**: Unlike the label field of an instruction, the name field of a directive is never terminated with a colon. Directive names are legal for only DB, DW, DD, RS and EQU. For DB, DW, DD and RS the name is optional; for EQU it is required.
- **directive**: One of the directive keywords defined in Section 3.
- **operand(s)**: Analogous to the operands to the instruction mnemonics. Some directives, such as DB, DW, and DD, allow any operand while others have special requirements.
- **comment**: Exactly as defined for instruction statements.

*End of Section 2*
Section 3
Assembler Directives

3.1 Introduction

Directive statements cause ASM-86 to perform housekeeping functions such as assigning portions of code to logical segments, requesting conditional assembly, defining data items, and specifying listing file format. General syntax for directive statements appears in Section 2.8.

In the sections that follow, the specific syntax for each directive statement is given under the heading and before the explanation. These syntax lines use special symbols to represent possible arguments and other alternatives. Square brackets, [], enclose optional arguments. Angle brackets, <>, enclose descriptions of user-supplied arguments. Do not include these symbols when coding a directive.

3.2 Segment Start Directives

At run-time, every 8086 memory reference must have a 16-bit segment base value and a 16-bit offset value. These are combined to produce the 20-bit effective address needed by the CPU to physically address the location. The 16-bit segment base value or boundary is contained in one of the segment registers CS, DS, SS, or ES. The offset value gives the offset of the memory reference from the segment boundary. A 16-byte physical segment is the smallest relocatable unit of memory.

ASM-86 predefines four logical segments: the Code Segment, Data Segment, Stack Segment, and Extra Segment, which are respectively addressed by the CS, DS, SS, and ES registers. Future versions of ASM-86 will support additional segments such as multiple data or code segments. All ASM-86 statements must be assigned to one of the four currently supported segments so that they can be referenced by the CPU. A segment directive statement, CSEG, DSEG, SEG, or ESEG, specifies that the statements following it belong to a specific segment. The statements are then addressed by the corresponding segment register. ASM-86 assigns statements to the specified segment until it encounters another segment directive.
Instruction statements must be assigned to the Code Segment. Directive statements may be assigned to any segment. ASM-86 uses these assignments to change from one segment register to another. For example, when an instruction accesses a memory variable, ASM-86 must know which segment contains the variable so it can generate a segment override prefix byte if necessary.

3.2.1 The CSEG Directive

CSEG <numeric expression>
CSEG
CSEG $

This directive tells the assembler that the following statements belong in the Code Segment. All instruction statements must be assigned to the Code Segment. All directive statements are legal within the Code Segment.

Use the first form when the location of the segment is known at assembly time; the code generated is not relocatable. Use the second form when the segment location is not known at assembly time; the code generated is relocatable. Use the third form to continue the Code Segment after it has been interrupted by a DSEG, SSEG, or ESEG directive. The continuing Code Segment starts with the same attributes, such as location and instruction pointer, as the previous Code Segment.

3.2.2 The DSEG Directive

DSEG <numeric expression>
DSEG
DSEG $

This directive specifies that the following statements belong to the Data Segment. The Data Segment primarily contains the data allocation directives DB, DW, DD and RS, but all other directive statements are also legal. Instruction statements are illegal in the Data Segment.

Use the first form when the location of the segment is known at assembly time; the code generated is not relocatable. Use the second form when the segment location is not known at assembly time; the code generated is relocatable. Use the third form to continue the Data Segment after it has been interrupted by a CSEG, SSEG, or ESEG directive. The continuing Data Segment starts with the same attributes as the previous Data Segment.
3.2.3 The SSEG Directive

SSEG <numeric expression>
SSEG
SSEG $

The SSEG directive indicates the beginning of source lines for the Stack Segment. Use the Stack Segment for all stack operations. All directive statements are legal in the Stack Segment, but instruction statements are illegal.

Use the first form when the location of the segment is known at assembly time; the code generated is not relocatable. Use the second form when the segment location is not known at assembly time; the code generated is relocatable. Use the third form to continue the Stack Segment after it has been interrupted by a CSEG, DSEG, or ESEG directive. The continuing Stack Segment starts with the same attributes as the previous Stack Segment.

3.2.4 The ESEG Directive

ESEG <numeric expression>
ESEG
ESEG $

This directive initiates the Extra Segment. Instruction statements are not legal in this segment, but all directive statements are.

Use the first form when the location of the segment is known at assembly time; the code generated is not relocatable. Use the second form when the segment location is not known at assembly time; the code generated is relocatable. Use the third form to continue the Extra Segment after it has been interrupted by a DSEG, SSEG, or CSEG directive. The continuing Extra Segment starts with the same attributes as the previous Extra Segment.
3.3 The ORG Directive

ORG <numeric expression>

The ORG directive sets the offset of the location counter in the current segment to the value specified in the numeric expression. Define all elements of the expression before the ORG directive because forward references may be ambiguous.

In most segments, an ORG directive is unnecessary. If no ORG is included before the first instruction or data byte in a segment, assembly begins at location zero relative to the beginning of the segment. A segment can have any number of ORG directives.

3.4 The IF and ENDIF Directives

IF <numeric expression>
   <source line 1 >
   <source line 2 >
   .
   .
   <source line n >
ENDIF

The IF and ENDIF directives allow a group of source lines to be included or excluded from the assembly. Use conditional directives to assemble several different versions of a single source program.

When the assembler finds an IF directive, it evaluates the numeric expression following the IF keyword. If the expression evaluates to a non-zero value, then <source line 1> through <source line n> are assembled. If the expression evaluates to zero, then all lines are listed but not assembled. All elements in the numeric expression must be defined before they appear in the IF directive. Nested IF directives are not legal.
3.5 The INCLUDE Directive

```
INCLUDE <file name>
```

This directive includes another ASM-86 file in the source text. For example:

```
INCLUDE EQUALS.A86
```

Use INCLUDE when the source program resides in several different files. INCLUDE directives may not be nested; a source file called by an INCLUDE directive may not contain another INCLUDE statement. If `<file name>` does not contain a file type, the file type is assumed to be .A86. If no drive name is specified with `<file name>`, ASM-86 assumes the drive containing the source file.

3.6 The END Directive

```
END
```

An END directive marks the end of a source file. Any subsequent lines are ignored by the assembler. END is optional. If not present, ASM-86 processes the source until it finds an End-Of-File character (1AH).

3.7 The EQU Directive

```
symbol EQU <numeric expression>
symbol EQU <address expression>
symbol EQU <register>
symbol EQU <instruction mnemonic>
```

The EQU (equate) directive assigns values and attributes to user-defined symbols. The required symbol name may not be terminated with a colon. The symbol cannot be redefined by a subsequent EQU or another directive. Any elements used in numeric or address expressions must be defined before the EQU directive appears.
The first form assigns a numeric value to the symbol, the second a memory address. The third form assigns a new name to an 8086 register. The fourth form defines a new instruction (sub)set. The following are examples of these four forms:

0005  FIVE EQU 2*2+1
0033  NEXT EQU BUFFER
0001  COUNTER EQU CX
       MOVVV EQU MOV
       .
       .
       .
005D  B8C3  MOVVV AX,BX

3.8 The DB Directive

[symbol] DB <numeric expression>[,<numeric expression>...]
[symbol] DB <string constant>[,<string constant>...]

The DB directive defines initialized storage areas in byte format. Numeric expressions are evaluated to 8-bit values and sequentially placed in the hex output file. String constants are placed in the output file according to the rules defined in Section 2.4.2. A DB directive is the only ASM-86 statement that accepts a string constant longer than two bytes. There is no translation from lower to upper case within strings. Multiple expressions or constants, separated by commas, may be added to the definition, but may not exceed the physical line length.

Use an optional symbol to reference the defined data area throughout the program. The symbol has four attributes: the Segment and Offset attributes determine the symbol’s memory reference, the Type attribute specifies single bytes, and Length tells the number of bytes (allocation units) reserved.

The following statements show DB directives with symbols:

005F 43502F4D2073 TEXT DB 'CP/M system',0
    797374656D00
006B  E1 AA DB 'a' + 80H
006C  0102030405 X DB 1,2,3,4,5
       .
       .
0071  B9C00 MOV CX,LENGTH TEXT
3.9 The DW Directive

[symbol] DW <numeric expression>[,<numeric expression>..]
[symbol] DW <string constant>[,<string constant>..]

The DW directive initializes two-byte words of storage. String constants longer than two characters are illegal. Otherwise, DW uses the same procedure to initialize storage as DB. The following are examples of DW statements:

0074 0000    CNTR    DW    0
0076 63C166C169C1   JMPTAB    DW    SUBR1, SUBR2, SUBR3
007C 010002000300    DW    1,2,3,4,5,6
040005000600

3.10 The DD Directive

[symbol] DD <numeric expression>[,<numeric expression>..]

The DD directive initializes four bytes of storage. The Offset attribute of the address expression is stored in the two lower bytes, the Segment attribute in the two upper bytes. Otherwise, DD follows the same procedure as DB. For example:

1234

0000 6CC134126FC1   LONG    JMPTAB    DD    ROUT1, ROUT2
3412
0008 72C1341275C1    DD    ROUT3, ROUT4
3412
3.11 The RS Directive

[symbol] RS <numeric expression>

The RS directive allocates storage in memory but does not initialize it. The numeric expression gives the number of bytes to be reserved. An RS statement does not give a byte attribute to the optional symbol. For example:

```
0010        BUF     RS     80
0060        RS      4000H
4060        RS      1
```

3.12 The RB Directive

[symbol] RB <numeric expression>

The RB directive allocates byte storage in memory without any initialization. This directive is identical to the RS directive except that it does give the byte attribute.

3.13 The RW Directive

[symbol] RW <numeric expression>

The RW directive allocates two-byte word storage in memory but does not initialize it. The numeric expression gives the number of words to be reserved. For example:

```
4061        BUF     RW     128
4161        RW      4000H
C161         RW      1
```
3.14 The TITLE Directive

TITLE <string constant>

ASM-86 prints the string constant defined by a TITLE directive statement at the top of each printout page in the listing file. The title character string should not exceed 30 characters. For example:

TITLE 'CP/M monitor'

3.15 The PAGESIZE Directive

PAGESIZE <numeric expression>

The PAGESIZE directive defines the number of lines to be included on each printout page. The default pagesize is 66.

3.16 The PAGEWIDTH Directive

PAGEWIDTH <numeric expression>

The PAGEWIDTH directive defines the number of columns printed across the page when the listing file is output. The default pagewidth is 120 unless the listing is routed directly to the terminal; then the default pagewidth is 79.

3.17 The EJECT Directive

EJECT

The EJECT directive performs a page eject during printout. The EJECT directive itself is printed on the first line of the next page.
3.18 The SIMFORM Directive

SIMFORM

The SIMFORM directive replaces a form-feed (FF) character in the print file with the correct number of line-feeds (LF). Use this directive when printing out on a printer unable to interpret the form-feed character.

3.19 The NOLIST and LIST Directives

NOLIST
LIST

The NOLIST directive blocks the printout of the following lines. Restart the listing with a LIST directive.

*End of Section 3*
4.1 Introduction

The ASM-86 instruction set includes all 8086 machine instructions. The general syntax for instruction statements is given in Section 2.7. The following sections define the specific syntax and required operand types for each instruction, without reference to labels or comments. The instruction definitions are presented in tables for easy reference. For a more detailed description of each instruction, see Intel's *MCS-86 Assembly Language Reference Manual*. For descriptions of the instruction bit patterns and operations, see Intel's *MCS-86 User's Manual*.

The instruction-definition tables present ASM-86 instruction statements as combinations of mnemonics and operands. A mnemonic is a symbolic representation for an instruction, and its operands are its required parameters. Instructions can take zero, one or two operands. When two operands are specified, the left operand is the instruction's destination operand, and the two operands are separated by a comma.

The instruction-definition tables organize ASM-86 instructions into functional groups. Within each table, the instructions are listed alphabetically. Table 4-1 shows the symbols used in the instruction-definition tables to define operand types.
Table 4-1. Operand Type Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Operand Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>numb</td>
<td>any NUMERIC expression</td>
</tr>
<tr>
<td>numb8</td>
<td>any NUMERIC expression which evaluates to an 8-bit number</td>
</tr>
<tr>
<td>acc</td>
<td>accumulator register, AX or AL</td>
</tr>
<tr>
<td>reg</td>
<td>any general purpose register, not segment register</td>
</tr>
<tr>
<td>reg16</td>
<td>a 16-bit general purpose register, not segment register</td>
</tr>
<tr>
<td>segreg</td>
<td>any segment register: CS, DS, SS, or ES</td>
</tr>
<tr>
<td>mem</td>
<td>any ADDRESS expression, with or without base- and/or index-addressing modes, such as:</td>
</tr>
<tr>
<td></td>
<td>variable</td>
</tr>
<tr>
<td></td>
<td>variable +3</td>
</tr>
<tr>
<td></td>
<td>variable[bx]</td>
</tr>
<tr>
<td></td>
<td>variable[SI]</td>
</tr>
<tr>
<td></td>
<td>variable[BX + SI]</td>
</tr>
<tr>
<td></td>
<td>[BX]</td>
</tr>
<tr>
<td></td>
<td>[BP + DI]</td>
</tr>
<tr>
<td>simpmem</td>
<td>any ADDRESS expression WITHOUT base- and index-addressing modes, such as:</td>
</tr>
<tr>
<td></td>
<td>variable</td>
</tr>
<tr>
<td></td>
<td>variable +4</td>
</tr>
<tr>
<td>mem</td>
<td>reg</td>
</tr>
<tr>
<td>mem</td>
<td>reg16</td>
</tr>
<tr>
<td>label</td>
<td>any ADDRESS expression which evaluates to a label</td>
</tr>
<tr>
<td>lab8</td>
<td>any ‘label’ which is within ± 128 bytes distance from the instruction</td>
</tr>
</tbody>
</table>
The 8086 CPU has nine single-bit Flag registers which reflect the state of the CPU. The user cannot access these registers directly, but can test them to determine the effects of an executed instruction upon an operand or register. The effects of instructions on Flag registers are also described in the instruction-definition tables, using the symbols shown in Table 4-2 to represent the nine Flag registers.

<table>
<thead>
<tr>
<th>AF</th>
<th>Auxiliary-Carry-Flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>CF</td>
<td>Carry-Flag</td>
</tr>
<tr>
<td>DF</td>
<td>Direction-Flag</td>
</tr>
<tr>
<td>IF</td>
<td>Interrupt-Enable-Flag</td>
</tr>
<tr>
<td>OF</td>
<td>Overflow-Flag</td>
</tr>
<tr>
<td>PF</td>
<td>Parity-Flag</td>
</tr>
<tr>
<td>SF</td>
<td>Sign-Flag</td>
</tr>
<tr>
<td>TF</td>
<td>Trap-Flag</td>
</tr>
<tr>
<td>ZF</td>
<td>Zero-Flag</td>
</tr>
</tbody>
</table>

### 4.2 Data Transfer Instructions

There are four classes of data transfer operations: general purpose, accumulator specific, address-object and flag. Only SAHF and POPF affect flag settings. Note in Table 4-3 that if acc = AL, a byte is transferred, but if acc = AX, a word is transferred.
### Table 4-3. Data Transfer Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN acc,numb8</td>
<td>transfer data from input port given by numb8 or numb16 (0-255) to accumulator</td>
</tr>
<tr>
<td>IN acc,DX</td>
<td>transfer data from input port given by DX register (0-0FFFFH) to accumulator</td>
</tr>
<tr>
<td>LAHF</td>
<td>transfer flags to the AH register</td>
</tr>
<tr>
<td>LDS reg16,mem</td>
<td>transfer the segment part of the memory address (DWORD variable) to the DS segment register, transfer the offset part to a general purpose 16-bit register</td>
</tr>
<tr>
<td>LEA reg16,mem</td>
<td>transfer the offset of the memory address to a (16-bit) register</td>
</tr>
<tr>
<td>LES reg16,mem</td>
<td>transfer the segment part of the memory address to the ES segment register, transfer the offset part to a 16-bit general purpose register</td>
</tr>
<tr>
<td>MOV reg,mem</td>
<td>move memory or register to register</td>
</tr>
<tr>
<td>MOV mem</td>
<td>move register to memory or register</td>
</tr>
<tr>
<td>MOV mem,reg,numb</td>
<td>move immediate data to memory or register</td>
</tr>
<tr>
<td>MOV segreg,mem</td>
<td>move memory or register to segment register</td>
</tr>
<tr>
<td>MOV mem,reg16,segreg</td>
<td>move segment register to memory or register</td>
</tr>
<tr>
<td>OUT numb8</td>
<td>transfer data from accumulator to output port (0-255) given by numb8 or numb16</td>
</tr>
</tbody>
</table>
Table 4-3. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT DX,acc</td>
<td>transfer data from accumulator to output port (0-0FFFFH) given by DX register</td>
</tr>
<tr>
<td>POP mem</td>
<td>reg16</td>
</tr>
<tr>
<td>POP segreg</td>
<td>move top stack element to segment register; note that CS segment register not allowed</td>
</tr>
<tr>
<td>POPF</td>
<td>transfer top stack element to flags</td>
</tr>
<tr>
<td>PUSH mem</td>
<td>reg16</td>
</tr>
<tr>
<td>PUSH segreg</td>
<td>move segment register to top stack element</td>
</tr>
<tr>
<td>PUSHF</td>
<td>transfer flags to top stack element</td>
</tr>
<tr>
<td>SAHF</td>
<td>transfer the AH register to flags</td>
</tr>
<tr>
<td>XCHG reg,mem</td>
<td>reg</td>
</tr>
<tr>
<td>XCHG mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>XLAT mem</td>
<td>reg</td>
</tr>
</tbody>
</table>
4.3 Arithmetic, Logical, and Shift Instructions

The 8086 CPU performs the four basic mathematical operations in several different ways. It supports both 8- and 16-bit operations and also signed and unsigned arithmetic.

Six of the nine flag bits are set or cleared by most arithmetic operations to reflect the result of the operation. Table 4-4 summarizes the effects of arithmetic instructions on flag bits. Table 4-5 defines arithmetic instructions and Table 4-6 logical and shift instructions.

Table 4-4. Effects of Arithmetic Instructions on Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CF</td>
<td>is set if the operation resulted in a carry out of (from addition) or a borrow into (from subtraction) the high-order bit of the result; otherwise CF is cleared.</td>
</tr>
<tr>
<td>AF</td>
<td>is set if the operation resulted in a carry out of (from addition) or a borrow into (from subtraction) the low-order four bits of the result; otherwise AF is cleared.</td>
</tr>
<tr>
<td>ZF</td>
<td>is set if the result of the operation is zero; otherwise ZF is cleared.</td>
</tr>
<tr>
<td>SF</td>
<td>is set if the result is negative.</td>
</tr>
<tr>
<td>PF</td>
<td>is set if the modulo 2 sum of the low-order eight bits of the result of the operation is 0 (even parity); otherwise PF is cleared (odd parity).</td>
</tr>
<tr>
<td>OF</td>
<td>is set if the operation resulted in an overflow; the size of the result exceeded the capacity of its destination.</td>
</tr>
</tbody>
</table>
### Table 4-5. Arithmetic Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAA</td>
<td>adjust unpacked BCD (ASCII) for addition—adjusts AL</td>
</tr>
<tr>
<td>AAD</td>
<td>adjust unpacked BCD (ASCII) for division—adjusts AL</td>
</tr>
<tr>
<td>AAM</td>
<td>adjust unpacked BCD (ASCII) for multiplication—adjusts AX</td>
</tr>
<tr>
<td>AAS</td>
<td>adjust unpacked BCD (ASCII) for subtraction—adjusts AL</td>
</tr>
<tr>
<td>ADC reg,mem</td>
<td>reg</td>
</tr>
<tr>
<td>ADC mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>ADC mem</td>
<td>reg,numb</td>
</tr>
<tr>
<td>ADD reg,mem</td>
<td>reg</td>
</tr>
<tr>
<td>ADD mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>ADD mem</td>
<td>reg,numb</td>
</tr>
<tr>
<td>CBW</td>
<td>convert byte in AL to word in AH by sign extension</td>
</tr>
<tr>
<td>CWD</td>
<td>convert word in AX to double word in DX/AX by sign extension</td>
</tr>
<tr>
<td>CMP reg,mem</td>
<td>reg</td>
</tr>
<tr>
<td>CMP mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>CMP mem</td>
<td>reg,numb</td>
</tr>
<tr>
<td>DAA</td>
<td>decimal adjust for addition, adjusts AL</td>
</tr>
</tbody>
</table>
4.3 Arithmetic, Logic, and Shift

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAS</td>
<td>decimal adjust for subtraction, adjusts AL</td>
</tr>
<tr>
<td>DEC</td>
<td>subtract 1 from memory or register</td>
</tr>
<tr>
<td>INC</td>
<td>add 1 to memory or register</td>
</tr>
<tr>
<td>DIV</td>
<td>divide (unsigned) accumulator (AX or AL) by memory or register. If byte results, AL = quotient, AH = remainder. If word results, AX = quotient, DX = remainder</td>
</tr>
<tr>
<td>IDIV</td>
<td>divide (signed) accumulator (AX or AL) by memory or register—quotient and remainder stored as in DIV</td>
</tr>
<tr>
<td>IMUL</td>
<td>multiply (signed) memory or register by accumulator (AX or AL)—if byte, results in AH, AL. If word, results in DX, AX</td>
</tr>
<tr>
<td>MUL</td>
<td>multiply (unsigned) memory or register by unsigned accumulator (AX or AL)—results stored as in IMUL</td>
</tr>
<tr>
<td>NEG</td>
<td>two's complement memory or register</td>
</tr>
<tr>
<td>SBB</td>
<td>subtract (with borrow) memory or register from register</td>
</tr>
<tr>
<td>SBB</td>
<td>subtract (with borrow) register from memory or register</td>
</tr>
<tr>
<td>SBB</td>
<td>subtract (with borrow) immediate data from memory or register</td>
</tr>
<tr>
<td>SUB</td>
<td>subtract memory or register from register</td>
</tr>
<tr>
<td>SUB</td>
<td>subtract register from memory or register</td>
</tr>
<tr>
<td>SUB</td>
<td>subtract data constant from memory or register</td>
</tr>
</tbody>
</table>

Table 4-5. (continued)
### Table 4-6. Logic Shift Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND reg,mem</td>
<td>reg perform bitwise logical ‘and’ of a register and memory register</td>
</tr>
<tr>
<td>AND mem</td>
<td>reg,reg perform bitwise logical ‘and’ of memory register and register</td>
</tr>
<tr>
<td>AND mem</td>
<td>reg,numb perform bitwise logical ‘and’ of memory register and data constant</td>
</tr>
<tr>
<td>NOT mem</td>
<td>reg form ones complement of memory or register</td>
</tr>
<tr>
<td>OR reg,mem</td>
<td>reg perform bitwise logical ‘or’ of a register and memory register</td>
</tr>
<tr>
<td>OR mem</td>
<td>reg,reg perform bitwise logical ‘or’ of memory register and register</td>
</tr>
<tr>
<td>OR mem</td>
<td>reg,numb perform bitwise logical ‘or’ of memory register and data constant</td>
</tr>
<tr>
<td>RCL mem</td>
<td>reg,1 rotate memory or register 1 bit left through carry flag</td>
</tr>
<tr>
<td>RCL mem</td>
<td>reg,CL rotate memory or register left through carry flag, number of bits given by CL register</td>
</tr>
<tr>
<td>RCR mem</td>
<td>reg,1 rotate memory or register 1 bit right through carry flag</td>
</tr>
<tr>
<td>RCR mem</td>
<td>reg,CL rotate memory or register right through carry flag, number of bits given by CL register</td>
</tr>
<tr>
<td>ROL mem</td>
<td>reg,1 rotate memory or register 1 bit left</td>
</tr>
<tr>
<td>ROL mem</td>
<td>reg,CL rotate memory or register left, number of bits given by CL register</td>
</tr>
<tr>
<td>ROR mem</td>
<td>reg,1 rotate memory or register 1 bit right</td>
</tr>
<tr>
<td>Syntax</td>
<td>Result</td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ROR mem</td>
<td>reg,CL</td>
</tr>
<tr>
<td>SAL   mem</td>
<td>reg,1</td>
</tr>
<tr>
<td>SAR   mem</td>
<td>reg,CL</td>
</tr>
<tr>
<td>SAR   mem</td>
<td>reg,1</td>
</tr>
<tr>
<td>SAR   mem</td>
<td>reg,CL</td>
</tr>
<tr>
<td>SHL   mem</td>
<td>reg,1</td>
</tr>
<tr>
<td>SHL   mem</td>
<td>reg,CL</td>
</tr>
<tr>
<td>SHR   mem</td>
<td>reg,1</td>
</tr>
<tr>
<td>SHR   mem</td>
<td>reg,CL</td>
</tr>
<tr>
<td>TEST  reg,mem</td>
<td>reg</td>
</tr>
</tbody>
</table>
Table 4-6. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEST mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>TEST mem</td>
<td>reg,numb</td>
</tr>
<tr>
<td>XOR reg,mem</td>
<td>reg</td>
</tr>
<tr>
<td>XOR mem</td>
<td>reg,reg</td>
</tr>
<tr>
<td>XOR mem</td>
<td>reg,numb</td>
</tr>
</tbody>
</table>

### 4.4 String Instructions

String instructions take one or two operands. The operands specify only the operand type, determining whether operation is on bytes or words. If there are two operands, the source operand is addressed by the SI register and the destination operand is addressed by the DI register. The DI and SI registers are always used for addressing. Note that for string operations, destination operands addressed by DI must always reside in the Extra Segment (ES).
Table 4-7. String Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPS mem</td>
<td>reg,mem</td>
</tr>
<tr>
<td>LODS mem</td>
<td>reg</td>
</tr>
<tr>
<td>MOVMS mem</td>
<td>reg,mem</td>
</tr>
<tr>
<td>SCAS mem</td>
<td>reg</td>
</tr>
<tr>
<td>STOS mem</td>
<td>reg</td>
</tr>
</tbody>
</table>

Table 4-8 defines prefixes for string instructions. A prefix repeats its string instruction the number of times contained in the CX register, which is decremented by 1 for each iteration. Prefix mnemonics precede the string instruction mnemonic in the statement line as shown in Section 2.8.

Table 4-8. Prefix Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>REP</td>
<td>repeat until CX register is zero</td>
</tr>
<tr>
<td>REPZ</td>
<td>repeat until CX register is zero and zero flag (ZF) is not zero</td>
</tr>
<tr>
<td>REPE</td>
<td>equal to ‘REPZ’</td>
</tr>
<tr>
<td>REPNZ</td>
<td>repeat until CX register is zero and zero flag (ZF) is zero</td>
</tr>
<tr>
<td>REPNE</td>
<td>equal to ‘REPNZ’</td>
</tr>
</tbody>
</table>
4.5 Control Transfer Instructions

There are four classes of control transfer instructions:

- calls, jumps, and returns
- conditional jumps
- iterational control
- interrupts

All control transfer instructions cause program execution to continue at some new location in memory, possibly in a new code segment. The transfer may be absolute or depend upon a certain condition. Table 4-9 defines control transfer instructions. In the definitions of conditional jumps, 'above' and 'below' refer to the relationship between unsigned values, and 'greater than' and 'less than' refer to the relationship between signed values.

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>CALL label</td>
<td>push the offset address of the next instruction on the stack, jump to the target label</td>
</tr>
<tr>
<td>CALL mem</td>
<td>reg16</td>
</tr>
<tr>
<td>CALLF label</td>
<td>push CS segment register on the stack, push the offset address of the next instruction on the stack (after CS), jump to the target label</td>
</tr>
<tr>
<td>CALLF mem</td>
<td>push CS register on the stack, push the offset address of the next instruction on the stack, jump to location indicated by contents of specified double word in memory</td>
</tr>
<tr>
<td>INT numb8</td>
<td>push the flag registers (as in PUSHF), clear TF and IF flags, transfer control with an indirect call through any one of the 256 interrupt-vector elements - uses three levels of stack</td>
</tr>
</tbody>
</table>
### Table 4-9. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTO</td>
<td>if OF (the overflow flag) is set, push the flag registers (as in PUSHF), clear TF and IF flags, transfer control with an indirect call through interrupt-vector element 4 (location 10H)—if the OF flag is cleared, no operation takes place</td>
</tr>
<tr>
<td>IRET</td>
<td>transfer control to the return address saved by a previous interrupt operation, restore saved flag registers, as well as CS and IP—pops three levels of stack</td>
</tr>
<tr>
<td>JA</td>
<td>lab8 jump if 'not below or equal' or 'above' ( (CF or ZF) = 0 )</td>
</tr>
<tr>
<td>JAE</td>
<td>lab8 jump if 'not below' or 'above or equal' ( CF=0 )</td>
</tr>
<tr>
<td>JB</td>
<td>lab8 jump if 'below' or 'not above or equal' ( CF=1 )</td>
</tr>
<tr>
<td>JBE</td>
<td>lab8 jump if 'below or equal' or 'not above' (CF or ZF)=1 )</td>
</tr>
<tr>
<td>JC</td>
<td>lab8 same as 'JB'</td>
</tr>
<tr>
<td>JCXZ</td>
<td>lab8 jump to target label if CX register is zero</td>
</tr>
<tr>
<td>JE</td>
<td>lab8 jump if 'equal' or 'zero' ( ZF=1 )</td>
</tr>
<tr>
<td>JG</td>
<td>lab8 jump if 'not less or equal' or 'greater' (SF xor OF or ZF)=0 )</td>
</tr>
<tr>
<td>JGE</td>
<td>lab8 jump if 'not less' or 'greater or equal' (SF xor OF)=0 )</td>
</tr>
<tr>
<td>JL</td>
<td>lab8 jump if 'less' or 'not greater or equal' (SF xor OF)=1 )</td>
</tr>
<tr>
<td>Syntax</td>
<td>Result</td>
</tr>
<tr>
<td>---------</td>
<td>------------------------------------------------------------------------</td>
</tr>
<tr>
<td>JLE lab8</td>
<td>jump if ‘less or equal’ or ‘not greater’ (((SF xor OF) or ZF) = 1)</td>
</tr>
<tr>
<td>JMP label</td>
<td>jump to the target label</td>
</tr>
<tr>
<td>JMP mem</td>
<td>reg16</td>
</tr>
<tr>
<td>JMPF label</td>
<td>jump to the target label possibly in another code segment</td>
</tr>
<tr>
<td>JMPS lab8</td>
<td>jump to the target label within ± 128 bytes from instruction</td>
</tr>
<tr>
<td>JNA lab8</td>
<td>same as ‘JBE’</td>
</tr>
<tr>
<td>JNAE lab8</td>
<td>same as ‘JB’</td>
</tr>
<tr>
<td>JNB lab8</td>
<td>same as ‘JAE’</td>
</tr>
<tr>
<td>JNBE lab8</td>
<td>same as ‘JA’</td>
</tr>
<tr>
<td>JNC lab8</td>
<td>same as ‘JNB’</td>
</tr>
<tr>
<td>JNE lab8</td>
<td>jump if ‘not equal’ or ‘not zero’ ((ZF = 0))</td>
</tr>
<tr>
<td>JNG lab8</td>
<td>same as ‘JLE’</td>
</tr>
<tr>
<td>JNGE lab8</td>
<td>same as ‘JL’</td>
</tr>
<tr>
<td>JNL lab8</td>
<td>same as ‘JGE’</td>
</tr>
<tr>
<td>JNLE lab8</td>
<td>same as ‘JG’</td>
</tr>
<tr>
<td>JNO lab8</td>
<td>jump if ‘not overflow’ ((OF = 0))</td>
</tr>
<tr>
<td>JNP lab8</td>
<td>jump if ‘not parity’ or ‘parity odd’</td>
</tr>
</tbody>
</table>
### Table 4-9. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>JNS</td>
<td>jump if ‘not sign’</td>
</tr>
<tr>
<td>JNZ</td>
<td>same as ‘JNE’</td>
</tr>
<tr>
<td>JO</td>
<td>jump if ‘overflow’ ( OF = 1 )</td>
</tr>
<tr>
<td>JP</td>
<td>jump if ‘parity’ or ‘parity even’ ( PF = 1 )</td>
</tr>
<tr>
<td>JPE</td>
<td>same as ‘JP’</td>
</tr>
<tr>
<td>JPO</td>
<td>same as ‘JNP’</td>
</tr>
<tr>
<td>JS</td>
<td>jump if ‘sign’ ( SF = 1 )</td>
</tr>
<tr>
<td>JZ</td>
<td>same as ‘JE’</td>
</tr>
<tr>
<td>LOOP</td>
<td>decrement CX register by one, jump to target label if CX is not zero</td>
</tr>
<tr>
<td>LOOPE</td>
<td>decrement CX register by one, jump to target label if CX is not zero and the ZF flag is set —‘loop while zero’ or ‘loop while equal’</td>
</tr>
<tr>
<td>LOOPNE</td>
<td>decrement CX register by one, jump to target label if CX is not zero and ZF flag is cleared —‘loop while not zero’ or ‘loop while not equal’</td>
</tr>
<tr>
<td>LOOPNZ</td>
<td>same as ‘LOOPNE’</td>
</tr>
<tr>
<td>LOOPZ</td>
<td>same as ‘LOOPE’</td>
</tr>
<tr>
<td>RET</td>
<td>return to the return address pushed by a previous CALL instruction, increment stack pointer by 2</td>
</tr>
<tr>
<td>RET</td>
<td>return to the address pushed by a previous CALL, increment stack pointer by 2 + numb</td>
</tr>
</tbody>
</table>
Table 4-9. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>RETF</td>
<td>return to the address pushed by a previous CALLF instruction, increment stack pointer by 4</td>
</tr>
<tr>
<td>RETF numb</td>
<td>return to the address pushed by a previous CALLF instruction, increment stack pointer by 4 + numb</td>
</tr>
</tbody>
</table>

4.6 Processor Control Instructions

Processor control instructions manipulate the flag registers. Moreover, some of these instructions can synchronize the 8086 CPU with external hardware.

Table 4-10. Processor Control Instructions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLC</td>
<td>clear CF flag</td>
</tr>
<tr>
<td>CLD</td>
<td>clear DF flag, causing string instructions to auto-increment the operand pointers</td>
</tr>
<tr>
<td>CLI</td>
<td>clear IF flag, disabling maskable external interrupts</td>
</tr>
<tr>
<td>CMC</td>
<td>complement CF flag</td>
</tr>
<tr>
<td>ESC numb8,mem</td>
<td>do no operation other than compute the effective address and place it on the address bus (ESC is used by the 8087 numeric co-processor), ‘numb8’ must be in the range 0 to 63</td>
</tr>
</tbody>
</table>
### Table 4-10. (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCK</td>
<td>PREFIX instruction, cause the 8086 processor to assert the ‘bus-lock’ signal for the duration of the operation caused by the following instruction—the LOCK prefix instruction may precede any other instruction—buslock prevents co-processors from gaining the bus; this is useful for shared-resource semaphores</td>
</tr>
<tr>
<td>HLT</td>
<td>cause 8086 processor to enter halt state until an interrupt is recognized</td>
</tr>
<tr>
<td>STC</td>
<td>set CF flag</td>
</tr>
<tr>
<td>STD</td>
<td>set DF flag, causing string instructions to auto-decrement the operand pointers</td>
</tr>
<tr>
<td>STI</td>
<td>set IF flag, enabling maskable external interrupts</td>
</tr>
<tr>
<td>WAIT</td>
<td>cause the 8086 processor to enter a ‘wait’ state if the signal on its ‘TEST’ pin is not asserted</td>
</tr>
</tbody>
</table>

*End of Section 4*
Section 5
Code-Macro Facilities

5.1 Introduction to Code-macros

ASM-86 does not support traditional assembly-language macros, but it does allow the user to define his own instructions by using the code-macro directive. Like traditional macros, code-macros are assembled wherever they appear in assembly language code, but there the similarity ends. Traditional macros contain assembly language instructions, but a code-macro contains only code-macro directives. Macros are usually defined in the user's symbol table; ASM-86 code-macros are defined in the assembler's symbol table. A macro simplifies using the same block of instructions over and over again throughout a program, but a code-macro sends a bit stream to the output file and in effect adds a new instruction to the assembler.

Because ASM-86 treats a code-macro as an instruction, you can invoke code-macros by using them as instructions in your program. The example below shows how MAC, an instruction defined by a code-macro, can be invoked.

\[
\begin{align*}
\text{XCHG} & \text{ BX,WORD3} \\
\text{MAC} & \text{ PAR1,PAR2} \\
\text{MUL} & \text{ AX,WORD4}
\end{align*}
\]

Note that MAC accepts two operands. When MAC was defined, these two operands were also classified as to type, size, and so on by defining MAC's formal parameters. The names of formal parameters are not fixed. They are stand-ins which are replaced by the names or values supplied as operands when the code-macro is invoked. Thus formal parameters 'hold the place' and indicate where and how the operands are to be used.
5.1 Introduction to Code-macros

The definition of a code-macro starts with a line specifying its name and its formal parameters, if any:

\[
\text{CodeMacro } <\text{name}> [<\text{formal parameter list}>]
\]

where the optional \(<\text{formal parameter list}>\) is defined:

\[
<\text{formal name}>: <\text{specifier letter}>[<\text{modifier letter}>][<\text{range}>]
\]

As stated above, the formal name is not fixed, but a place holder. If formal parameter list is present, the specifier letter is required and the modifier letter is optional. Possible specifiers are A, C, D, E, M, R, S, and X. Possible modifier letters are b, d, w, and sb. The assembler ignores case except within strings, but for clarity, this section shows specifiers in upper-case and modifiers in lower-case. Following sections describe specifiers, modifiers, and the optional range in detail.

The body of the code-macro describes the bit pattern and formal parameters. Only the following directives are legal within code-macros:

\[
\text{SEGF I}{\text{X}} \\
\text{NOSEGF I}{\text{X}} \\
\text{MOORM} \\
\text{RELB} \\
\text{RELW} \\
\text{OB} \\
\text{OW} \\
\text{00} \\
\text{OBIT}
\]

These directives are unique to code-macros, and those which appear to duplicate ASM-86 directives (DB, DW, and DD) have different meanings in code-macro context. These directives are discussed in detail in later sections. The definition of a code-macro ends with a line:

\[
\text{EndM}
\]

CodeMacro, EndM, and the code-macro directives are all reserved words. Code-macro definition syntax is defined in Backus-Naur-like form in Appendix H. The following examples are typical code-macro definitions.
5.1 Introduction to Code-macros

CodeMacro AAA
  DB 37H
EndM

CodeMacro DIV divisor:Eb
  SEGFIX divisor
  DB 6FH
  MODRM divisor
EndM

CodeMacro ESC opcode:Db(0,63),src:Eb
  SEGFIX src
  DBIT 5(1BH),3(opcode(3))
  MODRM opcode,src
EndM

5.2 Specifiers

Every formal parameter must have a specifier letter that indicates what type of operand is needed to match the formal parameter. Table 5-1 defines the eight possible specifier letters.

<table>
<thead>
<tr>
<th>Letter</th>
<th>Operand Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Accumulator register, AX or AL.</td>
</tr>
<tr>
<td>C</td>
<td>Code, a label expression only.</td>
</tr>
<tr>
<td>D</td>
<td>Data, a number to be used as an immediate value.</td>
</tr>
<tr>
<td>E</td>
<td>Effective address, either an M (memory address) or an R (register).</td>
</tr>
<tr>
<td>M</td>
<td>Memory address. This can be either a variable or a bracketed register expression.</td>
</tr>
<tr>
<td>R</td>
<td>A general register only.</td>
</tr>
<tr>
<td>S</td>
<td>Segment register only.</td>
</tr>
<tr>
<td>X</td>
<td>A direct memory reference.</td>
</tr>
</tbody>
</table>
5.3 Modifiers

The optional modifier letter is a further requirement on the operand. The meaning of the modifier letter depends on the type of the operand. For variables, the modifier requires the operand to be of type: ‘b’ for byte, ‘w’ for word, ‘d’ for double-word and ‘sb’ for signed byte. For numbers, the modifiers require the number to be of a certain size: ‘b’ for −256 to 255 and ‘w’ for other numbers. Table 5-2 summarizes code-macro modifiers.

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Type</th>
<th>Modifier</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>byte</td>
<td>b</td>
<td>−256 to 255</td>
</tr>
<tr>
<td>w</td>
<td>word</td>
<td>w</td>
<td>anything else</td>
</tr>
<tr>
<td>d</td>
<td>dword</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sb</td>
<td>signed byte</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5.4 Range Specifiers

The optional range is specified within parentheses by either one expression or two expressions separated by a comma. The following are valid formats:

(numberb)
(register)
(numberb,numberb)
(numberb,register)
(register,numberb)
(register,register)

Numberb is 8-bit number, not an address. The following example specifies that the input port must be identified by the DX register:

CodeMacro IN dst:AwtPort:Rw(DX)
The next example specifies that the CL register is to contain the 'count' of rotation:

```
CodeMacro ROR dst:Ew,count:Rb(CL)
```

The last example specifies that the 'opcode' is to be immediate data, and may range from 0 to 63 inclusive:

```
CodeMacro ESC opcode:Db(0,63),adds:Eb
```

### 5.5 Code-macro Directives

Code-macro directives define the bit pattern and make further requirements on how the operand is to be treated. Directives are reserved words, and those that appear to duplicate assembly language instructions have different meanings within a code-macro definition. Only the nine directives defined here are legal within code-macro definitions.

#### 5.5.1 SEGFIX

If SEGFIX is present, it instructs the assembler to determine whether a segment-override prefix byte is needed to access a given memory location. If so, it is output as the first byte of the instruction. If not, no action is taken. SEGFIX takes the form:

```
SEGFIX <formal name>
```

where `<formal name>` is the name of a formal parameter which represents the memory address. Because it represents a memory address, the formal parameter must have one of the specifiers E, M or X.

#### 5.5.2 NOSEGFIX

Use NOSEGFIX for operands in instructions that must use the ES register for that operand. This applies only to the destination operand of these instructions: CMPS, MOVS, SCAS, STOS. The form of NOSEGFIX is:

```
NOSEGFIX segreg,<formal name>
```
5.5 Code-macro Directives

where segreg is one of the segment registers ES, CS, SS, or DS and \(<formname>\) is the name of the memory-address formal parameter, which must have a specifier E, M, or X. No code is generated from this directive, but an error check is performed. The following is an example of NOSEGFIX use:

\[
\text{CodeMacro MOVs } si\_ptr:\text{Ew,di}\_ptr:\text{Ew}
\]
\[
\text{NOSEGFX } ES,di\_ptr
\]
\[
\text{SEGFX } si\_ptr
\]
\[
\text{DB } 0A5H
\]
\[
\text{EndM}
\]

5.5.3 MODRM

This directive instructs the assembler to generate the ModRM byte, which follows the opcode byte in many of the 8086's instructions. The ModRM byte contains either the indexing type or the register number to be used in the instruction. It also specifies which register is to be used, or gives more information to specify an instruction.

The ModRM byte carries the information in three fields. The mod field occupies the two most significant bits of the byte, and combines with the register memory field to form 32 possible values: 8 registers and 24 indexing modes.

The reg field occupies the three next bits following the mod field. It specifies either a register number or three more bits of opcode information. The meaning of the reg field is determined by the opcode byte.

The register memory field occupies the last three bits of the byte. It specifies a register as the location of an operand, or forms a part of the address-mode in combination with the mod field described above.

For further information of the 8086's instructions and their bit patterns, see Intel's 8086 Assembly Language Programming Manual and the Intel 8086 Family User's Manual. The forms of MODRM are:

\[
\text{MODRM } <\text{form name}>,<\text{form name}>
\]
\[
\text{MODRM } \text{NUMBER7},<\text{form name}>
\]

where NUMBER7 is a value 0 to 7 inclusive and \(<\text{form name}>\) is the name of a formal parameter. The following examples show MODRM use:
5.5.4 RELB and RELW

These directives, used in IP-relative branch instructions, instruct the assembler to generate displacement between the end of the instruction and the label which is supplied as an operand. RELB generates one byte and RELW two bytes of displacement. The directives the following forms:

    RELB <form name>
    RELW <form name>

where <form name> is the name of a formal parameter with a ‘C’ (code) specifier. For example:

```
CodeMacro LOOP place:Cb
    DB 0E2H
    RELB place
EndM
```

5.5.5 DB, DW and DD

These directives differ from those which occur outside of code-macros. The form of the directives are:

```
DB  <form name>    | NUMBERB
DW  <form name>    | NUMBERW
DD  <form name>
```

where NUMBERB is a single-byte number, NUMBERW is a two-byte number, and <form name> is a name of a formal parameter. For example:
5.5 Code-macro Directives

This directive manipulates bits in combinations of a byte or less. The form is:

```
DBIT <field description>[,<field description>]
```

where a `<field description>`, has two forms:

```
<number><combination>
<number>(<form name>(<rshift>))
```

where `<number>` ranges from 1 to 16, and specifies the number of bits to be set. `<combination>` specifies the desired bit combination. The total of all the `<number>`s listed in the field descriptions must not exceed 16. The second form shown above contains `<form name>`, a formal parameter name that instructs the assembler to put a certain number in the specified position. This number normally refers to the register specified in the first line of the code-macro. The numbers used in this special case for each register are:

- AL: 0
- CL: 1
- DL: 2
- BL: 3
- AH: 4
- CH: 5
- DH: 6
- BH: 7
- AX: 0
- CX: 1
- DX: 2
- BX: 3
<rshift>, which is contained in the innermost parentheses, specifies a number of right shifts. For example, ‘0’ specifies no shift, ‘1’ shifts right one bit, ‘2’ shifts right two bits, and so on. The definition below uses this form.

```
CodeMacro DEC dst:Rw
   DBIT 5(9H),3(dst(0))
EndM
```

The first five bits of the byte have the value 9H. If the remaining bits are zero, the hex value of the byte will be 48H. If the instruction:

```
DEC DX
```

is assembled and DX has a value of 2H, then $48H + 2H = 4AH$, which is the final value of the byte for execution. If this sequence had been present in the definition:

```
DBIT 5(9H),3(dst(1))
```

then the register number would have been shifted right once and the result would had been $48H + 1H = 49H$, which is erroneous.

*End of Section 5*
Section 6
DDT-86

6.1 DDT-86 Operation

The DDT-86™ program allows the user to test and debug programs interactively in a CP/M-86 environment. The reader should be familiar with the 8086 processor, ASM-86 and the CP/M-86 operating system as described in the CP/M-86 System Guide.

6.1.1 Invoking DDT-86

Invoke DDT-86 by entering one of the following commands:

DDT86
DDT86 filename

The first command simply loads and executes DDT-86. After displaying its sign-on message and prompt character, -, DDT-86 is ready to accept operator commands. The second command is similar to the first, except that after DDT-86 is loaded it loads the file specified by filename. If the file type is omitted from filename, .CMD is assumed. Note that DDT-86 cannot load a file of type .H86. The second form of the invoking command is equivalent to the sequence:

A>DDT86
DDT86 x.x
-Efilename

At this point, the program that was loaded is ready for execution.

6.1.2 DDT-86 Command Conventions

When DDT-86 is ready to accept a command, it prompts the operator with a hyphen, -. In response, the operator can type a command line or a CONTROL-C or ↑C to end the debugging session (see Section 6.1.4). A command line may have up to 64 characters, and must be terminated with a carriage return. While entering the command, use standard CP/M line-editing functions (↑X, ↑H, ↑R, etc.) to correct typing errors. DDT-86 does not process the command line until a carriage return is entered.
The first character of each command line determines the command action. Table 6-1 summarizes DDT-86 commands. DDT-86 commands are defined individually in Section 6.2.

**Table 6-1. DDT-86 Command Summary**

<table>
<thead>
<tr>
<th>Command</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>enter assembly language statements</td>
</tr>
<tr>
<td>D</td>
<td>display memory in hexadecimal and ASCII</td>
</tr>
<tr>
<td>E</td>
<td>load program for execution</td>
</tr>
<tr>
<td>F</td>
<td>fill memory block with a constant</td>
</tr>
<tr>
<td>G</td>
<td>begin execution with optional breakpoints</td>
</tr>
<tr>
<td>H</td>
<td>hexadecimal arithmetic</td>
</tr>
<tr>
<td>I</td>
<td>set up file control block and command tail</td>
</tr>
<tr>
<td>L</td>
<td>list memory using 8086 mnemonics</td>
</tr>
<tr>
<td>M</td>
<td>move memory block</td>
</tr>
<tr>
<td>R</td>
<td>read disk file into memory</td>
</tr>
<tr>
<td>S</td>
<td>set memory to new values</td>
</tr>
<tr>
<td>T</td>
<td>trace program execution</td>
</tr>
<tr>
<td>U</td>
<td>untraced program monitoring</td>
</tr>
<tr>
<td>V</td>
<td>show memory layout of disk file read</td>
</tr>
<tr>
<td>W</td>
<td>write contents of memory block to disk</td>
</tr>
<tr>
<td>X</td>
<td>examine and modify CPU state</td>
</tr>
</tbody>
</table>

The command character may be followed by one or more arguments, which may be hexadecimal values, file names or other information, depending on the command. Arguments are separated from each other by commas or spaces. No spaces are allowed between the command character and the first argument.

**6.1.3 Specifying a 20-Bit Address**

Most DDT-86 commands require one or more addresses as operands. Because the 8086 can address up to 1 megabyte of memory, addresses must be 20-bit values. Enter a 20-bit address as follows:

```
ssss:oooo
```
where ssss represents an optional 16-bit segment number and oooo is a 16-bit offset. DDT-86 combines these values to produce a 20-bit effective address as follows:

\[
\begin{align*}
\text{ssss} & \quad 0 \\
+ & \quad \text{oooo} \\
\text{eeeee}
\end{align*}
\]

The optional value ssss may be a 16-bit hexadecimal value or the name of a segment register. If a segment register name is specified, the value of ssss is the contents of that register in the user’s CPU state, as indicated by the X command. If omitted, a default value appropriate to the command being executed, as described in Section 6.4.

### 6.1.4 Terminating DDT-86

Terminate DDT-86 by typing a ↑ C in response to the hyphen prompt. This returns control to the CCP. Note that CP/M-86 does not have the SAVE facility found in CP/M for 8-bit machines. Thus if DDT-86 is used to patch a file, write the file to disk using the W command before exiting DDT-86.

### 6.1.5 DDT-86 Operation with Interrupts

DDT-86 operates with interrupts enabled or disabled, and preserves the interrupt state of the program being executed under DDT-86. When DDT-86 has control of the CPU, either when it is initially invoked, or when it regains control from the program being tested, the condition of the interrupt flag is the same as it was when DDT-86 was invoked, except for a few critical regions where interrupts are disabled. While the program being tested has control of the CPU, the user’s CPU state, which can be displayed with the X command, determines the state of the interrupt flag.
6.2 DDT-86 Commands

This section defines DDT-86 commands and their arguments. DDT-86 commands give the user control of program execution and allow the user to display and modify system memory and the CPU state.

6.2.1 The A (Assemble) Command

The A command assembles 8086 mnemonics directly into memory. The form is:

\[ \text{As} \]

where \( s \) is the 20-bit address where assembly is to start. DDT-86 responds to the A command by displaying the address of the memory location where assembly is to begin. At this point the operator enters assembly language statements as described in Section 4 on Assembly Language Syntax. When a statement is entered, DDT-86 converts it to binary, places the value(s) in memory, and displays the address of the next available memory location. This process continues until the user enters a blank line or a line containing only a period.

DDT-86 responds to invalid statements by displaying a question mark, \(?\), and redisplaying the current assembly address.

6.2.2 The D (Display) Command

The D command displays the contents of memory as 8-bit or 16-bit hexadecimal values and in ASCII. The forms are:

\[ \text{D} \]
\[ \text{Ds} \]
\[ \text{Ds},f \]
\[ \text{DW} \]
\[ \text{DWs} \]
\[ \text{DWs},f \]

where \( s \) is the 20-bit address where the display is to start, and \( f \) is the 16-bit offset within the segment specified in \( s \) where the display is to finish.

Memory is displayed on one or more display lines. Each display line shows the values of up to 16 memory locations. For the first three forms, the display line appears as follows:
ssss:oooo bb bb ... bb cc ... c

where ssss is the segment being displayed and oooo is the offset within segment ssss. The bb's represent the contents of the memory locations in hexadecimal, and the c's represent the contents of memory in ASCII. Any non-graphic ASCII characters are represented by periods.

In response to the first form shown above, DDT-86 displays memory from the current display address for 12 display lines. The response to the second form is similar to the first, except that the display address is first set to the 20-bit address s. The third form displays the memory block between locations s and f. The next three forms are analogous to the first three, except that the contents of memory are displayed as 16-bit values, rather than 8-bit values, as shown below:

ssss:oooo wwww wwww ... wwww cccc ... cc

During a long display, the D command may be aborted by typing any character at the console.

6.2.3 The E (Load for Execution) Command

The E command loads a file into memory so that a subsequent G, T or U command can begin program execution. The E command takes the form:

E<filename>

where <filename> is the name of the file to be loaded. If no file type is specified, .CMD is assumed. The contents of the user segment registers and IP register are altered according to the information in the header of the file loaded.

An E command releases any blocks of memory allocated by any previous E or R commands or by programs executed under DDT-86. Thus only one file at a time may be loaded for execution.

When the load is complete, DDT-86 displays the start and end addresses of each segment in the file loaded. Use the V command to redisplay this information at a later time.

If the file does not exist or cannot be successfully loaded in the available memory, DDT-86 issues an error message.
6.2.4 The F (Fill) Command

The F command fills an area of memory with a byte or word constant. The forms are:

\[
\begin{align*}
F_s, f, b \\
FW_s, f, w
\end{align*}
\]

where \(s\) is a 20-bit starting address of the block to be filled, and \(f\) is a 16-bit offset of the final byte of the block within the segment specified in \(s\).

In response to the first form, DDT-86 stores the 8-bit value \(b\) in locations \(s\) through \(f\). In the second form, the 16-bit value \(w\) is stored in locations \(s\) through \(f\) in standard form, low 8 bits first followed by high 8 bits.

If \(s\) is greater than \(f\) or the value \(b\) is greater than 255, DDT-86 responds with a question mark. DDT-86 issues an error message if the value stored in memory cannot be read back successfully, indicating faulty or non-existent RAM at the location indicated.

6.2.5 The G (Go) Command

The G command transfers control to the program being tested, and optionally sets one or two breakpoints. The forms are:

\[
\begin{align*}
G \\
G, b_1 \\
G, b_1, b_2 \\
Gs \\
Gs, b_1 \\
Gs, b_1, b_2
\end{align*}
\]

where \(s\) is a 20-bit address where program execution is to start, and \(b_1\) and \(b_2\) are 20-bit addresses of breakpoints. If no segment value is supplied for any of these three addresses, the segment value defaults to the contents of the CS register.

In the first three forms, no starting address is specified, so DDT-86 derives the 20-bit address from the user’s CS and IP registers. The first form transfers control to the user’s program without setting any breakpoints. The next two forms respectively set one and two breakpoints before passing control to the user’s program. The next three forms are analogous to the first three, except that the user’s CS and IP registers are first set to \(s\).
Once control has been transferred to the program under test, it executes in real time until a breakpoint is encountered. At this point, DDT-86 regains control, clears all breakpoints, and indicates the address at which execution of the program under test was interrupted as follows:

*ssss:0000

where ssss corresponds to the CS and oooo corresponds to the IP where the break occurred. When a breakpoint returns control to DDT-86, the instruction at the breakpoint address has not yet been executed.

### 6.2.6 The H (Hexadecimal Math) Command

The H command computes the sum and difference of two 16-bit values. The form is:

\[ Ha,b \]

where a and b are the values whose sum and difference are to be computed. DDT-86 displays the sum (ssss) and the difference (dddd) truncated to 16 bits on the next line as shown below:

ssss dddd

### 6.2.7 The I (Input Command Tail) Command

The I command prepares a file control block and command tail buffer in DDT-86's base page, and copies this information into the base page of the last file loaded with the E command. The form is:

\[ I<\text{command tail}> \]

where \(<\text{command tail}>\) is a character string which usually contains one or more filenames. The first filename is parsed into the default file control block at 005CH. The optional second filename (if specified) is parsed into the second part of the default file control block beginning at 006CH. The characters in \(<\text{command tail}>\) are also copied into the default command buffer at 0080H. The length of \(<\text{command tail}>\) is stored at 0080H, followed by the character string terminated with a binary zero.
If a file has been loaded with the E command, DDT-86 copies the file control block and command buffer from the base page of DDT-86 to the base page of the program loaded. 46-bit value at location 0:6. The location of the base page of a program loaded with the E command is the value displayed for DS upon completion of the program load.

6.2.8 The L (List) Command

The L command lists the contents of memory in assembly language. The forms are:

\[ \text{L} \]
\[ \text{Ls} \]
\[ \text{Ls,f} \]

where s is a 20-bit address where the list is to start, and f is a 16-bit offset within the segment specified in s where the list is to finish.

The first form lists twelve lines of disassembled machine code from the current list address. The second form sets the list address to s and then lists twelve lines of code. The last form lists disassembled code from s through f. In all three cases, the list address is set to the next unlisted location in preparation for a subsequent L command. When DDT-86 regains control from a program being tested (see G, T and U commands), the list address is set to the current value of the CS and IP registers.

Long displays may be aborted by typing any key during the list process. Or, enter ↑S to halt the display temporarily.

The syntax of the assembly language statements produced by the L command is described in Section 4.
6.2.9 The M (Move) Command

The M command moves a block of data values from one area of memory to another. The form is:

\[ M_s,f,d \]

where \( s \) is the 20-bit starting address of the block to be moved, \( f \) is the offset of the final byte to be moved within the segment described by \( s \), and \( d \) is the 20-bit address of the first byte of the area to receive the data. If the segment is not specified in \( d \), the same value is used that was used for \( s \). Note that if \( d \) is between \( s \) and \( f \), part of the block being moved will be overwritten before it is moved, because data is transferred starting from location \( s \).

6.2.10 The R (Read) Command

The R command reads a file into a contiguous block of memory. The form is:

\[ R<filename> \]

where \(<filename>\) is the name and type of the file to be read.

DDT-86 reads the file into memory and displays the start and end addresses of the block of memory occupied by the file. A V command can redisplay this information at a later time. The default display pointer (for subsequent D commands) is set to the start of the block occupied by the file.

The R command does not free any memory previously allocated by another R or E command. Thus a number of files may be read into memory without overlapping. The number of files which may be loaded is limited to seven, which is the number of memory allocations allowed by the BDOS, minus one for DDT-86 itself.

If the file does not exist or there is not enough memory to load the file, DDT-86 issues an error message.

6.2.11 The S (Set) Command

The S command can change the contents of bytes or words of memory. The forms are:

\[ Ss \]

\[ SWs \]

where \( s \) is the 20-bit address where the change is to occur.
DDT-86 displays the memory address and its current contents on the following line. In response to the first form, the display is:

```
ssss:oooo bb
```

and in response to the second form

```
ssss:oooo wwww
```

where bb and wwww are the contents of memory in byte and word formats, respectively.

In response to one of the above displays, the operator may choose to alter the memory location or to leave it unchanged. If a valid hexadecimal value is entered, the contents of the byte (or word) in memory is replaced with the value. If no value is entered, the contents of memory are unaffected and the contents of the next address are displayed. In either case, DDT-86 continues to display successive memory addresses and values until either a period or an invalid value is entered.

DDT-86 issues an error message if the value stored in memory cannot be read back successfully, indicating faulty or non-existent RAM at the location indicated.

### 6.2.12 The T (Trace) Command

The T command traces program execution for 1 to OFFFFH program steps. The forms are:

```
T
Tn
TS
TSn
```

where n is the number of instructions to execute before returning control to the console.

Before an instruction is executed, DDT-86 displays the current CPU state and the disassembled instruction. In the first two forms, the segment registers are not displayed, which allows the entire CPU state to be displayed on one line. The next two forms are analogous to the first two, except that all the registers are displayed, which forces the disassembled instruction to be displayed on the next line as in the X command.
In all of the forms, control transfers to the program under test at the address indicated by the CS and IP registers. If n is not specified, one instruction is executed. Otherwise DDT-86 executes n instructions, displaying the CPU state before each step. A long trace may be aborted before n steps have been executed by typing any character at the console.

After a T command, the list address used in the L command is set to the address of the next instruction to be executed.

Note that DDT-86 does not trace through a BDOS interrupt instruction, since DDT-86 itself makes BDOS calls and the BDOS is not reentrant. Instead, the entire sequence of instructions from the BDOS interrupt through the return from BDOS is treated as one traced instruction.

6.2.13 The U (Untrace) Command

The U command is identical to the T command except that the CPU state is displayed only before the first instruction is executed, rather than before every step. The forms are:

U
Un
US
USn

where n is the number of instructions to execute before returning control to the console. The U command may be aborted before n steps have been executed by striking any key at the console.

6.2.14 The V (Value) Command

The V command displays information about the last file loaded with the E or R commands. The form is:

V

If the last file was loaded with the E command, the V command displays the start and end addresses of each of the segments contained in the file. If the last file was read with the R command, the V command displays the start and end addresses of the block of memory where the file was read. If neither the R nor E commands have been used, DDT-86 responds to the V command with a question mark, ?.
6.2.15 The W (Write) Command

The W command writes the contents of a contiguous block of memory to disk. The forms are:

\[ \text{W}<\text{filename}> \]
\[ \text{W}<\text{filename}>,s,f \]

where \(<\text{filename}>\) is the filename and file type of the disk file to receive the data, and \(s\) and \(f\) are the 20-bit first and last addresses of the block to be written. If the segment is not specified in \(f\), DDT-86 uses the same value that was used for \(s\).

If the first form is used, DDT-86 assumes the \(s\) and \(f\) values from the last file read with an R command. If no file was read with an R command, DDT-86 responds with a question mark, ?. This first form is useful for writing out files after patches have been installed, assuming the overall length of the file is unchanged.

In the second form where \(s\) and \(f\) are specified as 20-bit addresses, the low four bits of \(s\) are assumed to be 0. Thus the block being written must always start on a paragraph boundary.

If a file by the name specified in the W command already exists, DDT-86 deletes it before writing a new file.

6.2.16 The X (Examine CPU State) Command

The X command allows the operator to examine and alter the CPU state of the program under test. The forms are:

\[ \text{X} \]
\[ \text{Xr} \]
\[ \text{Xf} \]

where \(r\) is the name of one of the 8086 CPU registers and \(f\) is the abbreviation of one of the CPU flags. The first form displays the CPU state in the format:

\[
\begin{array}{cccccccc}
\text{AX} & \text{BX} & \text{CX} & \ldots & \text{SS} & \text{ES} & \text{IP} \\
\text{---------} & \text{xxxx} & \text{xxxx} & \text{xxxx} & \ldots & \text{xxxx} & \text{xxxx} & \text{xxxx} \\
\text{<instruction>} \\
\end{array}
\]
The nine hyphens at the beginning of the line indicate the state of the nine CPU flags. Each position may be either a hyphen, indicating that the corresponding flag is not set (0), or a 1-character abbreviation of the flag name, indicating that the flag is set (1). The abbreviations of the flag names are shown in Table 6-2. \(<\text{instruction}>\) is the disassembled instruction at the next location to be executed, which is indicated by the CS and IP registers.

<table>
<thead>
<tr>
<th>Character</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>O</td>
<td>Overflow</td>
</tr>
<tr>
<td>D</td>
<td>Direction</td>
</tr>
<tr>
<td>I</td>
<td>Interrupt Enable</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
</tr>
<tr>
<td>S</td>
<td>Sign</td>
</tr>
<tr>
<td>Z</td>
<td>Zero</td>
</tr>
<tr>
<td>A</td>
<td>Auxiliary Carry</td>
</tr>
<tr>
<td>P</td>
<td>Parity</td>
</tr>
<tr>
<td>C</td>
<td>Carry</td>
</tr>
</tbody>
</table>

The second form allows the operator to alter the registers in the CPU state of the program being tested. The \(r\) following the \(X\) is the name of one of the 16-bit CPU registers. DDT-86 responds by displaying the name of the register followed by its current value. If a carriage return is typed, the value of the register is not changed. If a valid value is typed, the contents of the register are changed to that value. In either case, the next register is then displayed. This process continues until a period or an invalid value is entered, or the last register is displayed.

The third form allows the operator to alter one of the flags in the CPU state of the program being tested. DDT-86 responds by displaying the name of the flag followed by its current state. If a carriage return is typed, the state of the flag is not changed. If a valid value is typed, the state of the flag is changed to that value. Only one flag may be examined or altered with each \(Xf\) command. Set or reset flags by entering a value of 1 or 0.
6.3 Default Segment Values

DDT-86 has an internal mechanism that keeps track of the current segment value, making segment specification an optional part of a DDT-86 command. DDT-86 divides the command set into two types of commands, according to which segment a command defaults if no segment value is specified in the command line.

The first type of command pertains to the code segment: A (Assemble), L (List Mnemonics) and W (Write). These commands use the internal type-1 segment value if no segment value is specified in the command.

When invoked, DDT-86 sets the type-1 segment value to 0, and changes it when one of the following actions is taken:

- When a file is loaded by an E command, DDT-86 sets the type-1 segment value to the value of the CS register.
- When a file is read by an R command, DDT-86 sets the type-1 segment value to the base segment where the file was read.
- When an X command changes the value of the CS register, DDT-86 changes the type-1 segment value to the new value of the CS register.
- When DDT-86 regains control from a user program after a G, T or U command, it sets the type-1 segment value to the value of the CS register.
- When a segment value is specified explicitly in an A or L command, DDT-86 sets the type-1 segment value to the segment value specified.

The second type of command pertains to the data segment: D (Display), F (Fill), M (Move) and S (Set). These commands use the internal type-2 segment value if no segment value is specified in the command.

When invoked, DDT-86 sets the type-2 segment value to 0, and changes it when one of the following actions is taken:

- When a file is loaded by an E command, DDT-86 sets the type-2 segment value to the value of the DS register.
- When a file is read by an R command, DDT-86 sets the type-2 segment value to the base segment where the file was read.
- When an X command changes the value of the DS register, DDT-86 changes the type-2 segment value to the new value of the DS register.
When DDT-86 regains control from a user program after a G, T or U command, it sets the type-2 segment value to the value of the DS register.

When a segment value is specified explicitly in an D, F, M or S command, DDT-86 sets the type-2 segment value to the segment value specified.

When evaluating programs that use identical values in the CS and DS registers, all DDT-86 commands default to the same segment value unless explicitly overridden.

Note that the G (Go) command does not fall into either group, since it defaults to the CS register.

Table 6-3 summarizes DDT-86’s default segment values.

Table 6-3. DDT-86 Default Segment Values

<table>
<thead>
<tr>
<th>Command</th>
<th>type-1</th>
<th>type-2</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>E</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>F</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>G</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>R</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>S</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>T</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>U</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>c</td>
</tr>
</tbody>
</table>

x — use this segment default if none specified; change default if specified explicitly

<table>
<thead>
<tr>
<th>Command</th>
<th>type-1</th>
<th>type-2</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>E</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>F</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>G</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>R</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>S</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>T</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>U</td>
<td>c</td>
<td>c</td>
</tr>
<tr>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>c</td>
</tr>
</tbody>
</table>

x — use this segment default if none specified; change default if specified explicitly

c — change this segment default
6.4 Assembly Language Syntax for A and L Commands

In general, the syntax of the assembly language statements used in the A and L commands is standard 8086 assembly language. Several minor exceptions are listed below.

- DDT-86 assumes that all numeric values entered are hexadecimal.
- Up to three prefixes (LOCK, repeat, segment override) may appear in one statement, but they all must precede the opcode of the statement. Alternately, a prefix may be entered on a line by itself.
- The distinction between byte and word string instructions is made as follows:

  byte  word
  LODSB  LODSW
  STOSB  STOSW
  SCASB  SCASW
  MOVSB  MOVSW
  CMPSB  CMPSW

- The mnemonics for near and far control transfer instructions are as follows:

  short  normal  far
  JMPS    JMP      JMPF
  CALL    CALLF
  RET     RETF

- If the operand of a CALLF or JMPF instruction is a 20-bit absolute address, it is entered in the form:

  ssss:oooo

  where ssss is the segment and oooo is the offset of the address.
- Operands that could refer to either a byte or word are ambiguous, and must be preceded either by the prefix "BYTE" or "WORD". These prefixes may be abbreviated to "BY" and "WO". For example:

  INC BYTE [BP]
  NOT WORD [1234]

Failure to supply a prefix when needed results in an error message.

- Operands which address memory directly are enclosed in square brackets to distinguish them from immediate values. For example:

  ADD AX,5 ;add 5 to register AX
  ADD AX,[5] ;add the contents of location 5 to AX

- The forms of register indirect memory operands are:

  [pointer register]
  [index register]
  [pointer register + index register]

where the pointer registers are BX and BP, and the index registers are SI and DI. Any of these forms may be preceded by a numeric offset. For example:

  ADD BX,[BP+SI]
  ADD BX,3[BP+SI]
  ADD BX,1D47[BP+SI]
6.5 DDT-86 Sample Session

In the following sample session, the user interactively debugs a simple sort program. Comments in italic type explain the steps involved.

Source file of program to test.

```
A>type sort.a86
;
;  simple sort program
;
sort:
    mov si,0       ;initialize index
    mov bx,offset nlist ibx = base of list
    mov sw,0       ;clear switch flag
comp:
    mov al,[bx+si] ;get byte from list
    cmp al,[bx+si] ;compare with next byte
    jna inci      ;don't switch if in order
    xchg al,[bx+si] ;do first part of switch
    mov [bx+si],al ;do second part
    mov sw,1       ;set switch flag
inci:
    inc si         ;increment index
    cmp si,count   ;end of list?
    jnz comp      ;no, keep going
    test sw,1      ;done - any switches?
    jnz sort      ;yes, sort some more
done:
    jmp done      ;set here when list ordered
;
; dseg
org 100h        ;leave space for base page
;
nlist db 3,8,4,6,31,6,4,1
count equ offset $ - offset nlist
sw db 0
end
```

Assemble program.

```
A>asm86 sort

CP/M 8086 ASSEMBLER VER 1.1
END OF PASS 1
END OF PASS 2
END OF ASSEMBLY. NUMBER OF ERRORS: 0
```
Type listing file generated by ASM-86.

A) type sort.lst

CP/M ASM86 1.1 SOURCE: SORT.A86 PAGE 1

; simple sort program
;
; sort:
0000 BE0000 mov si,0 ;initialize index
0003 BB0001 mov bx,offset nlist ;bx = base of list
0006 C608080100 mov sw,0 ;clear switch flag

COMP:
000B BA00 mov al,[bx+si] ;get byte from list
000D 3A4001 cmp al,[bx+si] ;compare with next byte
0010 760A jna inci ;don't switch if in order
0012 BB4001 xchg al,[bx+si] ;do first part of switch
0015 BB00 mov [bx+si],al ;do second part
0017 C608080101 mov sw,1 ;set switch flag

inci:
001C 46 inc si ;increment index
001D BSFE08 cmp si,count ;end of list?
0020 75E9 jnz comp ;no, keep going
0022 F608080101 test sw,1 ;done - any switches?
0027 75D7 jnz sort ;yes, sort some more

done:
0029 E9DF0F jmp done ;set here when list ordered
;
; dseg
org 100h ;leave space for base page
;
0100 030804061F06 nlist db 3,8,4,6,31,6,4,1,0
0401
0008 count equ offset $ - offset nlist
0108 00 sw db 0

END OF ASSEMBLY. NUMBER OF ERRORS: 0
Type symbol table file generated by ASM-86.

A$type sort.sym
0000 VARIABLES
0100 NLIST 010B SW

0000 NUMBERS
000B COUNT

0000 LABELS
000B COMP 0029 DONE 001C INCI 0000 SORT

Type hex file generated by ASM-86.

A$type sort.h8G
:040000003000000000F9
:1B000081E0009B80001C60608010084000340001760AB640018B00C60608016C
:11001B8614683FE0B75E9F6060B01017507E9FDF8EE
:09010082030804061F0604010035
:00000001FF

Generate CMD file from .H86 file.

A$gencmd sort

BYTES READ 0039
RECORDS WRITTEN 04

Invoke DDT-86 and load SORT.CMD.

A$ddt8G sort

DDT86 1.0
START END
CS 0470:0000 047D:002F
DS 0480:0000 0480:010F

Display initial register values.

-x

AX BX CX DX SP BP SI DI CS DS SS ES IP
--------- 0000 0000 0000 0000 11B8 0000 0000 0000 047D 0480 0481 0480 0000
MDV SI,0000
Disassemble the beginning of the code segment.

-1
047D:0000 MOV SI,0000
047D:0003 MOV BX,0100
047D:0006 MOV BYTE [0108],00
047D:0009 MOV AL,[BX+SI]
047D:000D CMP AL,01[BX+SI]
047D:0010 JBE 001C
047D:0012 XCHG AL,01[BX+SI]
047D:0015 MOV [BX+SI],AL
047D:0017 MOV BYTE [0108],01
047D:001C INC SI
047D:0020 CMP SI,0008
047D:0022 TEST BYTE [0108],01
047D:0027 JNZ 0000
047D:0029 JMP 0029
047D:002C ADD [BX+SI],AL
047D:002E ADD [BX+SI],AL
047D:0030 DAS
047D:0031 ADD [BX+SI],AL
047D:0033 ??= 6C
047D:0034 POP ES
047D:0035 ADD [BX],CL
047D:0037 ADD [BX+SI],AX
047D:0039 ??= 6F

Display the start of the data segment.

-d100,10f
0480:0100 03 08 04 05 1F 06 04 01 00 00 00 00 00 00 00 00 00 00 00 00 00

Disassemble the rest of the code.

-1
047D:0022 TEST BYTE [0108],01
047D:0027 JNZ 0000
047D:0029 JMP 0029
047D:002C ADD [BX+SI],AL
047D:002E ADD [BX+SI],AL
047D:0030 DAS
047D:0031 ADD [BX+SI],AL
047D:0033 ??= 6C
047D:0034 POP ES
047D:0035 ADD [BX],CL
047D:0037 ADD [BX+SI],AX
047D:0039 ??= 6F

Execute program from IP (=0) setting breakpoint at 29H.

-g,29
*047D:0029 Breakpoint encountered.

Display sorted list.

-d100,10f
0480:0100 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

83
Doesn’t look good; reload file.

-esort
START END
CS 047D:0000 047D:002F
DS 0480:0000 0480:010F

Trace 3 instructions.

-t3

 Trace some more.

-t3

 Display unsorted list.

-display unssorted list.

 Display next instructions to be executed.

-display next instructions to be executed.
Trace some more.

-t3

```
AX  BX  CX  DX  SP  BP  SI  DI  IP
----S-A-C  0003  0100  0000  0000  11SE  0000  0000  001C INC  SI
--------C  0003  0100  0000  0000  11SE  0000  0001  0000  001D CMP  SI,0008
----S-APC  0003  0100  0000  0000  11SE  0000  0001  0000  0020 JNZ  000B
*0470:0008
```

Display instructions from current IP.

-1

```
0470:000B MOV AL,[BX+SI]
0470:000D CMP AL,01[BX+SI]
0470:0010 JBE 001C
0470:0012 XCHG AL,01[BX+SI]
0470:0015 MOV [BX+SI],AL
0470:0017 MOV BYTE [0108],01
0470:001C INC SI
0470:001D CMP SI,0008
0470:0020 JNZ 000B
0470:0022 TEST BYTE [0108],01
0470:0027 JNZ 0000
0470:0029 JMP 0029
```

-t3

```
AX  BX  CX  DX  SP  BP  SI  DI  IP
----S-APC  0003  0100  0000  0000  11SE  0000  0001  0000  000B MOV AL,[BX+SI]
----S-APC  0008  0100  0000  0000  11SE  0000  0001  0000  000D CMP AL,01[BX+SI]
--------  0008  0100  0000  0000  11SE  0000  0001  0000  0010 JBE  001C
*0470:0012
```

-1

```
0470:0012 XCHG AL,01[BX+SI]
0470:0015 MOV [BX+SI],AL
0470:0017 MOV BYTE [0108],01
0470:001C INC SI
0470:001D CMP SI,0008
0470:0020 JNZ 000B
0470:0022 TEST BYTE [0108],01
0470:0027 JNZ 0000
0470:0029 JMP 0029
0470:002C ADD [BX+SI],AL
0470:002E ADD [BX+SI],AL
0470:0030 DAS
```
Go until switch has been performed.

-s,20
*047D:0020

Display list.

-d100,10f
0480:0100 03 04 08 06 1f 06 04 01 01 00 00 00 00 00 00 00 00 00

Looks like 4 and 8 were switched okay. (And toggle is true.)

-t

AX BX CX DX SP BP SI DI IP
---- S-APC 0004 0100 0000 0000 119E 0000 0002 0000 0020 JNZ 000B
*047D:0008

Display next instructions.

-l
047D:000B MOV AL,[BX+SI]
047D:000D CMP AL,01[BX+SI]
047D:0010 JBE 001C
047D:0012 XCHG AL,01[BX+SI]
047D:0015 MOV [BX+SI],AL
047D:0017 MOV BYTE [0108],01
047D:001C INC SI
047D:001D CMP SI,000B
047D:0020 JNZ 000B
047D:0022 TEST BYTE [0108],01
047D:0027 JNZ 0000
047D:0029 JMP 0029

Since switch worked, let's reload and check boundary conditions.

-esort
START END
CS 047D:0000 047D:002F
DS 0480:0000 0480:010F

Make it quicker by setting list length to 3. (Could also have used s47d=1e to patch.)

-aid
047D:001D CMP SI,3
047D:0020
Display unsorted list.

-d100
0480:0100 03 08 04 06 1F 06 04 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 20 20 20
0480:0110 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0480:0120 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Set breakpoint when first 3 elements of list should be sorted.

-g,29
*047D:0029

See if list is sorted.

-d100,10f
0480:0100 03 04 06 08 1F 06 04 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 20 20 20

Interesting, the fourth element seems to have been sorted in.

-esort
START END
CS 047D:0000 047D:002F
DS 0480:0000 0480:010F

Let's try again with some tracing.

-a1d
047D:001D cmp si,3
047D:0020 ,

-t9

<table>
<thead>
<tr>
<th>AX</th>
<th>BX</th>
<th>CX</th>
<th>DX</th>
<th>SP</th>
<th>BP</th>
<th>SI</th>
<th>DI</th>
<th>IP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z-P</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0003</td>
<td>0000</td>
</tr>
<tr>
<td>Z-P</td>
<td>0006</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Z-P</td>
<td>0006</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Z-P</td>
<td>0006</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>Z-P</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>S-A-C</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>S-A-C</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>S-A-C</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>S-A-C</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>S-A-C</td>
<td>0003</td>
<td>0100</td>
<td>0000</td>
<td>0000</td>
<td>119E</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
</tbody>
</table>

*047D:000B
6.5 DDT-86 Sample Session

-1
0470:000B MOV AL,[BX+SI]
0470:000D CMP AL,01[BX+SI]
0470:0010 JBE 001C
0470:0012 XCHG AL,01[BX+SI]
0470:0015 MOV [BX+SI],AL
0470:0017 MOV BYTE [0108],01
0470:001C INC SI
0470:001D CMP SI,0003
0470:0020 JNZ 000B
0470:0022 TEST BYTE [0108],01
0470:0027 JNZ 0000
0470:0029 JMP 0029

-1
0470:0012 XCHG AL,01[BX+SI]
0470:0015 MOV [BX+SI],AL
0470:0017 MOV BYTE [0108],01
0470:001C INC SI
0470:001D CMP SI,0003
0470:0020 JNZ 000B
0470:0022 TEST BYTE [0108],01

-so far, so good.

-d100,10f
0480:0100 03 04 08 06 1F 06 04 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

So far, so good.
Sure enough, it's comparing the third and fourth elements of the list. Reload the program.
6.5 DDT-86 Sample Session

Patch length.

-ail
047D:001D cmp si,7
047D:0020.

Try it out.

-ay,29
*047D:0029

See if list is sorted.

-id100,10f
0480:0100 01 03 04 06 06 08 1F 00 00 00 00 00 00 00

Looks better; let's install patch in disk file. To do this, we must read CMB file including header, so we use R command.

-rsort.cmd
START END
2000:0000 2000:01FF

First 80h bytes contain header, so code starts at 80h.

-180
2000:0080 MDV SI,0000
2000:0083 MDV BX,0100
2000:0086 MDV BYTE [0108],00
2000:0088 MDV AL,[BX+SI]
2000:008B MDV AL,01[BX+SI]
2000:0090 JBE 009C
2000:0092 XCHG AL,01[BX+SI]
2000:0095 MDV [BX+SI],AL
2000:0097 MDV BYTE [0108],01
2000:009C INC SI
2000:009D CMP SI,0008
2000:00A0 JNZ 00BB

Install patch.

-a9d
2000:009D cmp si,7
2000:00A0
Write file back to disk. (Length of file assumed to be unchanged since no length specified.)

-wsort.cmd

Reload file.

-esort

START   END
CS 047D:0000 047D:002F
DS 0480:0000 0480:0010

Verify that patch was installed.

-1
047D:0000 MOV SI,0000
047D:0003 MOV BX,0100
047D:0006 MOV BYTE [0100],00
047D:0008 MOV AL,[BX+SI]
047D:000A CMP AL,01[BX+SI]
047D:0010 JBE 001C
047D:0012 XCHG AL,01[BX+SI]
047D:0014 MOV [BX+SI],AL
047D:0016 MOV BYTE [0100],01
047D:0018 INC SI
047D:001A CMP SI,0007
047D:0020 JNZ 0008

Run it.

-s,29
*047D:0029

Still looks good. Ship it!

-d100,10f
0480:0100 01 03 04 04 06 06 08 1F 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
-^C
A>

End of Section 6
Appendix A
ASM-86 Invocation

Command: ASM86

Syntax: ASM86 <filename> { $ <parameters> } 

where

<filename> is the 8086 assembly source file. Drive and extension are optional. The default file extension is .A86.

<parameters> are a one-letter type followed by a one-letter device from the table below.

Parameters:

form: $ Td where T = type and d = device

<table>
<thead>
<tr>
<th>Devices</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A</td>
</tr>
<tr>
<td>A - P</td>
<td>x</td>
</tr>
<tr>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>

x = valid, d = default
Valid Parameters

Except for the F type, the default device is the current default drive.

Table A-2. Parameter Types

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>controls location of ASSEMBLER source file</td>
</tr>
<tr>
<td>H</td>
<td>controls location of HEX file</td>
</tr>
<tr>
<td>P</td>
<td>controls location of PRINT file</td>
</tr>
<tr>
<td>S</td>
<td>controls location of SYMBOL file</td>
</tr>
<tr>
<td>F</td>
<td>controls type of hex output FORMAT</td>
</tr>
</tbody>
</table>

Table A-3. Device Types

<table>
<thead>
<tr>
<th>Device</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A - P</td>
<td>Drives A - P</td>
</tr>
<tr>
<td>X</td>
<td>console device</td>
</tr>
<tr>
<td>Y</td>
<td>printer device</td>
</tr>
<tr>
<td>Z</td>
<td>byte bucket</td>
</tr>
<tr>
<td>I</td>
<td>Intel hex format</td>
</tr>
<tr>
<td>D</td>
<td>Digital Research hex format</td>
</tr>
</tbody>
</table>

Table A-4. Invocation Examples

<table>
<thead>
<tr>
<th>Invocation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM86 IO</td>
<td>Assemble file IO.A86, produce IO.HEX IO.LST and IO.SYM.</td>
</tr>
<tr>
<td>ASM86 IO.ASM $ AD SZ</td>
<td>Assemble file IO.ASM on device D, produce IO.LST and IO.HEX, no symbol file.</td>
</tr>
<tr>
<td>ASM86 IO $ PY SX</td>
<td>Assemble file IO.A86, produce IO.HEX, route listing directly to printer, output symbols on console.</td>
</tr>
<tr>
<td>ASM86 IO $ FD</td>
<td>Produce Digital Research hex format.</td>
</tr>
<tr>
<td>ASM86 IO $ FI</td>
<td>Produce Intel hex format.</td>
</tr>
</tbody>
</table>

End of Appendix A
Appendix B

Mnemonic Differences from the Intel Assembler

The CP/M 8086 assembler uses the same instruction mnemonics as the INTEL 8086 assembler except for explicitly specifying far and short jumps, calls and returns. The following table shows the four differences:

Table B-1. Mnemonic Differences

<table>
<thead>
<tr>
<th>Mnemonic Function</th>
<th>CP/M</th>
<th>INTEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intra segment short jump:</td>
<td>JMPS</td>
<td>JMP</td>
</tr>
<tr>
<td>Inter segment jump:</td>
<td>JMPF</td>
<td>JMP</td>
</tr>
<tr>
<td>Inter segment return:</td>
<td>RETF</td>
<td>RET</td>
</tr>
<tr>
<td>Inter segment call:</td>
<td>CALLF</td>
<td>CALL</td>
</tr>
</tbody>
</table>

End of Appendix B
Appendix C
ASM-86 Hexadecimal Output Format

At the user’s option, ASM-86 produces machine code in either Intel or Digital Research hexadecimal format. The Intel format is identical to the format defined by Intel for the 8086. The Digital Research format is nearly identical to the Intel format, but adds segment information to hexadecimal records. Output of either format can be input to GENCMD, but the Digital Research format automatically provides segment identification. A segment is the smallest unit of a program that can be relocated.

Table C-1 defines the sequence and contents of bytes in a hexadecimal record. Each hexadecimal record has one of the four formats shown in Table C-2. An example of a hexadecimal record is shown below.

```
Byte number => 0 1 2 3 4 5 6 7 8 9 ............... n
Contents => : l l a a a a t t d d d ............... c c CR LF
```

<table>
<thead>
<tr>
<th>Byte</th>
<th>Contents</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>record mark</td>
<td>:</td>
</tr>
<tr>
<td>1—2</td>
<td>record length</td>
<td>l l</td>
</tr>
<tr>
<td>3—6</td>
<td>load address</td>
<td>a a a a</td>
</tr>
<tr>
<td>7—8</td>
<td>record type</td>
<td>t t</td>
</tr>
<tr>
<td>9—(n - 1)</td>
<td>data bytes</td>
<td>d d . . . d</td>
</tr>
<tr>
<td>n—(n + 1)</td>
<td>check sum</td>
<td>c c</td>
</tr>
<tr>
<td>n + 2</td>
<td>carriage return</td>
<td>CR</td>
</tr>
<tr>
<td>n + 3</td>
<td>line feed</td>
<td>LF</td>
</tr>
</tbody>
</table>
### Table C-2. Hexadecimal Record Formats

<table>
<thead>
<tr>
<th>Record type</th>
<th>Content</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Data record</td>
<td>: ll aaaa DT &lt;data ...&gt; cc</td>
</tr>
<tr>
<td>01</td>
<td>End-of-file</td>
<td>: 00 0000 01 FF</td>
</tr>
<tr>
<td>02</td>
<td>Extended address mark</td>
<td>: 02 0000 ST ssss cc</td>
</tr>
<tr>
<td>03</td>
<td>Start address</td>
<td>: 04 0000 03 ssss iii cc</td>
</tr>
</tbody>
</table>

- ll => record length—number of data bytes
- cc => check sum—sum of all record bytes
- aaaa => 16 bit address
- ssss => 16 bit segment value
- iii => offset value of start address
- DT => data record type
- ST => segment address record type

It is in the definition of record types 00 and 02 that Digital Research’s hexadecimal format differs from Intel’s. Intel defines one value each for the data record type and the segment address type. Digital Research identifies each record with the segment that contains it, as shown in Table C-3.
### Table C-3. Segment Record Types

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Intel’s Value</th>
<th>Digital’s Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>DT</td>
<td>00</td>
<td></td>
<td>for data belonging to all 8086 segments</td>
</tr>
<tr>
<td></td>
<td></td>
<td>81H</td>
<td>for data belonging to the CODE segment</td>
</tr>
<tr>
<td></td>
<td></td>
<td>82H</td>
<td>for data belonging to the DATA segment</td>
</tr>
<tr>
<td></td>
<td></td>
<td>83H</td>
<td>for data belonging to the STACK segment</td>
</tr>
<tr>
<td></td>
<td></td>
<td>84H</td>
<td>for data belonging to the EXTRA segment</td>
</tr>
<tr>
<td>ST</td>
<td>02</td>
<td></td>
<td>for all segment address records</td>
</tr>
<tr>
<td></td>
<td></td>
<td>85H</td>
<td>for a CODE absolute segment address</td>
</tr>
<tr>
<td></td>
<td></td>
<td>86H</td>
<td>for a DATA segment address</td>
</tr>
<tr>
<td></td>
<td></td>
<td>87H</td>
<td>for a STACK segment address</td>
</tr>
<tr>
<td></td>
<td></td>
<td>88H</td>
<td>for a EXTRA segment address</td>
</tr>
</tbody>
</table>

*End of Appendix C*
# Appendix D

## Reserved Words

### Table D-1. Reserved Words

<table>
<thead>
<tr>
<th>Predefined Numbers</th>
<th>Operators</th>
<th>Assembler Directives</th>
<th>Code-macro directives</th>
<th>8086 Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>WORD</td>
<td>DWORD</td>
<td>GE</td>
<td>GT</td>
</tr>
<tr>
<td>NE</td>
<td>OR</td>
<td>AND</td>
<td>MOD</td>
<td>NOT</td>
</tr>
<tr>
<td>PTR</td>
<td>SEG</td>
<td>SHL</td>
<td>SHR</td>
<td>MODRM</td>
</tr>
<tr>
<td>LAST</td>
<td>TYPE</td>
<td>LENGTH</td>
<td>OFFSET</td>
<td>AH</td>
</tr>
</tbody>
</table>

Instruction Mnemonics—See Appendix E.

*End of Appendix D*
## Appendix E
### ASM-86 Instruction Summary

#### Table E-1. ASM-86 Instruction Summary

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAA</td>
<td>ASCII adjust for Addition</td>
<td>4.3</td>
</tr>
<tr>
<td>AAD</td>
<td>ASCII adjust for Division</td>
<td>4.3</td>
</tr>
<tr>
<td>AAM</td>
<td>ASCII adjust for Multiplication</td>
<td>4.3</td>
</tr>
<tr>
<td>AAS</td>
<td>ASCII adjust for Subtraction</td>
<td>4.3</td>
</tr>
<tr>
<td>ADC</td>
<td>Add with Carry</td>
<td>4.3</td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td>4.3</td>
</tr>
<tr>
<td>AND</td>
<td>And</td>
<td>4.3</td>
</tr>
<tr>
<td>CALL</td>
<td>Call (intra segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>CALLF</td>
<td>Call (inter segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>CBW</td>
<td>Convert Byte to Word</td>
<td>4.3</td>
</tr>
<tr>
<td>CLC</td>
<td>Clear Carry</td>
<td>4.6</td>
</tr>
<tr>
<td>CLD</td>
<td>Clear Direction</td>
<td>4.6</td>
</tr>
<tr>
<td>CLI</td>
<td>Clear Interrupt</td>
<td>4.6</td>
</tr>
<tr>
<td>CMC</td>
<td>Complement Carry</td>
<td>4.6</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>4.3</td>
</tr>
<tr>
<td>CMPS</td>
<td>Compare Byte or Word (of string)</td>
<td>4.4</td>
</tr>
<tr>
<td>CWD</td>
<td>Convert Word to Double Word</td>
<td>4.3</td>
</tr>
<tr>
<td>DAA</td>
<td>Decimal Adjust for Addition</td>
<td>4.3</td>
</tr>
<tr>
<td>DAS</td>
<td>Decimal Adjust for Subtraction</td>
<td>4.3</td>
</tr>
<tr>
<td>DEC</td>
<td>Decrement</td>
<td>4.3</td>
</tr>
<tr>
<td>DIV</td>
<td>Divide</td>
<td>4.3</td>
</tr>
<tr>
<td>ESC</td>
<td>Escape</td>
<td>4.6</td>
</tr>
<tr>
<td>HLT</td>
<td>Halt</td>
<td>4.6</td>
</tr>
<tr>
<td>IDIV</td>
<td>Integer Divide</td>
<td>4.3</td>
</tr>
<tr>
<td>IMUL</td>
<td>Integer Multiply</td>
<td>4.3</td>
</tr>
<tr>
<td>IN</td>
<td>Input Byte or Word</td>
<td>4.2</td>
</tr>
<tr>
<td>INC</td>
<td>Increment</td>
<td>4.3</td>
</tr>
<tr>
<td>INT</td>
<td>Interrupt</td>
<td>4.5</td>
</tr>
<tr>
<td>INTO</td>
<td>Interrupt on Overflow</td>
<td>4.5</td>
</tr>
</tbody>
</table>
Table E-1. (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRET</td>
<td>Interrupt Return</td>
<td>4.5</td>
</tr>
<tr>
<td>JA</td>
<td>Jump on Above</td>
<td>4.5</td>
</tr>
<tr>
<td>JAE</td>
<td>Jump on Above or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JB</td>
<td>Jump on Below</td>
<td>4.5</td>
</tr>
<tr>
<td>JBE</td>
<td>Jump on Below or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JC</td>
<td>Jump on Carry</td>
<td>4.5</td>
</tr>
<tr>
<td>JCXZ</td>
<td>Jump on CX Zero</td>
<td>4.5</td>
</tr>
<tr>
<td>JE</td>
<td>Jump on Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JG</td>
<td>Jump on Greater</td>
<td>4.5</td>
</tr>
<tr>
<td>JGE</td>
<td>Jump on Greater or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JL</td>
<td>Jump on Less</td>
<td>4.5</td>
</tr>
<tr>
<td>JLE</td>
<td>Jump on Less or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JMP</td>
<td>Jump (intra segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>JMPF</td>
<td>Jump (inter segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>JMPS</td>
<td>Jump (8 bit displacement)</td>
<td>4.5</td>
</tr>
<tr>
<td>JNA</td>
<td>Jump on Not Above</td>
<td>4.5</td>
</tr>
<tr>
<td>JNAE</td>
<td>Jump on Not Above or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JNB</td>
<td>Jump on Not Below</td>
<td>4.5</td>
</tr>
<tr>
<td>JNBE</td>
<td>Jump on Not Below or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JNC</td>
<td>Jump on Not Carry</td>
<td>4.5</td>
</tr>
<tr>
<td>JNE</td>
<td>Jump on Not Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JNG</td>
<td>Jump on Not Greater</td>
<td>4.5</td>
</tr>
<tr>
<td>JNGE</td>
<td>Jump on Not Greater or Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>JNLE</td>
<td>Jump on Not Less</td>
<td>4.5</td>
</tr>
<tr>
<td>JNO</td>
<td>Jump on Not Overflow</td>
<td>4.5</td>
</tr>
<tr>
<td>JNP</td>
<td>Jump on Not Parity</td>
<td>4.5</td>
</tr>
<tr>
<td>JNS</td>
<td>Jump on Not Sign</td>
<td>4.5</td>
</tr>
<tr>
<td>JNZ</td>
<td>Jump on Not Zero</td>
<td>4.5</td>
</tr>
<tr>
<td>JO</td>
<td>Jump on Overflow</td>
<td>4.5</td>
</tr>
<tr>
<td>JP</td>
<td>Jump on Parity</td>
<td>4.5</td>
</tr>
<tr>
<td>JPE</td>
<td>Jump on Parity Even</td>
<td>4.5</td>
</tr>
<tr>
<td>JPO</td>
<td>Jump on Parity Odd</td>
<td>4.5</td>
</tr>
<tr>
<td>JS</td>
<td>Jump on Sign</td>
<td>4.5</td>
</tr>
<tr>
<td>JZ</td>
<td>Jump on Zero</td>
<td>4.5</td>
</tr>
<tr>
<td>LAHF</td>
<td>Load AH with Flags</td>
<td>4.2</td>
</tr>
</tbody>
</table>
Table E-1. (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDS</td>
<td>Load Pointer into DS</td>
<td>4.2</td>
</tr>
<tr>
<td>LEA</td>
<td>Load Effective Address</td>
<td>4.2</td>
</tr>
<tr>
<td>LES</td>
<td>Load Pointer into ES</td>
<td>4.2</td>
</tr>
<tr>
<td>LOCK</td>
<td>Lock Bus</td>
<td>4.6</td>
</tr>
<tr>
<td>LODS</td>
<td>Load Byte or Word (of string)</td>
<td>4.4</td>
</tr>
<tr>
<td>LOOP</td>
<td>Loop</td>
<td>4.5</td>
</tr>
<tr>
<td>LOOPE</td>
<td>Loop While Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>LOOPNE</td>
<td>Loop While Not Equal</td>
<td>4.5</td>
</tr>
<tr>
<td>LOOPNZ</td>
<td>Loop While Not Zero</td>
<td>4.5</td>
</tr>
<tr>
<td>LOOPZ</td>
<td>Loop While Zero</td>
<td>4.5</td>
</tr>
<tr>
<td>MOV</td>
<td>Move</td>
<td>4.2</td>
</tr>
<tr>
<td>MOVVS</td>
<td>Move Byte or Word (of string)</td>
<td>4.4</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply</td>
<td>4.3</td>
</tr>
<tr>
<td>NEG</td>
<td>Negate</td>
<td>4.3</td>
</tr>
<tr>
<td>NOT</td>
<td>Not</td>
<td>4.3</td>
</tr>
<tr>
<td>OR</td>
<td>Or</td>
<td>4.3</td>
</tr>
<tr>
<td>OUT</td>
<td>Output Byte or Word</td>
<td>4.2</td>
</tr>
<tr>
<td>POP</td>
<td>Pop</td>
<td>4.2</td>
</tr>
<tr>
<td>POPF</td>
<td>Pop Flags</td>
<td>4.2</td>
</tr>
<tr>
<td>PUSH</td>
<td>Push</td>
<td>4.2</td>
</tr>
<tr>
<td>PUSHF</td>
<td>Push Flags</td>
<td>4.2</td>
</tr>
<tr>
<td>RCL</td>
<td>Rotate through Carry Left</td>
<td>4.3</td>
</tr>
<tr>
<td>RCR</td>
<td>Rotate through Carry Right</td>
<td>4.3</td>
</tr>
<tr>
<td>REP</td>
<td>Repeat</td>
<td>4.4</td>
</tr>
<tr>
<td>RET</td>
<td>Return (intra segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>RETF</td>
<td>Return (inter segment)</td>
<td>4.5</td>
</tr>
<tr>
<td>ROL</td>
<td>Rotate Left</td>
<td>4.3</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate Right</td>
<td>4.3</td>
</tr>
<tr>
<td>SAHF</td>
<td>Store AH into Flags</td>
<td>4.2</td>
</tr>
<tr>
<td>SAL</td>
<td>Shift Arithmetic Left</td>
<td>4.3</td>
</tr>
<tr>
<td>SAR</td>
<td>Shift Arithmetic Right</td>
<td>4.3</td>
</tr>
<tr>
<td>SBB</td>
<td>Subtract with Borrow</td>
<td>4.3</td>
</tr>
<tr>
<td>SCAS</td>
<td>Scan Byte or Word (of string)</td>
<td>4.4</td>
</tr>
<tr>
<td>SHL</td>
<td>Shift Left</td>
<td>4.3</td>
</tr>
<tr>
<td>SHR</td>
<td>Shift Right</td>
<td>4.3</td>
</tr>
<tr>
<td>STC</td>
<td>Set Carry</td>
<td>4.6</td>
</tr>
</tbody>
</table>
### Table E-1. (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>STD</td>
<td>Set Direction</td>
<td>4.6</td>
</tr>
<tr>
<td>STI</td>
<td>Set Interrupt</td>
<td>4.6</td>
</tr>
<tr>
<td>STOS</td>
<td>Store Byte or Word (of string)</td>
<td>4.4</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>4.3</td>
</tr>
<tr>
<td>TEST</td>
<td>Test</td>
<td>4.3</td>
</tr>
<tr>
<td>WAIT</td>
<td>Wait</td>
<td>4.6</td>
</tr>
<tr>
<td>XCHG</td>
<td>Exchange</td>
<td>4.2</td>
</tr>
<tr>
<td>XLAT</td>
<td>Translate</td>
<td>4.2</td>
</tr>
<tr>
<td>XOR</td>
<td>Exclusive Or</td>
<td>4.3</td>
</tr>
</tbody>
</table>

*End of Appendix E*
Appendix F
Sample Program

```
title "Terminal Input/Output"
pagesize 50
pagewidth 79
simform

;****** Terminal I/O subroutines ********
; The following subroutines are included:
; CONSTAT - console status
; CONIN - console input
; CONOUT - console output

; Each routine requires CONSOLE NUMBER in the BL - register

;*****************
; * Jump table: *
; *****************

CSEG ; start of code segment

JMP tab:
0000 E90600 JMP constat
0003 E91900 JMP conin
0006 E92B00 JMP conout

;*****************
; * I/O port numbers /
; *****************

Listing F-1. Sample Program APPF.A86
F  Sample Program

CP/M-86 Programmer's Guide

CP/M ASM86 1.1  SOURCE: APPF.A86  Terminal Input/Output  PAGE 2

;  Terminal 1:
;  
0010  instat1    equ    10h  ; input status port
0011  indata1    equ    11h  ; input port
0011  outdata1   equ    11h  ; output port
0001  readyinmask1 equ    01h  ; input ready mask
0002  readoutmask1 equ    02h  ; output ready mask

;  Terminal 2:
;
0012  instat2    equ    12h  ; input status port
0013  indata2    equ    13h  ; input port
0013  outdata2   equ    13h  ; output port
0004  readyinmask2 equ    04h  ; input ready mask
0008  readoutmask2 equ    08h  ; output ready mask

;
;
*************
;
* CONSTAT /
;
*************
;
Entry: BL - reg = terminal no
Exit:  AL - reg = 0 if not ready
       Offh if ready
;
constat:
0009  53E83F00  push bx  ! call okterminal
        constat1:
000D  52  push dx
000E  B500  mov  dh,0   ; read status port
0010  BA17  mov  dl,instatustab [BX]
0012  EC  in  al,dx
0013  224706  and  al,readinmasktab [bx]
0016  7402  Jz  constatout
0018  B0FF  mov  al,Offh

Listing F-1. (continued)
Listing F-1. (continued)
Listing F-1. (continued)
Listing F-1. (continued)

End of Appendix F
Appendix G
Code-Macro Definition Syntax

<codemacro> ::= CODEMACRO <name> [<formal$list>]  
               [<list$of$macro$directives>]  
               ENDM

$name$ ::= IDENTIFIER

<formal$list$> ::= <$parameter$descr>$[,$<parameter$descr>$]]

$parameter$descr$ ::= <$form$name$>::$<specifier$letter$>$
                      <$modifier$letter$>$[($range$)]

$specifier$letter$ ::= A | C | D | E | M | R | S | X

$modifier$letter$ ::= b | w | d | sb

$range$ ::= <$single$range$>$|$<double$range$>

$single$range$ ::= REGISTER | NUMBERB

$double$range$ ::= NUMBERB,NUMBERB | NUMBERB,REGISTER | REGISTER,NUMBERB | REGISTER,REGISTER

$list$of$macro$directives$ ::= <$macro$directive$>
                             {$<$macro$directive$>$}

$macro$directive$ ::= <$db$>$ | <$dw$>$ | <$dd$>$ | <$segfix$>$ | <$nosegfix$>$ | <$modrm$>$ | <$relb$>$ | <$relw$>$ | <$dbit$>$

$db$ ::= DB NUMBERB | DB <form$name$>

$dw$ ::= DW NUMBERW | DW <form$name$>

$dd$ ::= DD <form$name$>
<segfix> ::= SEGFIX <form$name>

<nosegfix> ::= NOSEGFIX <form$name>

<modrm> ::= MODRM NUMBER7,<form$name> | MODRM <form$name>,<form$name>

<relb> ::= RELB <form$name>

<relw> ::= RELW <form$name>

<dbit> ::= DBIT <field$descr>{,<field$descr>}

<field$descr> ::= NUMBER15 ( NUMBERB ) | NUMBER15 ( <form$name> ( NUMBERB ) )

<form$name> ::= IDENTIFIER

NUMBERB is 8-bits
NUMBERW is 16-bits
NUMBER7 are the values 0, 1, ..., 7
NUMBER15 are the values 0, 1, ..., 15

End of Appendix G
Appendix H
ASM-86 Error Messages

There are two types of error messages produced by ASM-86: fatal errors and diagnostics. Fatal errors occur when ASM-86 is unable to continue assembling. Diagnostic messages report problems with the syntax and semantics of the program being assembled. The following messages indicate fatal errors encountered by ASM-86 during assembly:

NO FILE
DISK FULL
DIRECTORY FULL
DISK READ ERROR
CANNOT CLOSE
SYMBOL TABLE OVERFLOW
PARAMETER ERROR

ASM-86 reports semantic and syntax errors by placing a numbered ASCII message in front of the erroneous source line. If there is more than one error in the line, only the first one is reported. Table H-1 summarizes ASM-86 diagnostic error messages.

Table H-1. ASM-86 Diagnostic Error Messages

<table>
<thead>
<tr>
<th>Number</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ILLEGAL FIRST ITEM</td>
</tr>
<tr>
<td>1</td>
<td>MISSING PSEUDO INSTRUCTION</td>
</tr>
<tr>
<td>2</td>
<td>ILLEGAL PSEUDO INSTRUCTION</td>
</tr>
<tr>
<td>3</td>
<td>DOUBLE DEFINED VARIABLE</td>
</tr>
<tr>
<td>4</td>
<td>DOUBLE DEFINED LABEL</td>
</tr>
<tr>
<td>5</td>
<td>UNDEFINED INSTRUCTION</td>
</tr>
<tr>
<td>6</td>
<td>GARBAGE AT END OF LINE - IGNORED</td>
</tr>
<tr>
<td>7</td>
<td>OPERAND(S) MISMATCH INSTRUCTION</td>
</tr>
<tr>
<td>8</td>
<td>ILLEGAL INSTRUCTION OPERANDS</td>
</tr>
<tr>
<td>9</td>
<td>MISSING INSTRUCTION</td>
</tr>
<tr>
<td>10</td>
<td>UNDEFINED ELEMENT OF EXPRESSION</td>
</tr>
<tr>
<td>11</td>
<td>ILLEGAL PSEUDO OPERAND</td>
</tr>
<tr>
<td>12</td>
<td>NESTED “IF” ILLEGAL - “IF” IGNORED</td>
</tr>
</tbody>
</table>
Table H-1. (continued)

<table>
<thead>
<tr>
<th>Number</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>ILLEGAL &quot;IF&quot; OPERAND - &quot;IF&quot; IGNORED</td>
</tr>
<tr>
<td>14</td>
<td>NO MATCHING &quot;IF&quot; FOR &quot;ENDIF&quot;</td>
</tr>
<tr>
<td>15</td>
<td>SYMBOL ILLEGALLY FORWARD REFERENCED - NEGLECTED</td>
</tr>
<tr>
<td>16</td>
<td>DOUBLE DEFINED SYMBOL - TREATED AS UNDEFINED</td>
</tr>
<tr>
<td>17</td>
<td>INSTRUCTION NOT IN CODE SEGMENT</td>
</tr>
<tr>
<td>18</td>
<td>FILE NAME SYNTAX ERROR</td>
</tr>
<tr>
<td>19</td>
<td>NESTED INCLUDE NOT ALLOWED</td>
</tr>
<tr>
<td>20</td>
<td>ILLEGAL EXPRESSION ELEMENT</td>
</tr>
<tr>
<td>21</td>
<td>MISSING TYPE INFORMATION IN OPERAND(S)</td>
</tr>
<tr>
<td>22</td>
<td>LABEL OUT OF RANGE</td>
</tr>
<tr>
<td>23</td>
<td>MISSING SEGMENT INFORMATION IN OPERAND</td>
</tr>
<tr>
<td>24</td>
<td>ERROR IN CODEMACROBUILDING</td>
</tr>
</tbody>
</table>

End of Appendix H
Appendix I
DDT-86 Error Messages

Table I-1.  DDT-86 Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMBIGUOUS OPERAND</td>
<td>An attempt was made to assemble a command with an ambiguous operand. Precede the operand with the prefix “BYTE” or “WORD”.</td>
</tr>
<tr>
<td>CANNOT CLOSE</td>
<td>The disk file written by a W command cannot be closed.</td>
</tr>
<tr>
<td>DISK READ ERROR</td>
<td>The disk file specified in an R command could not be read properly.</td>
</tr>
<tr>
<td>DISK WRITE ERROR</td>
<td>A disk write operation could not be successfully performed during a W command, probably due to a full disk.</td>
</tr>
<tr>
<td>INSUFFICIENT MEMORY</td>
<td>There is not enough memory to load the file specified in an R or E command.</td>
</tr>
<tr>
<td>MEMORY REQUEST DENIED</td>
<td>A request for memory during an R command could not be fulfilled. Up to eight blocks of memory may be allocated at a given time.</td>
</tr>
<tr>
<td>NO FILE</td>
<td>The file specified in an R or E command could not be found on the disk.</td>
</tr>
<tr>
<td>NO SPACE</td>
<td>There is no space in the directory for the file being written by a W command.</td>
</tr>
</tbody>
</table>
Table I-1. (continued)

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>VERIFY ERROR AT s:o</td>
<td>The value placed in memory by a Fill, Set, Move, or Assemble command could not be read back correctly, indicating bad RAM or attempting to write to ROM or non-existent memory at the indicated location.</td>
</tr>
</tbody>
</table>

End of Appendix I
Index

A

AAA, 41
AAD, 41
AAM, 41
AAS, 41
ADC, 41
ADD, 41
address conventions in
  ASM-86, 25
address expression, 22
allocate storage, 32
AND, 43
arithmetic operators, 18-19

B

bracketed expression, 22

C

CALL, 47
CBW, 41
character string, 10
CLC, 51
CLD, 51
CLI, 51
CMC, 51
CMP, 41
CMPS, 46
code segment, 26
code-macro directives, 57
code-macros, 53
conditional assembly, 28
console output, 4
constants, 9
control transfer
  instructions, 47
creation of output files, 3
CSEG, 26
CWD, 41

D

DAA, 41
DAS, 42
data segment, 26
data transfer, 37
DB, 30
DD, 31
DEC, 42
defined data area, 30
delimiters, 7
directive statement, 24
DIV, 42
dollar-sign operator, 20
DSEG, 26
DW, 31

effective address, 25
EJECT, 33
END, 29
end-of-line, 23
ENDIF, 28
EQU, 29
ESC, 51
ESEG, 27
expressions, 22
extra segment, 27
F
filename extensions, 2
flag bits, 37, 40
flag registers, 37
formal parameters, 53

H
HLT, 52

I
identifiers, 11
IDIV, 42
IF, 28
IMUL, 42
IN, 38
INC, 42
INCLUDE, 29
initialized storage, 30
instruction statement, 23
INT, 47
INTO, 48
invoking ASM-86, 2
IRET, 48

J
JA, 48
JB, 48
JcxZ, 48
JE, 48
JG, 48
JL, 48
JLE, 49
JMP, 49
JNA, 49
JNB, 49

K
keywords, 11

L
label, 23
labels, 13
LAHF, 38
LDS, 38
LEA, 38
LES, 38
LIST, 34
location counter, 28
LOCK, 52
LODS, 46
logical operators, 18
LOOP, 50

M
mnemonic, 23
modifiers, 56
MOV, 38
MOVs, 46
MUL, 42
N
name field, 24
NEG, 42
NOLIST, 34
NOT, 43
number symbols, 14
numeric constants, 9
numeric expression, 22

O
offset, 13
offset value, 25
operator precedence, 20
operators, 14
optional run-time
parameters, 3
OR, 43
order of operations, 20
ORG, 28
OUT, 38
output files, 2, 3

P
PAGESIZE, 33
PAGEWIDTH, 33
period operator, 20
POP, 39
predefined numbers, 11
prefix, 23, 46
printer output, 4
PTR operator, 20
PUSH, 39

R
radix indicators, 9
RB, 32
RCL, 43
RCR, 43
registers, 11
relational operators, 18
REP, 46
RET, 50
ROL, 43
ROR, 43
RS, 32
run-time options, 3
RW, 32

S
SAHF, 39
SAL, 44
SAR, 44
SBB, 42
SCAS, 46
segment, 13
segment base values, 25
segment override operator, 19
segment start directives, 25
separators, 7
SHL, 44
SHR, 44
SIMFORM, 34
specifiers, 55
SSEG, 26
stack segment, 27
starting ASM-86, 2
statements, 23
STC, 52
STD, 52
STI, 52
STOS, 46
string constant, 10
string operations, 45
SUB, 42
symbols, 29

T
TEST, 44
TITLE, 33
type, 13

U
unary operators, 19

V
variable manipulator, 19
variables, 13

W
WAIT, 52

X
XCHG, 39
XLAT, 39
Reader Comment Card

We welcome your comments and suggestions. They help us provide you with better product documentation.

Date ————Third Edition: January 1983

1. What sections of this manual are especially helpful?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

2. What suggestions do you have for improving this manual? What information is missing or incomplete? Where are examples needed?

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

3. Did you find errors in this manual? (Specify section and page number.)

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

CP/M-86® Operating System Programmer’s Guide

COMMENTS AND SUGGESTIONS BECOME THE PROPERTY OF DIGITAL RESEARCH.
Attn: Publications Production