1 INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM
2 MEMORANDUM DISTRIBUTION LIST
3 PDP-X DESIGN GOALS (C)
4 PDP-X DESIGN DECISIONS (C)
5 SPECIFICATIONS
6 PDP-X SYSTEM ARCHITECTURE (C)
   OBSOLETED BY MEMORANDUM NUMBER 16
7 LIGHT DUTY CARD READER (C)
8 SMALL XY DISPLAY (C)
9 BUS TO BUS ADAPTER (C)
10 PROGRESS 7-17-67 (ARCHITECTURE) (C)
11 DECTAPE TAPE FORMAT CONSIDERATIONS
12 DETAILED MODEL SPECIFICATIONS (C)
13 PDP-X PROCESSOR DESCRIPTION (C)
14 PRELIMINARY MEMORY BUS DESCRIPTION (C)
15 INCREMENTAL PLOTTER CONTROL (C)
16 PDP-X SYSTEM ARCHITECTURE (REvised) (C)

17 Comments on lack of HALT instruction
18 PDP-X Instruction Simulator
19 PDP-X Diagnostic Goals
20 Memorandum Index Program
21 Processor/Memory Timing Relations
22 Omitted
23 PDP-X Software Schedule
<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUS TO BUS ADAPTER (C)</td>
<td>9</td>
</tr>
<tr>
<td>DECTAPE TAPE FORMAT CONSIDERATIONS</td>
<td>11</td>
</tr>
<tr>
<td>DETAILED MODEL SPECIFICATIONS (C)</td>
<td>12</td>
</tr>
<tr>
<td>INCREMENTAL PLOTTER CONTROL (C)</td>
<td>15</td>
</tr>
<tr>
<td>INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM</td>
<td>1</td>
</tr>
<tr>
<td>LIGHT DUTY CARD READER (C)</td>
<td>7</td>
</tr>
<tr>
<td>MEMORANDUM DISTRIBUTION LIST</td>
<td>2</td>
</tr>
<tr>
<td>PDP-X DESIGN DECISIONS (C)</td>
<td>4</td>
</tr>
<tr>
<td>PDP-X DESIGN GOALS (C)</td>
<td>3</td>
</tr>
<tr>
<td>PDP-X PROCESSOR DESCRIPTION (C)</td>
<td>13</td>
</tr>
<tr>
<td>PDP-X SYSTEM ARCHITECTURE (C)</td>
<td>6</td>
</tr>
<tr>
<td>OBSOLETE BY MEMORANDUM NUMBER 16</td>
<td></td>
</tr>
<tr>
<td>PDP-X SYSTEM ARCHITECTURE (REVISED) (C)</td>
<td>16</td>
</tr>
<tr>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
<td>14</td>
</tr>
<tr>
<td>PROGRESS 7-17-67 (ARCHITECTURE) (C)</td>
<td>10</td>
</tr>
<tr>
<td>SMALL XV DISPLAY (C)</td>
<td>8</td>
</tr>
<tr>
<td>SPECIFICATIONS</td>
<td>5</td>
</tr>
</tbody>
</table>
ARCHITECTURE

PDP-X PROCESSOR DESCRIPTION (C) .................. 13
PDP-X SYSTEM ARCHITECTURE (C) .................. 6
   OBSOLETE BY MEMORANDUM NUMBER 16
PDP-X SYSTEM ARCHITECTURE (REVISED) (C) ........ 16
PROGRESS 7-17-67 (ARCHITECTURE) (C) .......... 10

BUS

BUS TO BUS ADAPTER (C) .......................... 9
PRELIMINARY MEMORY BUS DESCRIPTION (C) ....... 14

CARD READER

LIGHT DUTY CARD READER (C) .................... 7

COMMUNICATIONS

BUS TO BUS ADAPTER (C) .......................... 9

DECTAPE

DECTAPE TAPE FORMAT CONSIDERATIONS .......... 11
## DECTAPE FORMAT

DECTAPE TAPE FORMAT CONSIDERATIONS .................................. 11

### DESIGN

SPECIFICATIONS ......................................................... 5

### DESIGN DECISIONS

DETAILED MODEL SPECIFICATIONS (C) .................................. 12

PDP-X DESIGN DECISIONS (C) ........................................ 4

PDP-X SYSTEM ARCHITECTURE (C) ................................... 6

DELETED BY MEMORANDUM NUMBER 16

PDP-X SYSTEM ARCHITECTURE (REVISED) (C) ......................... 16

### DESIGN GOALS

PDP-X DESIGN GOALS (C) ........................................... 3

### DISPLAY

SMALL XY DISPLAY (C) .................................................. 8
<table>
<thead>
<tr>
<th>DISTRIBUTION LIST</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEMORANDUM DISTRIBUTION LIST</td>
<td>2</td>
</tr>
<tr>
<td>INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GOALS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PDP-X DESIGN GOALS (C)</td>
<td>3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>INSTRUCTION SET</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PDP-X PROCESSOR DESCRIPTION (C)</td>
<td>13</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>INTERPROCESSOR</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>BUS TO BUS ADAPTER (C)</td>
<td>9</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>10</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>BUS TO BUS ADAPTER (C)</td>
<td>9</td>
</tr>
<tr>
<td>DECTAPE TAPE FORMAT CONSIDERATIONS</td>
<td>11</td>
</tr>
<tr>
<td>INCREMENTAL PLOTTER CONTROL (C)</td>
<td>15</td>
</tr>
</tbody>
</table>
LIGHT DUTY CARD READER (C) .......................... 7
SMALL XY DISPLAY (C) .............................. 8
SPECIFICATIONS ..................................... 5

MEMORANDUM

MEMORANDUM DISTRIBUTION LIST ..................... 2

MEMORANDUM FORMAT

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM .... 1

MEMORY

PRELIMINARY MEMORY BUS DESCRIPTION (C) .......... 14

MEMORY BUS

PRELIMINARY MEMORY BUS DESCRIPTION (C) .......... 14

MODELS

DETAILED MODEL SPECIFICATIONS (C) .................. 12

PARITY

PRELIMINARY MEMORY BUS DESCRIPTION (C) .......... 14
PERIPHERALS

BUS TO BUS ADAPTER (C) .................. 9
DEC TAPE TAPE FORMAT CONSIDERATIONS .................. 11
INCREMENTAL PLOTTER CONTROL (C) .................. 15
LIGHT DUTY CARD READER (C) .................. 7
SMALL XY DISPLAY (C) .................. 5
SPECIFICATIONS .................. 5

PLOTTER

INCREMENTAL PLOTTER CONTROL (C) .................. 15

PROCESSOR

PDP-X PROCESSOR DESCRIPTION (C) .................. 13

PROGRESS

PROGRESS, 7-17-67 (ARCHITECTURE) (C) .................. 10
SPECIFICATIONS

DETAILED MODEL SPECIFICATIONS (C) .................... 12
SPECIFICATIONS ........................................ 5

SYSTEM

PDP-X SYSTEM ARCHITECTURE (C) ....................... 6
OBSOLETE BY MEMORANDUM NUMBER 16
PDP-X SYSTEM ARCHITECTURE (REVISED) (C) .......... 16

TECHNICAL MEMORANDUM

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM .... 1
INTEROFFICE MEMORANDUM

DATE: 8 November 1967

SUBJECT: PDP-X Documentation

TO: Distribution Lists A, B, C, D, E

FROM: H. Burkhardt

Attached is an up-to-date list of all PDP-X Technical Memoranda. Several of the items have not yet been distributed.

Memoranda have been distributed as a function of the Distribution Key as many of the documents pertain only to one or two of the departments involved in this project. Each department will receive one set of all memoranda as follows:

Marketing
John Jones

Programming
Bill Segal

Technical Publications
Ed Boguse

Production
Dave Knoll

in addition to the copies of specific documents received by individuals in each department.

We are trying to keep the total number of documents in circulation to a minimum to reduce duplication time, cost, etc. and to prevent any potential security problems. Copies of any document may be requested, but try to keep this to an absolute minimum. Your co-operation is appreciated.

jeh
1 INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM

2 MEMORANDUM DISTRIBUTION LIST

3 PDP-X DESIGN GOALS (C)

4 PDP-X DESIGN DECISIONS (C)

5 SPECIFICATIONS

6 PDP-X SYSTEM ARCHITECTURE (C)
   OBSOLETE BY MEMORANDUM NUMBER 16

7 LIGHT DUTY CARD READER (C)

8 SMALL XY DISPLAY (C)

9 BUS TO BUS ADAPTER (C)

10 PROGRESS 7-17-67 (ARCHITECTURE) (C)

11 DECATAPE TAPE FORMAT CONSIDERATIONS

12 DETAILED MODEL SPECIFICATIONS (C)
   REVISED BY MEMORANDUM NUMBER 27

13 PDP-X PROCESSOR DESCRIPTION (C)
   OBSOLETE BY MEMORANDUM NUMBER 29

14 PRELIMINARY MEMORY BUS DESCRIPTION (C)

15 INCREMENTAL PLOTTER CONTROL (C)

16 PDP-X SYSTEM ARCHITECTURE (REVISED) (C)
17 COMMENTS ON LACK OF HALT INSTRUCTION
18 PDP-X INSTRUCTION SIMULATOR
    REVISED BY MEMORANDUM NUMBER 33
19 PDP-X DIAGNOSTIC GOALS
20 MEMORANDUM INDEX PROGRAM
21 PROCESSOR/MEMORY TIMING RELATIONS
22 (TO BE WRITTEN)
23 PDP-X SOFTWARE SCHEDULE
24 PDP-X/II REGISTER SECTION (PROPOSED)
25 PDP-X PROCESSOR PRIMER
26 IO BUS SEQUENCES
27 MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS
28 PDP-X FORTRAN IV INITIAL SPECIFICATIONS
29 PDP-X PROCESSOR DESCRIPTION (REVISED)
30 CONTROL MEMORY FORMAT (PRELIMINARY)
31 PDP-X/II PROGRAMMERS CONSOLE
32 EOP CLASS INSTRUCTIONS
33 ADDITIONS TO PDP-X INSTRUCTION SIMULATOR
<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDP-X DIAGNOSTIC GOALS</td>
<td>19</td>
</tr>
<tr>
<td>PDP-X FORTRAN IV INITIAL SPECIFICATIONS</td>
<td>28</td>
</tr>
<tr>
<td>PDP-X INSTRUCTION SIMULATOR</td>
<td>18</td>
</tr>
<tr>
<td>REvised BY MEMORANDUM NUMBER</td>
<td>33</td>
</tr>
<tr>
<td>PDP-X PROCESSOR DESCRIPTION (C)</td>
<td>13</td>
</tr>
<tr>
<td>OBSOLETE BY MEMORANDUM NUMBER</td>
<td>29</td>
</tr>
<tr>
<td>PDP-X PROCESSOR DESCRIPTION (REvised)</td>
<td>29</td>
</tr>
<tr>
<td>PDP-X PROCESSOR PRIMER</td>
<td>25</td>
</tr>
<tr>
<td>PDP-X SOFTWARE SCHEDULE</td>
<td>23</td>
</tr>
<tr>
<td>PDP-X SYSTEM ARCHITECTURE (C)</td>
<td>6</td>
</tr>
<tr>
<td>OBSOLETE BY MEMORANDUM NUMBER</td>
<td>16</td>
</tr>
<tr>
<td>PDP-X SYSTEM ARCHITECTURE (REvised) (C)</td>
<td>16</td>
</tr>
<tr>
<td>PDP-X/II PROGRAMmers CONSOLE</td>
<td>31</td>
</tr>
<tr>
<td>PDP-X/II REGISTER SECTION (PROPOSED)</td>
<td>24</td>
</tr>
<tr>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
<td>14</td>
</tr>
<tr>
<td>PROCESSOR/MEMORY TIMING RELATIONS</td>
<td>21</td>
</tr>
<tr>
<td>PROGRESS 7-17-67 (ARCHITECTURE) (C)</td>
<td>16</td>
</tr>
<tr>
<td>SMALL XY DISPLAY (C)</td>
<td>8</td>
</tr>
<tr>
<td>SPECIFICATIONS</td>
<td>5</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
</tr>
<tr>
<td>ARCHITECTURE</td>
<td>MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS</td>
</tr>
<tr>
<td></td>
<td>PDP-X PROCESSOR DESCRIPTION (C)</td>
</tr>
<tr>
<td></td>
<td>OBSOLETE BY MEMORANDUM NUMBER</td>
</tr>
<tr>
<td></td>
<td>PDP-X PROCESSOR DESCRIPTION (REVISED)</td>
</tr>
<tr>
<td></td>
<td>PDP-X SYSTEM ARCHITECTURE (C)</td>
</tr>
<tr>
<td></td>
<td>OBSOLETE BY MEMORANDUM NUMBER</td>
</tr>
<tr>
<td></td>
<td>PDP-X SYSTEM ARCHITECTURE (REVISED) (C)</td>
</tr>
<tr>
<td></td>
<td>PROGRESS 7-17-67 (ARCHITECTURE) (C)</td>
</tr>
<tr>
<td>BUS</td>
<td>BUS TO BUS ADAPTER (C)</td>
</tr>
<tr>
<td></td>
<td>IO BUS SEQUENCES</td>
</tr>
<tr>
<td></td>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
</tr>
<tr>
<td>CARD READER</td>
<td>LIGHT DUTY CARD READER (C)</td>
</tr>
</tbody>
</table>
COMMUNICATIONS

BUS TO BUS ADAPTER (C) ........................................... 9

CONSOLE

PDP-X/II PROGRAMMERS CONSOLE ................................. 31

CONTROL MEMORY

CONTROL MEMORY FORMAT (PRELIMINARY) ....................... 30

DEC TAPE

DEC TAPE TAPE FORMAT CONSIDERATIONS ...................... 11

DEC TAPE FORMAT

DEC TAPE TAPE FORMAT CONSIDERATIONS ...................... 11

DESIGN

PROCESSOR/MEMORY TIMING RELATIONS .......................... 21

SPECIFICATIONS .................................................... 5

DESIGN DECISIONS

DETAILED MODEL SPECIFICATIONS (C) ......................... 12

REVISED BY MEMORANDUM NUMBER 27
DESIGN DECISIONS

PDP-X DESIGN DECISIONS (C) ......................... 4
PDP-X SYSTEM ARCHITECTURE (C) ..................... 6
OBSOLETE BY MEMORANDUM NUMBER 16
PDP-X SYSTEM ARCHITECTURE (REVISED) (C) .......... 16
PDP-X/II REGISTER SECTION (PROPOSED) ............ 24

DESIGN GOALS

PDP-X DESIGN GOALS (C) ................................ 3

DIAGNOSTIC

PDP-X DIAGNOSTIC GOALS ............................. 19

DISPLAY

SMALL XY DISPLAY (C) .................................. 8

DISTRIBUTION LIST

MEMORANDUM DISTRIBUTION LIST ..................... 2

DOUBLE PRECISION

EOP CLASS INSTRUCTIONS ............................. 32
INSTRUCTION SET

COMMENTS ON LACK OF HALT INSTRUCTION .................. 17
EOP CLASS INSTRUCTIONS .................................. 32
PDP-X INSTRUCTION SIMULATOR ............................... 18
   REVISED BY MEMORANDUM NUMBER ....................... 33
PDP-X PROCESSOR DESCRIPTION (C) ......................... 13
   OBSOLETE BY MEMORANDUM NUMBER ................... 29
PDP-X PROCESSOR DESCRIPTION (REVISED) .................. 29
PDP-X PROCESSOR PRIMER .................................. 25

INTERPROCESSOR

BUS TO BUS ADAPTER (C) .................................. 9

INTRODUCTORY MATERIAL

PDP-X PROCESSOR PRIMER .................................. 25

BUS TO BUS ADAPTER (C) .................................. 9
DECTAPE TAPE FORMAT CONSIDERATIONS .......................... 11
INCREMENTAL PLOTTER CONTROL (C) ............................... 15
10 BUS SEQUENCES .................................................. 26
LIGHT DUTY CARD READER (C) ....................................... 7
SMALL XY DISPLAY (C) ............................................... 8
SPECIFICATIONS ...................................................... 9

MARKETING
MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS .......... 27

MEMORANDUM
INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM ............... 1
MEMORANDUM DISTRIBUTION LIST ................................... 2

MEMORANDUM FORMAT
INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM ............... 1
<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEMORY</td>
<td></td>
</tr>
<tr>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
<td>14</td>
</tr>
<tr>
<td>PROCESSOR/MEMORY TIMING RELATIONS</td>
<td>21</td>
</tr>
<tr>
<td>MEMORY BUS</td>
<td></td>
</tr>
<tr>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
<td>14</td>
</tr>
<tr>
<td>MODELS</td>
<td></td>
</tr>
<tr>
<td>DETAILED MODEL SPECIFICATIONS (C)</td>
<td>12</td>
</tr>
<tr>
<td>REVISED BY MEMORANDUM NUMBER 27</td>
<td></td>
</tr>
<tr>
<td>MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS</td>
<td>27</td>
</tr>
<tr>
<td>PARITY</td>
<td></td>
</tr>
<tr>
<td>PRELIMINARY MEMORY BUS DESCRIPTION (C)</td>
<td>14</td>
</tr>
<tr>
<td>PERIPHERALS</td>
<td></td>
</tr>
<tr>
<td>BUS TO BUS ADAPTER (C)</td>
<td>9</td>
</tr>
<tr>
<td>DECTAPE TAPE FORMAT CONSIDERATIONS</td>
<td>11</td>
</tr>
</tbody>
</table>
PERIPHERALS (cont.)

INCREMENTAL PLOTTER CONTROL (C) ................... 15
LIGHT DUTY CARD READER (C) ....................... 7
SMALL XY DISPLAY (C) ............................... 8
SPECIFICATIONS ..................................... 5

PLOTTER

INCREMENTAL PLOTTER CONTROL (C) .................. 15

PROCESSOR

CONTROL MEMORY FORMAT (PRELIMINARY) ............. 30
PDP-X PROCESSOR DESCRIPTION (C) ................... 13
OBSOLETE BY MEMORANDUM NUMER 29
PDP-X PROCESSOR DESCRIPTION (REvised) ............ 29
PDP-X PROCESSOR PRIMER .......................... 25
PDP-X/11 PROGRAMMERS CONSOLE .................. 41
SOFTWARE SPECIFICATIONS

EOP CLASS INSTRUCTIONS .................................. 32
POP-X FORTRAN IV INITIAL SPECIFICATIONS .............. 28

SPECIFICATIONS

DETAILED MODEL SPECIFICATIONS (C) ...................... 12
REVISED BY MEMORANDUM NUMBER 27

SPECIFICATIONS .............................................. 5

SYSTEM

POP-X SYSTEM ARCHITECTURE (C) .......................... 6
OBSOLETE BY MEMORANDUM NUMBER 16

POP-X SYSTEM ARCHITECTURE (REVISED) (C) ............ 16

TECHNICAL MEMORANDUM

INTRODUCTION TO POP-X TECHNICAL MEMORANDUM ....... 1

TIMING

PROCESSOR/MEMORY TIMING RELATIONS ................... 21