Artist
TRANSFORMER
High Resolution Graphics Controller

PRELIMINARY

Technical Reference

and

Guide to Operation

CONTROL SYSTEMS, INC.
Minneapolis, MN
Artist
TRANSFORMER
High Resolution Graphics Controller

PRELIMINARY

Technical Reference

and

Guide to Operation

Working Draft of 8/23/85
TABLE OF CONTENTS

Chapter 1  Just What Is the TRANSFORMER and What Exactly Does It Do?

IBM Compatibility / IBM Display Adapter Emulation Modes
High Resolution Drawing
Mixed graphics modes on a single monitor / overlays and windowing
Multiple colors/multiple boards
Software features

Chapter 2  TRANSFORMER Installation Guide

2.1 What's Shipped in the TRANSFORMER Package?  ..................... 2-1
2.2 What You Need ................................................................. 2-2
2.3 Preparing the Test Software ............................................... 2-2
2.4 Setting Up the TRANSFORMER ............................................. 2-4
2.5 Installing the TRANSFORMER .............................................. 2-6
2.6 Testing the System ............................................................. 2-8
2.7 What to Do If You Have a Problem? ...................................... 2-12

Chapter 3  The TRANSFORMER Hardware

Hardware specifications
  Board dimensions
  Environmental Considerations
  Power requirements
  Monitor requirements
  Output specifications / Video - Light pen
TRANSFORMER/IBM Hardware Compatibility/Differences

Theory of operation

  Operation of major components
  How Software TRANSFORMed
  The interceptor ROM
  ROM Generation of Alpha/numerics and graphics characters
  Color video output - Analog (with DAC explained)
  or TTL
  Memory mapping

Chapter 4  TRANSFORMER I/O Port Selection and Addressing

4.1 TRANSFORMER I/O Port Address Selection  ......................... 4-1
4.2 Selecting an Active Base Address ...................................... 4-2
4.3 System Board Address Settings ......................................... 4-3
4.4 Software Selection of the Board Address and
    Graphics Display Mode .................................................... 4-4
Chapter 5 I/O Port Address Registers: Functions, Bit Maps, and Programming

5.1 The TRANSFORMER I/O Ports .................................................. 5-1
5.2 Programming the uPD7220 Graphics Display Controller .......... 5-2
5.3 uPD7220 Status/Parameter Register and
    uPD7220 Data/Command Register ........................................... 5-3
5.4 uPD7220 LUT / Zoom Register ................................................. 5-4
    5.4.1 uPD7220 Color Look-Up Table (LUT) Function ............ 5-4
    5.4.2 uPD7220 Hardware Zoom Function ................................. 5-5
5.5 Memory Configuration Register ............................................. 5-6
5.6 Talking to the MC6845 CRT Controller ................................. 5-8
5.7 IBM Index Register ............................................................... 5-10
5.8 IBM Data Register ............................................................... 5-10
5.9 6845 Index Register ............................................................. 5-10
5.10 6845 Data Register ............................................................. 5-10
5.11 Mode Select Register ........................................................... 5-10
5.12 Color Select Register ........................................................... 5-13
5.13 Status Port ........................................................................ 5-16
5.14 Clear Light Pen ................................................................. 5-17
5.15 Set Light Pen ................................................................. 5-17
5.16 Printer Status Port, Printer Control Port, and
    and I/O Port Base ......................................................... 5-17

Chapter 6 Memory Usage and Programming Notes .......................... 6-1

Chapter 7 Modifying TRANSFORMER Default Outputs ...................... 7-1

APPENDIXES

Appendix A Files Distributed in the TRANSFORMER Package ............ A-1
    A.1 Files Shipped on Both Artist TRANSFORMER
        Distribution Diskettes ................................................. A-1
    A.2 Artist TRANSFORMER Tutor 3 Diskette Files .................... A-3
    A.3 Artist TRANSFORMER Utilities and Graphics Primitives
        Diskette Files ....................................................... A-4

Appendix B Selecting and Adjusting a Monitor for Use
    with the TRANSFORMER .................................................. B-1

Appendix C NEC uPD7220 Technical Specifications
    and Programming Notes .................................................. C-1

Appendix D MC6845 Technical Specifications and Programming Notes .... D-1
TABLES

2.1 System SWITCH 1 Settings ........................................ 2-8

5.1 TRANSFORMER I/O Port Addresses and Functions ............... 5-1
5.2 Logical Memory and uPD7220 Plane Configuration ............... 5-7
5.3 Summary of Standard IBM and TRANSFORMER MC6845 Register Values ........................................ 5-9
5.4 TRANSFORMER Supported Video Output Modes ...................... 5-12

FIGURES

2.1 TRANSFORMER Board Layout and Jumper J1 .................... 2-5
2.2 System Unit Back Panel Mounting Screws ....................... 2-6
2.3 Interior of System Unit ........................................... 2-7

4.1 TRANSFORMER Board Header J1 ................................ 4-2
4.2 System SWITCH 1 Settings ....................................... 4-3

7.1 TRANSFORMER Board -- Back or Solder Side ................... 7-2
7.2 Schematic of Output Jumpers to 9-pin D-Shell Connector ....... 7-5
7.3 Jumper E Configuration ........................................... 7-5
Chapter 2
TRANSFORMER Installation Guide

Of course, the first thing you'll want to do when you get your TRANSFORMER is try it out. This setup guide will help install your TRANSFORMER hardware in your IBM PC, IBM PC XT, or compatible computer system. It will also show you how to load and run a special program which allows you to test the installation.

You can usually install the TRANSFORMER and have it up and running in only a few minutes. In these installation instructions, we assume that you are somewhat familiar with your computer's hardware and with DOS software operation. We also assume that the TRANSFORMER will be installed as shipped, without modification, and that it will be operated in addition to or as a direct replacement for an IBM display adapter (that is, using the same I/O port addresses). Read through these setup instructions before you begin. If you are unsure about any of the procedures, consult the references mentioned.

2.1 What's Shipped in the TRANSFORMER Package?

The TRANSFORMER package includes both hardware and software. The package includes:

- The TRANSFORMER board -- configured at the factory for your monitor. A DAC chip is installed if you are using an analog monitor.

- (OPTIONAL) A video interface cable. If you are using an analog monitor, a cable with separate 75 ohm BNC-type connectors for RGB input to your monitor is shipped in the TRANSFORMER package. If you have a TTL monitor, you will be using the video interface cable supplied with your monitor, unless you specifically ordered a monitor cable with your TRANSFORMER.

- A plastic adapter card guide.

- The Artist TRANSFORMER Utilities and Graphics Primitives diskette.

- The Artist TRANSFORMER Tutor 3 diskette (includes INTRO3.COM).

- The TRANSFORMER Setup Specification sheet.

- This User's Guide.

Verify that you have these items. If anything is missing or damaged, contact your dealer. Note that Appendix A of this guide lists the files currently shipped on each distribution diskette.
2.2 What You Need

In addition to the items shipped in the TRANSFORMER package, you will need the following items to complete the TRANSFORMER installation and setup:

- IBM PC, IBM PC XT, IBM PC AT or compatible system with at least one double-sided diskette drive.
- Your graphics monitor (the one specified for use with the TRANSFORMER).
- The video interface cable (if you are supplying this cable).
- A medium size flat head screwdriver or a 3/16" nut-driver or wrench.
- DOS Version 2.0 or later operating system files.
- Two or more blank diskettes.

Optional, but extremely helpful, are your computer and monitor hardware manuals as well as the operating system manuals.

2.3 Preparing the Test Software

1. If possible, you should make back-up copies of all the disks shipped in your TRANSFORMER package before you proceed with the hardware installation. If you have only one computer and the TRANSFORMER is your only display adapter, you can make the back-up copies after the board is installed. See Section 2.6 Testing the System for more information.

2. Before you begin the installation, prepare a bootable test diskette so that you can check out the system after the TRANSFORMER is installed.

If you are using a TTL monitor with your TRANSFORMER, you can use any bootable DOS system disk to start the system and operate in a standard IBM mode. All you need to do to prepare a new test disk is to copy the files from the Tutor 3 diskette to any bootable system disk.

If you are using an analog monitor with your TRANSFORMER, you must prepare a bootable DOS system disk which also contains the initialization file LDT.COM, the system start up file AUTOEXEC.BAT (which includes the command to run LDT.COM), as well as the files shipped on the Tutor 3 diskette.

If you do not have a display adapter card installed in your system and a working monitor, you can make the bootable system disk after you complete the TRANSFORMER installation. Section 2.6 Testing the System explains how to start the system without the test diskette prepared in the steps below.
Follow these steps to prepare the test diskette:

a. Power up the system and start DOS.

b. With the DOS system disk in drive A and a blank diskette in drive B, enter the command:

   A) FORMAT B: /S

   When the formatting operation is completed, exit FORMAT by typing "N" at the prompt.

c. Insert the TRANSFORMER Tutor 3 disk in drive A and enter this command:

   A) COPY A:*.* B:

   When the copy operation is completed, remove the TRANSFORMER Tutor 3 diskette from drive A and put it in a safe place.

d. The test program you will be using is INTRO3.COM. This program should not be operated after the DOS console device driver program ANSI.SYS has been loaded because ANSI.SYS contains a value which resets the TRANSFORMER mode register to 80 x 25 text mode whenever the screen is scrolled. So that a ANSI.SYS device driver is not loaded at start up, you can erase the CONFIG.SYS file shipped on the Tutor 3 diskette and copied to your new diskette in step "c" above. To erase the file, enter the command:

   A) ERASE B:CONFIG.SYS

   Put the diskette that you just made aside. You will use this diskette to test the system when you have completed the installation.

In addition to the test program INTRO3, the TRANSFORMER Tutor 3 diskette contains a program called TUTOR3 which allows you to try out the functions of the ARTLIB graphics primitives library. You may want to prepare a TUTOR3 diskette at this time. To do that, use the second blank diskette and follow these steps:

a. With the DOS system disk in drive A and a blank diskette in drive B, enter the command:

   A) FORMAT B: /S

   When the formatting operation is completed, exit FORMAT by typing "N" at the prompt.

b. TUTOR3 uses the ANSI.SYS console device driver. To copy the DOS file ANSI.SYS to the new diskette, enter this command:

   A) COPY A:ANSI.SYS B:
c. Insert the TRANSFORMER Tutor 3 disk in drive A and enter this command:

\textbf{A) \texttt{COPY A*.* B}}

When the copy operation is completed, remove the TRANSFORMER Tutor 3 diskette from drive A and put it in a safe place.

Whenever you want to use the TUTOR3 program, load DOS from this new diskette (at power up or reset the system with CTRL-ALT-DEL) so ANSI.SYS becomes the console driver. When you exit from the TUTOR3 program, reset the system again using a system disk which does NOT contain ANSI.SYS.

\textbf{NOTES for Users of the TRANSFORMER Analog Version:}

If you are using an analog version of the TRANSFORMER, the program LDLT.COM must be run whenever the system is turned on in order to initialize the TRANSFORMER for standard color output. Although the values loaded by LDLT into memory at power-up are not disturbed at a system reset (CTRL-ALT-DEL), loading LDLT whenever DOS is booted does no harm.

The command file AUTOEXEC.BAT that you copied from the Tutor 3 diskette includes the LDLT command, which tells DOS to search for and load LDLT.COM at each system start up. While you can use this diskette as your boot disk whenever you power up the system, you will probably want to prepare a new system boot disk or modify your present boot disk and include only the TRANSFORMER files necessary for system initialization.

\section*{2.4 Setting Up the TRANSFORMER}

1. Remove the TRANSFORMER from its packing material.

2. When you ordered your TRANSFORMER, the board was individually configured at the factory to match your monitor type. The \textbf{TRANSFORMER Setup Specification} sheet describes the configuration of your TRANSFORMER board. Check that the board is configured properly for your monitor and system setup.

If you are using an analog monitor, be sure that the DAC chip is installed in the upper right corner of the card. If you ordered a TTL compatible version of the TRANSFORMER, the socket should be empty.

You may also want to check that the TRANSFORMER's video sync outputs match your monitor's inputs. Your monitor manual should list the monitor's video sync input specifications.

Chapter 7 of this manual explains how the TRANSFORMER configuration options are set and how they can be modified.
3. Install a jumper block across two (2) pins of J1 to select the TRANSFORMER's operating mode -- that is, it selects the I/O port base address. This jumper determines whether the TRANSFORMER operates like an IBM monochrome display adapter, an IBM color/graphics display adapter, or both.

Jumper J1 is a Berg-strip header, located in the lower middle section of the card, below the uPD7220 and MC6845 chips. Your jumper options are "M" -- monochrome, "C" -- color, or "B" -- both.

Figure 2.1 TRANSFORMER Board Layout and Jumper J1

If the TRANSFORMER is the ONLY display adapter card installed in the system and you want the TRANSFORMER to simulate both the IBM color/graphics adapter and the IBM monochrome adapter, be sure that the jumper block is installed across the two middle pins of J1.

If you want the TRANSFORMER to operate as if it were an IBM monochrome adapter, place the jumper block across the two pins at the right of J1. Select this option if an IBM color/graphics adapter is also installed in the system.

If you want the TRANSFORMER to operate as if it were an IBM color/graphics adapter, place the jumper block across the two pins at the left of J1. Select this option if an IBM monochrome display adapter is also installed in the system.
2.5 Installing the TRANSFORMER

Follow the steps outlined here to install the TRANSFORMER board in your IBM PC or IBM PC XT. If you are not using an IBM PC or PC XT, these installation instructions may not be exactly correct. If you are using some other compatible hardware system, you will need to consult your computer's hardware manual for guidance in installation of expansion boards.

1. Turn the power off the computer's System Unit and all peripherals connected to it.

2. Disconnect all power cords and cables from the System Unit.

3. If necessary, move the System Unit to a clear work surface.

4. Using the screwdriver, nut-driver, or wrench, remove the cover mounting screws on the back of the system unit cabinet. Some System Unit cabinets have only two mounting screws on the lower corners. Other units have five screws, one at each corner and one at the center of the cabinet's back panel.

5. Remove the System Unit cover. To do this, gently slide the cover forward until it stops and then lift slightly to completely remove it.

6. Locate the system expansion slot where you will install the TRANSFORMER board. The TRANSFORMER can be installed in any full length slot.

7. If there is no other display adapter already installed in the system, or if you are installing the TRANSFORMER in a new slot as a second adapter, remove the blank expansion slot cover from the cabinet back panel at the position where you want to install the TRANSFORMER. First, remove the screw that holds the metal slot cover in place and then, pull the slot cover out. Save the slot cover for later use.

Figure 2.3 illustrates the interior of the System Unit. It shows the expansion slots and the expansion slot covers.
8. Snap the plastic card guide into the front of the cabinet opposite the expansion slot you selected. Look for a double row of holes at the front of the cabinet. Position the card guide vertically, parallel to the holes and push it into place.

9. If you are replacing a previously installed display adapter card, you must first remove the card you want to replace. Locate the card and remove the screw in the back panel which holds the card's retaining bracket in place. Grasp the top edge of the card and pull firmly to lift the card out of the cabinet.

10. Insert the TRANSFORMER card into the selected system expansion slot. Be sure that the front edge of the card slips into the card guide's groove. Then press the TRANSFORMER squarely into the selected expansion slot. Be sure that the TRANSFORMER's 62-pin bus connector is firmly seated in the expansion slot.

11. Align the hole on the TRANSFORMER's retaining bracket with the threaded hole on the upper edge of the cabinet's back panel. Insert the screw you removed earlier and tighten it.

12. You must set up System SWITCH 1 located on the System Board to correspond to your display adapter setup. This switch setting indicates to the system software the type of display adapter(s) installed and the operating mode you want at system start up.

SWITCH 1 is an 8-position DIP switch. When the System Unit is viewed from the front, you can see SWITCH 1 on the floor of the System Unit cabinet closest to the last system expansion slot on the right, near the center of the System board. Figure 2.3 shows the location of this switch.

Positions 5 and 6 of SWITCH 1 must be configured. Table 2.1 explains the possible settings. Use a pointed object like a ball point pen to set the switches.
Table 2.1 System SWITCH 1 Settings

<table>
<thead>
<tr>
<th>Monitor Adapter Type</th>
<th>SW5</th>
<th>SW6</th>
</tr>
</thead>
<tbody>
<tr>
<td>MONOCHROME or BOTH (more than 1 adapter)</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>COLOR (in 80 x 25 mode)</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>COLOR (in 40 x 25 mode)</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

If the TRANSFORMER is the only display card installed in the system, you can select any of these settings. Be sure to set the system switch to BOTH if you have a monochrome display adapter and a TRANSFORMER installed in the system, or the monochrome monitor may be damaged.

13. Replace the System Unit cover and refasten the screws on the System Unit back panel.

14. Connect the monitor to TRANSFORMER board now installed in the System Unit. Locate the TRANSFORMER's 9-pin D-Sub video output socket and connect the 9-pin D-Sub monitor cable plug to it. Connect the other end of the monitor cable to the monitor. If you are using an analog monitor where a separate output is provided for each color, match the output plugs on the cable (they are color coded) to the sockets on your monitor.

15. Reconnect the keyboard and all other peripheral cables to the System Unit and reconnect all power cables.

2.6 Testing the System

Now that the TRANSFORMER is installed, you are ready to power up the system to check that the installation is OK. You may also need to make some adjustments to the monitor.

1. Turn on the monitor and power up the system.

2. Load DOS.

a. Using the test diskette you made earlier, load DOS from drive A. At this point, the normal system start up should occur. That is, the system memory check should proceed as normal. When that is completed, DOS loads and you should see the DOS system DATE prompt. Enter the date and, at the TIME prompt, enter the time. Alternatively, press ENTER twice until the system prompt A) appears.

b. If you were not able to make a test diskette earlier, you will have to use your master diskettes to get up and running. Don't forget to make back-up copies as soon as possible. If you are using a TTL monitor, start DOS as described above from any bootable DOS system disk. Then put your TRANSFORMER Tutor 3 disk
in drive A. If you have an analog monitor, start DOS from any bootable DOS system disk. When random color appears on the monitor screen, press ENTER twice. Then, put the TRANSFORMER Tutor 3 disk in drive A and type blindly LDLT and press ENTER.

3. Don't be disturbed if you can't read the prompts and the image on your screen is garbled or distorted. It is very common for monitors to require adjustments to the vertical and horizontal hold or height and width (vertical and horizontal sync) controls.

On some monitors, these can be adjusted by controls located on the outside of the monitor. On other monitors, the controls are located inside the monitor case. Locate these controls on your monitor and gradually adjust the controls until the system prompt is readable and displayed in the correct location on the screen.

If you have trouble locating the adjustment controls or adjusting the monitor, consult your monitor manual. Most monitor manuals contain details of where and how to adjust the monitor controls in order to display an undistorted image.

If you need to make adjustments inside the monitor case, be sure to turn off the monitor (and power down the system) before you remove the case. After you have removed the case, you can turn on the monitor and restart DOS. Be very careful when adjusting an unprotected monitor; there are very high voltages present.

4. When you are satisfied with the image displayed at the system prompt, start the TRANSFORMER test program INTRO3. This program allows you to quickly check the TRANSFORMER card functions, including those of the uPD7220 chip. At the system prompt, enter:

```
A>INTRO3
```

After INTRO3 is started, a series of four prompts are displayed on the monitor. You must answer these prompts to completely initialize the system. If you need to exit from INTRO3 at any time during the initialization procedure, you must type Ctrl-Alt-Del to reset the system. After you have initialized the system by answering the first four prompts, you can exit from INTRO3 by entering A from the main menu.

5. At the first prompt:

```
TTL or Analog?
```

```
------------

1) TTL
2) Analog
```

Enter the option, 1 or 2, which corresponds to your monitor type. If you enter any other value or type a number from numeric keypad or the function keys, the computer beeps and waits for an acceptable response. It is not necessary to press the enter or return key.
6. The next prompt requests the TRANSFORMER's I/O port base address.

   Enter I/O Port Base Address
   --------------------------------

Seven possible I/O port base addresses are shown. An arrow is displayed beside default factory setting 3D0. Enter 7 to select this address. If your board uses an alternate address, select the correct option.

7. INTRO3 next asks you for your monitor parameters. These parameters are used to synchronize operation of the TRANSFORMER and your monitor. This is the prompt:

   Graphics controller initialization
   ---------------------------------

1) Input parameters from terminal
2) Input parameters from file

Press 1, 2 or use Function Keys

The initialization parameters can be entered either from a file or from the keyboard.

Files containing parameter lists for most monitors used with the TRANSFORMER are supplied on your Tutor 3 disk. They were copied to the test disk during the software setup. The parameter files are supplied for a variety of monitors. Files are included for these non-interlaced displays:

<table>
<thead>
<tr>
<th>Display Type</th>
<th>At Resolution</th>
<th>Parameter File name</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEC 1401</td>
<td>640 x 400</td>
<td>640X400N.NEC</td>
</tr>
<tr>
<td>NEC 1410</td>
<td>640 x 400</td>
<td>640X400N.410</td>
</tr>
<tr>
<td>Gigatek 1331</td>
<td>640 x 400</td>
<td>640X400N.GIG</td>
</tr>
<tr>
<td>PGS SR-12</td>
<td>640 x 400</td>
<td>640X400N.PGS</td>
</tr>
<tr>
<td>Radio Shack</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tandy CM-1</td>
<td>640 x 400</td>
<td>640X400N.TAN</td>
</tr>
<tr>
<td>IBM Professional Graphics Display</td>
<td>640 x 400</td>
<td>640X400N.PRO</td>
</tr>
<tr>
<td>TAXAN 440</td>
<td>640 x 400</td>
<td>640X400N.TAX</td>
</tr>
<tr>
<td>Electrohome G09</td>
<td>640 x 400</td>
<td>640X400N.ELH</td>
</tr>
</tbody>
</table>
Parameter files are supplied for these monitors operating in interlaced mode:

<table>
<thead>
<tr>
<th>Display Type</th>
<th>At Resolution</th>
<th>Parameter File Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>IBM Color</td>
<td>640 x 400</td>
<td>640X400I.IBM</td>
</tr>
<tr>
<td>Graphics Display</td>
<td>640 x 400</td>
<td>640X400I.IBM</td>
</tr>
<tr>
<td>50Hz European Display</td>
<td>640 x 400</td>
<td>640X400I.EUR</td>
</tr>
<tr>
<td></td>
<td>640 x 480</td>
<td>640X480I.EUR</td>
</tr>
<tr>
<td>CS GENLOCK Option</td>
<td>640 x 400</td>
<td>640X400I.GEN</td>
</tr>
<tr>
<td></td>
<td>640 x 480</td>
<td>640X480I.GEN</td>
</tr>
<tr>
<td>Zenith ZVM136</td>
<td>640 x 400</td>
<td>640X400I.ZVM</td>
</tr>
<tr>
<td></td>
<td>640 x 480</td>
<td>640X480I.ZVM</td>
</tr>
</tbody>
</table>

If your monitor is one of those for which a parameter file is supplied, select option 2 for file input. At the prompt:

**Specify file name**

Enter the file name. Specify a 640 x 400 pixel resolution file for this test. After you enter the file name, INTRO3 reads the data from the file. If INTRO3 cannot find the file you entered, it displays the message *File Not Found* and again asks you to enter the file name. Be sure that the file you enter is on the current disk or specify the drive. INTRO3 will not proceed until you have entered an acceptable file name. If the file or parameters you specify are not correct for your monitor, the screen may display trash. Do not operate the monitor with incorrect parameters; the monitor could be damaged.

If a parameter file is not supplied for your monitor, you must enter each of the monitor parameters from the keyboard. Select option 1 and at each prompt enter the required information. These values must be entered:

1. Interlace mode
2. Active words per line (i.e. pitch)
3. Horizontal sync (hs)
4. Vertical sync (vs)
5. Horizontal front porch (hfp)
6. Horizontal back porch (hbp)
7. Vertical front porch (vfp)
8. Vertical back porch (vbp)
9. Active display lines (al)
10. Display area length (len)

As each prompt is displayed you must enter a value. From these values, INTRO3 calculates the horizontal and vertical resolutions. INTRO3 also asks you if you want to save these parameters in a file. If you answer yes, INTRO3 prompts you to enter the file name where the parameters are to be saved.
If you are unsure of the correct monitor initialization values to enter, Appendix B describes how these values are calculated and how they can be changed based on the monitor's specifications. Contact your dealer or Control Systems if you need additional assistance.

8. The last initialization prompt displayed by INTR03 allows you to configure the TRANSFORMER's display planes. For this test, at the prompt:

```
Enter number of planes [3,4,5]
```

Enter 5 which configures the TRANSFORMER so that five display planes are possible. In this mode, one plane of display memory is used by the MC6845 chip in text mode and four planes are reserved for use by the uPD7220 chip which displays the high resolution bit-mapped graphics.

9. As soon you enter the final initialization value, INTR03 initializes the system using these values. INTR03 then draws the Control Systems logo. This graphics screen is the first screen displayed during the test which uses and is controlled by the uPD7220 chip. If the logo is distorted or not properly synchronized, the monitor may need additional minor adjustment or the monitor initialization values you entered may not be correct for your system.

10. When the logo screen is completely drawn, a menu of possible functions appears in the upper half of the screen. This menu is overlaid on top of the graphics screen.

Enter C to clear the logo from the graphics screen. Then, select any of the menu options and enter the corresponding letter from the keyboard. INTR03 prompts you to enter any additional information it needs to complete the operation you chose. After you enter any necessary information, INTR03 performs the selected operation and the results appear on the screen. Enter A at any sub-menu to return to the previous menu level or to exit from INTR03.

Try several of the operations to be sure that your monitor is properly adjusted and that the cabling is correct. Be sure to check the color, especially if you are using an analog monitor. Analog RGB cables can be connected incorrectly.

11. When you are satisfied that your system is operating as expected, enter A to exit INTR03 and return to the system prompt.

2.7 What To Do If You Have a Problem?

Sometimes things go wrong. Although you've read through all of the instructions and followed them to the letter, your TRANSFORMER won't work right. Well, don't panic and don't give up yet. Read through this checklist of problems and possible solutions first. Be sure to turn off the power to all units before you remove or replace cabinets or boards.
PROBLEM: POSSIBLE SOLUTIONS:

No image at all after system power up:

- Be sure the monitor is plugged in and turned on.
- Check that the cables are correctly installed and that all the plugs are correctly seated.
- Be sure that the monitor contrast and brightness adjustments are correct.
- Verify that the jumper is correctly installed at J1.
- Check that System SWITCH 1 is properly configured and that it agrees with the jumper configuration of J1.
- Check that the TRANSFORMER is completely seated in the expansion slot.

System fan doesn’t work:

- The system power supply may be overloaded. Each TRANSFORMER board configured for TTL operation draws 3.2 amps. A TRANSFORMER configured for analog operation requires 3.5 amps. If your system power requirements are high, for instance if you are using more that one display adapter and a hard disk sub-system installed in a standard IBM PC, we suggest that you use an IBM PC XT compatible power supply and an external fan.

The IBM PC XT has a 135 watt power supply that allows 11.0 amps in the expansion slots. The IBM PC requires 4.0 amps with 7.0 amps remaining for expansion boards. The IBM PC power supply is rated for 63 watts only.

Screen rolls vertically or horizontally:

- Check that the vertical and horizontal (hold) adjustments on the monitor are correct.
- Verify that the TRANSFORMER’s sync type outputs and polarity are correct for your monitor. Compare the TRANSFORMER’s sync outputs (see the Setup sheet) with your monitor’s input signal requirements. Some monitors have switches inside the cabinet which allow you to select sync options. Be sure that these are set to agree with the video output of the TRANSFORMER.
Screen rolls vertically or horizontally (cont.):

The default sync output of the TRANSFORMER is compatible with the IBM monochrome display adapter's output. That is:

- Sync on Green
- External Composite Sync
- + Horizontal Sync
- - Vertical Sync

On the IBM color/graphics adapter, both horizontal and vertical sync are positive. If necessary, you can modify the TRANSFORMER to adjust the video output sync type and polarity to match your monitor's requirements. Chapter 7 explains how to make these modifications.

Trash on the screen at power up:

- Does the pixel clock installed in the TRANSFORMER match your monitor's scan rate.

- If you are using an analog monitor, did you run LDLT.COM? This file loads the color look-up into the TRANSFORMER's RAM. If the look-up table is not loaded, the RAM retains random values from system power up. It does no harm to run LDLT.COM even if you have a TTL or monochrome monitor.

Trash on the screen after initialization:

- The initialization parameters you entered, either from a file or from the keyboard, may have been incorrect for your monitor. Do not operate the monitor with incorrect parameters; the monitor could be damaged.

No image or out of sync image in text plane (IBM emulation):

- Are you using the monitor originally specified for use with the TRANSFORMER. Although it is possible to use a different monitor than originally specified, the values sent to the MC6845 chip by the TRANSFORMER's ROM will not be correct for your monitor. The graphics planes generated by the uPD7220 chip should still operate as expected.
PROBLEM: Unexpected colors:

- If you are using an analog monitor, check that the color outputs of the monitor cable are correctly connected to the monitor's video input connectors.

- If you are using a TTL monitor, be sure that the monitor cable is correctly wired for your monitor.

If you are still not able to pinpoint the problem, there may be a malfunction in your system or in the TRANSFORMER card itself. You may want to try reinstalling your original display adapter card if you have one. Then, consult your dealer or an experienced technician for additional suggestions.

End of Chapter 2
Chapter 4
TRANSFORMER I/O Port Selection and Addressing

The TRANSFORMER is designed for use as an integral part of the IBM PC family and closely compatible computers. Because the TRANSFORMER can be used as a replacement for both the IBM monochrome and color/graphics adapters or can be installed as the second display adapter in a system with an IBM monochrome or color/graphics adapter already installed, the basic I/O port addresses used by the TRANSFORMER are compatible with those of the IBM display adapters.

The initial I/O port address used by the system to talk to the TRANSFORMER is determined by the configuration of a jumper on the TRANSFORMER and by the monitor type setting of SWITCH 1 on the system board. After the system start up, the currently active I/O port address and the graphics display mode can be selected in software. In most cases, when the standard IBM compatible video I/O port addresses are used, selection of the I/O port address visibly affects only the MC6845 display plane.

4.1 TRANSFORMER I/O Port Address Selection

The operating mode of the TRANSFORMER board is determined by the system bus I/O port addresses used to configure the internal registers of the TRANSFORMER's MC6845 and uPD7220 chips. I/O port address selection is dependent on the TRANSFORMER's base address which is determined by board jumpering.

The base address used for system I/O is provided on the TRANSFORMER as a hardware selectable base address pair. The configuration of board jumper J1 selects the current active base address. This arrangement allows the TRANSFORMER to emulate both IBM monochrome and color/graphics adapters, depending on the configuration of J1.

The standard TRANSFORMER base addresses are the I/O ports 3B0 and 3D0. These addresses are the same as those used by IBM for their monochrome adapter (3B0) and color/graphics adapter (3D0). This address pair allows you to operate the TRANSFORMER immediately with no change to standard software packages configured for the IBM PC.

If required for special applications, alternative I/O base addresses are possible. However, you must physically modify the TRANSFORMER board if you wish to use one of the alternate base address pairs. This modification procedure is described in Chapter 7. If you use an alternate base address pair, you may also need to modify existing software which normally ignores the IBM ROM BIOS and talks directly to the IBM hardware (not an unusual situation).
4.2 Selecting an Active Base Address

From the base address pair, an active base address must be selected for system I/O. This address is determined by the position of a jumper across two pins of header J1. J1 is a four-pin single-row Berg type header located on the component side of the TRANSFORMER board. Figure 4.1 shows the general board location and configuration of J1. Look for J1 below the uPD7220 and MC6845 chips. You will notice that the four pins of J1 are not actually numbered on the TRANSFORMER; however, they are numbered here for clarity.

Because the jumper configuration determines the actual base address used for system I/O, a jumper block or wire should be installed across the appropriate pins of J1 before the TRANSFORMER is installed in your system.

There are three possible jumper configurations for J1 -- M for monochrome, C for color, or B for both. Assuming that the standard base address pair 3B0 and 3D0 are used:

- If the jumper is installed in position "M" across the two pins on the right (pins 3 and 4), the lower base address of the pair (3B0) is selected. The TRANSFORMER responds to the addresses defined for the monochrome adapter. Select this jumper position if the TRANSFORMER is used in system with another color/graphics board already installed.

- If the jumper is installed in position "C" across the two pins on the left (pins 1 and 2), the higher base address of the pair (3D0) is selected. The TRANSFORMER responds to addresses defined for the color/graphics adapter. Use this jumper position when a separate monochrome board is also installed in the system.

- If a jumper is installed in position "B" across the two middle pins (pins 2 and 3), either of the two possible base addresses (3B0 or 3D0) can be software selected. In this configuration, the TRANSFORMER can respond as either a color/graphics or monochrome adapter depending on the base address used by software to access the MC6845's Mode Register. This is the normal jumper setting.

You must jumper J1 before installing the TRANSFORMER if another display adapter card is also installed in the system. If you intend to operate your system with only the TRANSFORMER board installed, the jumper does not actually need to be installed at J1. Pins 2 and 3 of J1 are grounded and position "B" is really only a "storage" position.
4.3 System Board Address Settings

You must configure the system board to reflect the display adapter type(s) installed in your system when you install the TRANSFORMER. Switch settings on the system board indicate to the system software what type of display adapter is installed and the default display adapter operating mode at system start up.

On IBM PC and IBM XT system boards, set SWITCH 1 so that positions 5 and 6 are set to OFF if you have both an IBM monochrome display adapter and a TRANSFORMER installed in your system. If you have a TRANSFORMER in place of the IBM display adapter card, you can select any of the system board switch settings. Set both switch positions 5 and 6 to OFF if you want the system to start up in monochrome display mode. Set position 5 to ON and position 6 to OFF for 80 column color operation at every system start. If you want the TRANSFORMER to start in 40 column mode at boot time, set position 5 to OFF and position 6 to ON.

<table>
<thead>
<tr>
<th>Monitor Adapter Type</th>
<th>SW5</th>
<th>SW6</th>
</tr>
</thead>
<tbody>
<tr>
<td>MONOCHROME only or BOTH (or more than 1 adapter)</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>COLOR (in 80 x 25 mode)</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>COLOR (in 40 x 25 mode)</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

Figure 4.2 System SWITCH 1 Settings

Be sure to set the system switch to MONOCHROME or BOTH if you have a monochrome display adapter and a TRANSFORMER installed in the system, or the monochrome monitor may be damaged.

If you are installing your TRANSFORMER in an IBM PC AT or some other PC compatible system, these switch settings may not be correct. Check your system's technical reference for details regarding proper system board settings.

4.4 Software Selection of the Board Address and Graphics Display Mode

If the TRANSFORMER is configured to emulate either IBM display adapter or if you have another display adapter installed in your system, the system will always start up with the monitor mode selected by the setting of SWITCH 1. After start up, you can change the TRANSFORMER's display mode by using the
DOS MODE command or by running one of the display mode selection programs supplied on the TRANSFORMER Utilities diskette.

These files are supplied:

<table>
<thead>
<tr>
<th>Executable Files</th>
<th>Assembler Files</th>
<th>Board and Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>MONO.COM</td>
<td>MONO.ASM</td>
<td>Monochrome board - monochrome</td>
</tr>
<tr>
<td>80COLOR.COM</td>
<td>80COLOR.ASM</td>
<td>Color board - 80 x 25 color</td>
</tr>
<tr>
<td>40COLOR.COM</td>
<td>40COLOR.ASM</td>
<td>Color board - 40 x 25 color</td>
</tr>
<tr>
<td>80BLACK.COM</td>
<td>80BLACK.ASM</td>
<td>Color board - 80 x 25 B &amp; W</td>
</tr>
<tr>
<td>40BLACK.COM</td>
<td>40BLACK.ASM</td>
<td>Color board - 40 x 25 B &amp; W</td>
</tr>
<tr>
<td>32X20BW.COM</td>
<td>32X20BW.ASM</td>
<td>Color board - 320 x 200 B &amp; W</td>
</tr>
<tr>
<td>32X20CR.COM</td>
<td>32X20CR.ASM</td>
<td>Color board - 320 x 200 color</td>
</tr>
<tr>
<td>64X20BW.COM</td>
<td>64X20BW.ASM</td>
<td>Color board - 640 x 200 B &amp; W</td>
</tr>
</tbody>
</table>

These files contain all the code necessary to alter the "equipment flag" (a memory location whose value is set by the ROM BIOS at start up by reading SWITCH 1) and to change the ROM BIOS routines which control the graphics display modes. If the TRANSFORMER is the only board installed and J1 is jumpered to be selectable, running any of these programs after start up will select the alternate board address and/or graphics display mode. If you have a TRANSFORMER and another display adapter installed, you can use one of these programs to switch from one board to another without any other system changes. Note that if you are using the TRANSFORMER with a monochrome adapter, the system should be set to always come up in the monochrome.

The .COM files can be run immediately. At any time after start up, enter the command that corresponds to the display mode you want. For example if you set J1 and the System SWITCH 1 to BOTH, the display will come in monochrome mode. To change to 80 x 25 color mode, at the system prompt simply enter the command 80COLOR. The monitor is blanked and the system returns in the new mode. The .ASM files are included as examples of how to prepare your own programs to alter the equipment flag and change the graphics display modes.

End of Chapter 4
Chapter 5
I/O Port Address Registers: Functions, Bit Maps, and Programming

5.1 The TRANSFORMER I/O Ports

The TRANSFORMER's default I/O port addresses are completely compatible with those used by IBM on its display adapter cards. However, the TRANSFORMER uses several additional I/O ports not used by the IBM display adapters. Briefly, several I/O port addresses reserved by IBM but not normally used for addressing the IBM display adapter cards are used with the TRANSFORMER for control of the uPD7220 graphics controller. The TRANSFORMER also uses two additional ports to control the MC6845 through the TRANSFORMER's on board ROM.

The table below names and briefly describes the function of each I/O address assigned to the TRANSFORMER. The function of each register defined here is separately described in detail in the sections that follow.

### Table 5.1 TRANSFORMER I/O Port Addresses and Functions

<table>
<thead>
<tr>
<th>I/O PORT ADDRESS</th>
<th>REGISTER FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>defaults</td>
<td></td>
</tr>
<tr>
<td>MONO/COLOR</td>
<td></td>
</tr>
<tr>
<td>Base Address 3B0 3D0</td>
<td>uPD7220 Status/Parameter Registers</td>
</tr>
<tr>
<td>Base +1 3B1 3D1</td>
<td>uPD7220 Data/Command Registers</td>
</tr>
<tr>
<td>Base +2 3B2 3D2</td>
<td>uPD7220 LUT / Zoom Register</td>
</tr>
<tr>
<td>Base +3 3B3 3D3</td>
<td>Memory Configuration Register</td>
</tr>
<tr>
<td>Base +4 3B4 3D4</td>
<td>IBM Index Register</td>
</tr>
<tr>
<td>Base +5 3B5 3D5</td>
<td>IBM Data Register</td>
</tr>
<tr>
<td>Base +6 3B6 3D6</td>
<td>6845 Index Register</td>
</tr>
<tr>
<td>Base +7 3B7 3D7</td>
<td>6845 Data Register</td>
</tr>
<tr>
<td>Base +8 3B8 3D8</td>
<td>Mode Select Register</td>
</tr>
<tr>
<td>Base +9 3B9 3D9</td>
<td>Color Register</td>
</tr>
<tr>
<td>Base +10 3BA 3DA</td>
<td>Status Port</td>
</tr>
<tr>
<td>Base +11 3BB 3DB</td>
<td>Clear Light Pen</td>
</tr>
<tr>
<td>Base +12 3BC 3DC</td>
<td>Set Light Pen</td>
</tr>
<tr>
<td>Base +13 3BD 3DD</td>
<td>Not Used</td>
</tr>
<tr>
<td>Base +14 3BE 3DE</td>
<td>Not Used</td>
</tr>
<tr>
<td>Base +15 3BF 3DF</td>
<td>Not Used</td>
</tr>
</tbody>
</table>

The default I/O addresses shown in the table are based on the TRANSFORMER's default base address pair. If your TRANSFORMER has been configured to use some other base address pair, each I/O port address can be determined by substituting your board's base addresses for 3B0/3D0 and then adding one (+1) for each succeeding register.
In the default configuration, when the TRANSFORMER is set up to operate in monochrome mode (J1 pins 3 and 4 jumpered), the addresses in the MONO column are used for system I/O. If the TRANSFORMER is set up for color operation (J1 pins 1 and 2 jumpered), the addresses shown in the COLOR column are used. When the TRANSFORMER is set up to operate in BOTH mode (J1 pins 2 and 3 jumpered), the addresses shown in both columns are accessible through software control.

Under software control, the TRANSFORMER's mode of operation and system I/O addressing is determined by the specific address used to access the Mode Select Register. As explained in Chapter 4, you can use the IBM DOS MODE command, one of the mode selection commands included in the TRANSFORMER package, or prepare your own software for mode selection.

The function of each I/O port is described below. Each description includes the bit assignment for that address register and additional information which affects programming of that port.

Remember that the addresses noted in the table above and described in detail here assume that you are using the standard IBM PC compatible I/O port addresses. If your system uses another base address pair, the actual address registers used in your system are incremented from those base addresses. For example, the Configuration Register is normally accessed at I/O port base address + 3, that is at 3B3 and/or 3D3. If you are using the alternate base address pair at 2A0/2C0, the Configuration Register is then located at 2A3 or 2C3.

5.2 Programming the uPD7220 Graphics Display Controller

The NEC uPD7220 Graphics Display Controller (GDC) has a bi-directional interface to the system bus. Two addresses are assigned to the uPD7220 through which the uPD7220's status register and FIFO are accessed. Commands and parameters are written into the uPD7220 and the status register and FIFO are read based on the address selected. Commands are written to the uPD7220 in the form of a command byte followed by a series of parameter bytes, as necessary. The status register contains the 8 register flags which allow coordination of the uPD7220 with the monitor and the flow of data between the FIFO buffer and the system bus.

The LUT/Zoom register is used to control the hardware required for proper timing when the uPD7220 ZOOM command is used to zoom the display. While register does not actually talk to the uPD7220, its value must correspond to the zoom value of the uPD7220 for proper display magnification.
5.3 uPD7220 Status/Parameter Register (I/O Base Address -- '3B0' or '3D0')
and
uPD7220 Data/Command Register (I/O Base +1 -- '3B1' or '3D1')

The two ports which control both read and write access to the uPD7220's status registers and FIFO are defined below.

<table>
<thead>
<tr>
<th>TRANSFORMER 7220 READ MODE</th>
<th>WRITE MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O Port</td>
<td>Addr</td>
</tr>
<tr>
<td>---------</td>
<td>------</td>
</tr>
<tr>
<td>3B0 or 3D0</td>
<td>A0</td>
</tr>
<tr>
<td>0</td>
<td>Data Ready</td>
</tr>
<tr>
<td>1</td>
<td>FIFO Full</td>
</tr>
<tr>
<td>2</td>
<td>FIFO Empty</td>
</tr>
<tr>
<td>3</td>
<td>Drawing in Progress</td>
</tr>
<tr>
<td>4</td>
<td>DMA Execute</td>
</tr>
<tr>
<td>5</td>
<td>Vertical Sync</td>
</tr>
<tr>
<td>6</td>
<td>Horizontal Blanking</td>
</tr>
<tr>
<td>7</td>
<td>Light Pen Detect</td>
</tr>
</tbody>
</table>

| 3B1 or 3D1 | A1 | Read data from uPD7220 FIFO | Write command into FIFO |

The uPD7220's status register can be read at any time. All other read/write operations through these ports are determined by the state of the bit flags in the status register. The FIFO data register can be read, and commands and parameters are written into the GDC's FIFO using the same two ports, depending on the state of the status register flags. The FIFO read and command and parameter write functions of these two ports is described in Appendix C, which contains detailed programming information for the uPD7220.
5.4 uPD7220 LUT / Zoom Register (I/O Base +2 -- '3B2' or '3D2')

The color look-up table and zoom control or LUT/Zoom I/O port is a write-only port used for two separate functions. This port, along with the Mode Register port and the Color Register port, is used to program the look-up table located in the output DAC. This port also controls a hardware circuit which, when used in conjunction with the uPD7220 commands, allows the uPD7220 to be zoomed.

5.4.1 uPD7220 Color Look-Up Table (LUT) Function

The digital-to-analog (DAC) converter used in the TRANSFORMER has a 16 word by 4 bit look-up table for each of the three analog outputs. During normal system display operation, the four bits of information received from the display memory are used as an index of addresses in the look-up table. These addresses call up previously loaded data which is passed on to the digital-to-analog converters.

To enable loading the DAC look-up tables, the Mode Register I/O port is first loaded with the value 40 hex or the binary value of 01x000xx (where x indicates a doesn't care condition). This allows the lower four bits of the color register to pass directly to the look-up table address inputs.

While the look-up table is being loaded, the LUT/Zoom bits are defined as shown here:

```
+-----+-----+-----+-----+-----+-----+-----+
| MSB |    |    |    |    |    | LSB |
| 7   | 6   | 5   | 4   | 3   | 2   | 1   |
```

[Diagram of LUT/Zoom bit definitions]

Look-up table data
Look-up table data
Look-up table data
Look-up table data
0 = enable blue
0 = enable green
0 = enable red
1 = write data

The upper four bits of the LUT/Zoom I/O port are control lines. The lower four bits are data lines.

Bit 7 must be low while the color register and the look-up tables are loaded. Only one of the enable bits (bits 4, 5 and 6) should be low to enable one of the look-up tables to be loaded at a time.

After a byte of the color look-up table data has been written to the LUT/Zoom, the port must be rewritten with the same data except that bit 7

5-4
must be high. The LUT/Zoom port must then be written again with bit 7 low. This procedure produces a write pulse to the look-up tables while keeping all other data constant. This same procedure must be repeated for all 48 data locations (16 locations in each of three look-up tables).

After the look-up tables have been loaded, the top four bits in the LUT/Zoom port should be set low (0). This enables the normal reading action of all three look-up tables. The lower four bits are no longer used by the look-up tables and they can be programmed as needed for the zoom function. The Mode Register and Color Register should also be reloaded with their correct values at this time.

Note that this procedure is not required if the TRANSFORMER is operated in TTL mode, which does not use the DAC look-up tables.

5.4.2 uPD7220 Hardware Zoom Function

The uPD7220 can display on the monitor a zoomed image of the information contained in its portion of display memory. The display zoom or magnification is implemented by pixel replication. Because the uPD7220 uses two additional clock cycles for each increase in zoom magnification, the TRANSFORMER video timing hardware must be controlled to slow the output of pixels to the monitor to match the zoom factor used by the uPD7220. The LUT/Zoom port controls this hardware.

The uPD7220 uses four bits of its Zoom command byte to control the display zoom factor. A zoom factor of zero (0) specifies no zoom. Fifteen (15) specifies the maximum zoom factor. The complement of uPD7220 display zoom value must be loaded into the lower four bits of the LUT/Zoom port. This means that if the GDC display zoom factor is set to zero (no zoom), the LUT/Zoom register must be set to '0F'. Be sure that only the lower four bits are set and the upper four bits remain low. If any value is sent to the upper four bits, the color look-up table is enabled and the value of the lower four bits is passed to the DAC.

Except at those times when the look-up table is being loaded, the Zoom register bits are defined as follows:

<table>
<thead>
<tr>
<th>LUT/ZOOM Register</th>
<th>GDC Display Zoom Factor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MSB</strong></td>
<td><strong>LSB</strong></td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 1 1 1 1</td>
<td>when GDC zoom = 0</td>
</tr>
<tr>
<td>0 0 0 0 1 1 1 0</td>
<td>when GDC zoom = 1</td>
</tr>
<tr>
<td>0 0 0 0 1 1 0 1</td>
<td>when GDC zoom = 2</td>
</tr>
<tr>
<td>0 0 0 0 1 1 0 0</td>
<td>when GDC zoom = 3 ... to</td>
</tr>
<tr>
<td>0 0 0 0 0 0 0 0</td>
<td>when GDC zoom = 15</td>
</tr>
</tbody>
</table>
5.5 Memory Configuration Register (I/O Base +3 -- '3B3' or '3D3')

The Memory Configuration Register is a write-only register used to control the TRANSFORMER's display memory organization and operation.

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 0 - 3 - Write planes:
- write plane 0 - blue
- write plane 1 - green
- write plane 2 - red
- write plane 3 - intensity

Bits 4 & 5 - Read Planes:
- read plane 0 - blue
- read plane 1 - green
- read plane 2 - red
- read plane 3 - intensity

Bits 6 & 7 - Define memory:
- for 5 planes
- for 4 planes
- for 3 planes
- not defined

Bits 0 to 3 define which the uPD7220 display planes can be written. Bits 4 and 5 define which uPD7220 display planes can be read by the system. Bits 6 and 7 define the configuration of uPD7220 display memory. The color definition of each plane is meaningful in TTL mode only. In analog versions of the TRANSFORMER, the display color of each plane is defined by the color look-up table values loaded into the DAC.

Bits 0 through 3 of this register are used to define which uPD7220 display memory planes will be written. If more than one bit is set high, both the system and the uPD7220 can write to multiple display planes. This allows any color to be written with a single memory access. These bits are used by both the system and the uPD7220 to determine which display plane to write.

Bits 4 and 5 of the Configuration register define which memory plane will be read by the system. This separate plane read definition is necessary because multiple plane reads are not possible. You should also note that no planes can be read if all four write bits are set to zero.

This plane read bit configuration allows multiple TRANSFORMER cards to be installed with all uPD7220 planes located at location A0000. The read bits are used to define the system accesses to the display memory only. The uPD7220 uses its address bits A16 and A17 to read the display memory planes. The uPD7220 chip, where A16 is the LSB and A17 is the MSB, defines which memory plane to read using the same logical bit values as bits 4 and 5 of this register.
The TRANSFORMER has 160K bytes of display memory. This physical memory is used to store both uPD7220 and MC6845 data. The size and location of the logical memory is controlled by the top two bits of the Configuration Register. The table below shows how the memory mapping is affected by the value of bits 6 and 7.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Display Resolution</th>
<th>7220 Plane Configuration No.</th>
<th>Memory Shared By MC6845 At B0000 or B8000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>640 x 400</td>
<td>4 32K A0000 - A7FFF</td>
<td>separate 32k memory plane</td>
</tr>
<tr>
<td>0 1</td>
<td>640 x 480</td>
<td>4 40K A0000 - A5FFF</td>
<td>shares 32K with plane 0</td>
</tr>
<tr>
<td>1 0</td>
<td>640 x 480</td>
<td>3 48K A4000 - AFFFF</td>
<td>shares 16K with plane 0</td>
</tr>
</tbody>
</table>

The MC6845 can access up to 32K bytes of the TRANSFORMER's total display memory. The uPD7220 can use the entire 160K bytes of memory.

The five plane configuration evenly allocates memory for each of five display planes -- four planes of 32Kbytes each are allocated for the uPD7220, leaving 32Kbytes of memory free for the MC6845 plane.

In three and four plane memory configurations, the MC6845 and the uPD7220 must actually share physical memory even though the logical memory address is different. This means that writing into the MC6845 memory buffer may modify the data in the uPD7220 display memory. The four plane configuration allocates 40Kbytes of memory for each of the four uPD7220 display planes. This enables the uPD7220 to be operated at a higher resolution; but, this configuration should not be used when the MC6845 is active because the data written into shared memory locations (the first 32K of plane 0) overwrites and destroys data already present at that address.

To enable the uPD7220 to display at 640 x 480 pixel resolution with a MC6845 display overlay, the three plane configuration moves the start location of the uPD7220 memory away from the normal memory buffer start address of A0000 to A4000. This mode also physically disables plane 3, the uPD7220 intensity plane, which limits the uPD7220 graphics display to a total of eight colors at any one time. The uPD7220 and MC6845 also share 16Kbytes of memory in this mode. However, because the IBM normally only knows about and uses the first 16Kbytes of memory in its display memory buffers, memory sharing in this configuration normally presents no problems. However, if the MC6845 is operated in the 640 x 400 color/graphics mode, the display memory accessed at B8000 will overwrite the uPD7220 graphics.
5.6 Talking to the MC6845 CRT Controller

IBM assigns two ports for access to the MC6845 CRT controller's internal registers -- the Index Register at 3B4 or 3D4 and the Data Register at 3B5 or 3D5. The TRANSFORMER assigns four I/O ports to this function. Two of the ports -- the IBM Index Register (Base +4) and the IBM Data Register (Base +5) -- are the two ports which IBM normally uses to control the MC6845. When these ports are used, the TRANSFORMER's on-board ROM intercepts and modifies the data before it is sent to the MC6845, allowing the IBM-compatible data to be correctly interpreted by the hardware for high resolution display. The other two ports -- the 6845 Index Register (Base +6) and the 6845 Data Register (Base +7) -- allow direct access from the system bus to the MC6845.

Software written for the IBM PC which talks to an IBM display adapter through the BIOS uses the I/O ports at Base +4 and Base +5. Whenever the TRANSFORMER is used with such software, the values sent to the TRANSFORMER hardware are intercepted, and the values contained in the on-board ROM are substituted and passed on to the MC6845. If the software is not "well behaved" and talks directly to the hardware through another I/O port, the information contained in the TRANSFORMER's ROM is not passed to the IBM Data Register. The display operating modes are, as a result, incorrectly defined. The correct values can also be sent directly to the MC6845 data registers through the second set of I/O ports at Base +6 and Base +7. These ports are also useful if you want to initialize the TRANSFORMER using display values which are different from those contained in the TRANSFORMER's ROM.

The following table defines the MC6845 data registers and the values that are normally loaded into those registers as well as the values substituted by the TRANSFORMER's ROM. The ROM values shown here are those contained in the ROM firmware used with standard non-interlaced monitors such as the Gigatek 1331 and the Princeton Graphics SR-12. Remember that the values resident in the ROM firmware are dependent on the type of monitor you specified. The MC6845 register initialization values for your monitor type may not be the same as those shown in the table below.
### Table 5.3 Summary of Standard IBM and TRANSFORMER MC6845 Register Values

<table>
<thead>
<tr>
<th>Addr Number &amp; Type</th>
<th>Units</th>
<th>R/W</th>
<th>Mono IBM ROM</th>
<th>Alpha IBM ROM</th>
<th>40 x 25 Alpha IBM ROM</th>
<th>80 x 25 Alpha IBM ROM</th>
<th>Graphics IBM ROM</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 R0 Horizontal Total</td>
<td>Char</td>
<td>W</td>
<td>61 67</td>
<td>38 33</td>
<td>71 67</td>
<td>38 33</td>
<td></td>
</tr>
<tr>
<td>01 R1 Horizontal Displayed</td>
<td>Char</td>
<td>W</td>
<td>50 50</td>
<td>28 28</td>
<td>50 50</td>
<td>28 28</td>
<td></td>
</tr>
<tr>
<td>02 R2 Horizontal Sync Position</td>
<td>Char</td>
<td>W</td>
<td>52 56</td>
<td>2D 2B</td>
<td>5A 56</td>
<td>2D 2B</td>
<td></td>
</tr>
<tr>
<td>03 R3 Horizontal Sync Width</td>
<td>Char</td>
<td>W</td>
<td>0F 06</td>
<td>0A 06</td>
<td>0A 06</td>
<td>0A 06</td>
<td></td>
</tr>
<tr>
<td>04 R4 Vertical Total</td>
<td>Char</td>
<td>W</td>
<td>19 1F</td>
<td>1F 1F</td>
<td>1F 1F</td>
<td>7F 7F</td>
<td></td>
</tr>
<tr>
<td>05 R5 Vertical Total Adjust Row</td>
<td>Scan</td>
<td>W</td>
<td>06 09</td>
<td>06 09</td>
<td>06 09</td>
<td>06 09</td>
<td></td>
</tr>
<tr>
<td>06 R6 Vertical Displayed Row</td>
<td>Char</td>
<td>W</td>
<td>19 19</td>
<td>19 19</td>
<td>19 19</td>
<td>64 64</td>
<td></td>
</tr>
<tr>
<td>07 R7 Vertical Sync Position Row</td>
<td>Char</td>
<td>W</td>
<td>19 1C</td>
<td>1C 1C</td>
<td>1C 1C</td>
<td>70 70</td>
<td></td>
</tr>
<tr>
<td>08 R8 Interlace Mode</td>
<td>See notes</td>
<td>02 02</td>
<td>02 02</td>
<td>02 02</td>
<td>02 02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>09 R9 Maximum Scan Line Address</td>
<td>Scan</td>
<td>W</td>
<td>0D 0F</td>
<td>07 0F</td>
<td>07 0F</td>
<td>01 03</td>
<td></td>
</tr>
<tr>
<td>0A R10 Cursor Start Line</td>
<td>Scan</td>
<td>W</td>
<td>00 06</td>
<td>06 0C</td>
<td>06 0C</td>
<td>06 0C</td>
<td></td>
</tr>
<tr>
<td>0B R11 Cursor End Line</td>
<td>Scan</td>
<td>W</td>
<td>0C 0E</td>
<td>07 0E</td>
<td>07 0E</td>
<td>07 0E</td>
<td></td>
</tr>
<tr>
<td>0C R12 Start Address (High)</td>
<td>----</td>
<td>W</td>
<td>00 --</td>
<td>00 --</td>
<td>00 --</td>
<td>00 --</td>
<td></td>
</tr>
<tr>
<td>0D R13 Start Address (Low)</td>
<td>----</td>
<td>W</td>
<td>00 --</td>
<td>00 --</td>
<td>00 --</td>
<td>00 --</td>
<td></td>
</tr>
<tr>
<td>0E R14 Cursor Address (High)</td>
<td>----</td>
<td>R/W</td>
<td>00 --</td>
<td>-- --</td>
<td>-- --</td>
<td>-- --</td>
<td></td>
</tr>
<tr>
<td>0F R15 Cursor Address (Low)</td>
<td>----</td>
<td>R/W</td>
<td>00 --</td>
<td>-- --</td>
<td>-- --</td>
<td>-- --</td>
<td></td>
</tr>
<tr>
<td>10 R16 Light Pen (High)</td>
<td>----</td>
<td>R</td>
<td>Rsvd --</td>
<td>-- --</td>
<td>-- --</td>
<td>-- --</td>
<td></td>
</tr>
<tr>
<td>11 R17 Light Pen (Low)</td>
<td>----</td>
<td>R</td>
<td>Rsvd --</td>
<td>-- --</td>
<td>-- --</td>
<td>-- --</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. All register values are shown in hexadecimal notation. The TRANSFORMER does not intercept or change values sent to registers R12 through R17.

2. The MC6845 supports non-interlaced (where R8 value = 0 or 2), interlace sync (value = 1), and interlaced sync and video (value = 3) modes of operation. IBM display adapters supports only non-interlaced monitors and IBM always specifies that mode with the value of 2 at R8. The TRANSFORMER firmware also uses that value when operating in non-interlaced mode for IBM compatibility. The TRANSFORMER also supports use of monitors operating in interlaced mode using the MC6845 interlace sync and video mode. In this mode, the value of R8 is 3.
5.7 IBM Index Register (I/O Base +4 -- '3B4' or '3D4')

The IBM Index Register port accesses the address register of the MC6845. This write-only register is used as pointer to direct the transfer of data to and from the correct data register. As with IBM display adapter cards, the five least significant bits of the I/O bus are loaded from the system into this register with the necessary pointer to the required register.

When a value is detected in this register, the TRANSFORMER ROM intercepts the pointer value and the IBM Data Register value. The ROM firmware then compares these values to the ROM register values. If the register pointed to is one with which the ROM is concerned and if the value of the data sent from the system bus is different from the value of that register contained in the ROM value table, then the value sent from the system is discarded and the data value contained in the ROM is loaded into the IBM Data Register.

5.8 IBM Data Register (I/O Base +5 -- '3B5' or '3D5')

The IBM Data Register is the I/O port which the IBM normally uses to load data into the MC6845. The TRANSFORMER modifies the data sent to the MC6845 from this port. The values loaded in this register are determined by the values contained in the TRANSFORMER's ROM. Each ROM contains a table of register values in firmware which is calculated for operation with a specific display monitor. If the installed ROM isn't configured for the current display monitor, these values will be incorrect.

5.9 6845 Index Register (I/O Base +6 -- '3B6' or '3D6')

The 6845 Index Register directly accesses the MC6845 address register. This write-only register is a pointer which is used to direct the transfer of data to the correct MC6845 register. Use this port to send data directly to the MC6845's address register without going through the TRANSFORMER's interceptor ROM.

5.10 6845 Data Register (I/O Base +7 -- '3B7' or '3D7')

The 6845 Data Register is a write-only I/O port which accesses the MC6845 register pointed to by the 6845 Index Register. The value to be sent directly to the MC6845 register pointed to by the 6845 Index Register is loaded into this port. This value is transferred to the MC6845 register without intervention of the TRANSFORMER ROM.

5.11 Mode Select Register (I/O Base +3 -- '3B8' or '3D8')

The Mode Select Register is an 8-bit write-only register used to control the video output of the TRANSFORMER. While the TRANSFORMER uses the same basic bit definition as IBM display adapters to maintain compatibility with software written for the IBM adapters, the TRANSFORMER also uses the top two bits to define the uPD7220 operating mode.
When the jumper at J1 is installed in the "BOTH" position, the operating mode of the TRANSFORMER is defined by accesses to the Mode Select Register. If the Mode Select Register is accessed at '3B8', the TRANSFORMER emulates the IBM monochrome adapter where the MC6845 responds only to IBM monochrome compatible mode selections. Accessing the Mode Select Register at '3D8' causes the TRANSFORMER to emulate the IBM color/graphics adapter, permitting selection of only those modes which are compatible with the IBM color/graphics adapter.

This following diagram shows the bit definitions of the Mode Select port:

```
MSB
7 6 5 4 3 2 1 0
```

- **Bit 0**: 0 = low resolution text 40x25
  1 = high resolution text 80x25
- **Bit 1**: 0 = alphanumeric (text) mode
  1 = graphics mode
- **Bit 2**: 0 = color mode if bit 7 = 0
  1 = b & w mode if bit 7 = 0
  0 = 6845 (color) in foreground if bit 7 = 1
  1 = 6845 (color) in background if bit 7 = 1
- **Bit 3**: 0 = disable MC6845 video
  1 = enable MC6845 video
- **Bit 4**: 0 = 320 pixels horizontal graphics
  1 = enable 640 pixels horizontal for high resolution graphics
- **Bit 5**: 0 = no blink/16 color background
  1 = alphanumeric blink enable/8 color background
- **Bit 6**: 0 = load LUT if bit 7 = 0
  0 = overlay if bit 7 = 1
  1 = 6845 only if bit 7 = 0
  1 = window if bit 7 = 1
- **Bit 7**: 0 = disable uPD7220
  1 = enable uPD7220
The following table is a summary of the video output modes defined for the TRANSFORMER.

<table>
<thead>
<tr>
<th>Adapter</th>
<th>Emulation</th>
<th>Mode Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>1. x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Either</td>
<td>Either</td>
<td>Either</td>
</tr>
<tr>
<td>0 x 0 x 1 x x 1</td>
<td>1 x 0 0 1 0 0 1</td>
<td>1 x 0 0 1 0 1 0 1</td>
</tr>
<tr>
<td>Either</td>
<td>Either</td>
<td>Either</td>
</tr>
<tr>
<td>0 1 x 0 0 0 0 y</td>
<td>1 0 x 0 0 0 0 y</td>
<td>(2)</td>
</tr>
<tr>
<td>Either</td>
<td>Either</td>
<td>Either</td>
</tr>
<tr>
<td>0 0 x 0 1 x x 1</td>
<td>1 x 0 0 1 0 0 1</td>
<td>1 x 0 0 1 0 1 0 1</td>
</tr>
<tr>
<td>Either</td>
<td>Either</td>
<td>Either</td>
</tr>
<tr>
<td>0 1 x 0 0 0 0 y</td>
<td>1 0 x 0 0 0 0 y</td>
<td>(2)</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>6845 blink enable</td>
</tr>
</tbody>
</table>

IBM Adapter: 7 6 5 4 3 2 1 0

Notes:

1. x = doesn't care or not defined
   y = determined by preceding and following modes

2. Bits 0 and 1 should be the same as the preceding and following modes initialized. If the value of these bits is changed, a sync procedure must be executed.
3. If bits 0 and 1 are changed from their previous values, a sync procedure must be executed.

4. A window is defined whenever a pixel with the color index value of 7 or unintensified white is written to the uPD7220 display memory. At color index 7, the bit values corresponding to planes 0, 1, 2 have a value of 1 and plane 3 is equal to 0. Wherever a pixel of color index 7 is encountered, the TRANSFORMER hardware turns on the MC6845 output. Note that the window must be defined in uPD7220 memory to enable display of the MC6845 plane. The MC6845 plane is not displayed where no window is defined, although the contents of the MC6845 memory buffer are undisturbed. When the MC6845 plane is displayed in a window, the background is retained.

5. In overlay modes, only the contents of the MC6845 foreground is displayed; the MC6845 background is suppressed. The contents of the uPD7220 display planes are output to the monitor instead of the MC6845 background color. In effect, whatever is written to the uPD7220 display planes becomes the MC6845 background.

Whenever the uPD7220 is enabled (bit 7 = 1), the MC6845 color select function is enabled by the TRANSFORMER hardware. The value of bit 2 then determines which overlay mode is used. If bit 7 equals 1 and bit 2 equals 0, the MC6845 foreground is displayed in foreground. If both bit 7 and bit 2 equal 1, the MC6845 foreground is displayed in background.

5.12 Color Select Register (I/O Base +9 -- '389' or '3D9')

The Color Select Register is an 8-bit write-only register. The first 6 bits are used to determine the color of certain aspects of the MC6845 plane image. Its actual color control function varies with the video output mode specified. This high order bit is used to synchronize the MC6845 and uPD7220 chips.

In general, this register functions like the IBM color/graphics adapter Color-Select Register when the TRANSFORMER is operated in IBM compatible modes.
The following diagram describes the function of each bit in this register.

Bits 0 through 3 of this register control the 320 x 200 graphics mode background, and 640 x 200 or 640 x 400 graphics mode foreground color selection. Because the TRANSFORMER does not display a border in the text modes, these bits have no effect on the colors displayed by the MC6845 when it is operated in color alphanumeric modes. However bits 0 through 3 can be used to determine the color of displayed text when monochrome mode is selected. The TRANSFORMER hardware sets the value of 1010 to produce a default character color of intensified green. Use these bits to change the text display color. The four low order bits also supply the color index address to the DAC look-up table, but only when that device is being programmed.

Bit 4 selects the intensity of the displayed foreground colors of the 320 x 200 graphics mode. If bit 4 is low (0), the foreground palette selected by bit 5 is not displayed in high intensity. If bit 4 is high (1), then the selected palette is intensified.
Bit 5 selects which of the two foreground palettes possible in 320 x 200 graphics mode is used. The palette selection is determined by the polarity of the MC6845 blue plane. If bit 5 is set to 0, there is no blue plane. If bit 5 is set to 1, the blue plane is always present. The red and green elements of the medium resolution color palettes are selected by the high and low order bits of the 320 x 200 pixel. If both bits are 0, the background color selected by bits 0 to 3 are displayed. When the blue plane is disabled (bit 5 = 0), this palette of colors is possible in 320 x 200 graphics mode:

<table>
<thead>
<tr>
<th>C1 (red)</th>
<th>C0 (green)</th>
<th>Color Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Background defined by bits 0 to 3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Green</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Red</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Brown (or dark yellow)</td>
</tr>
</tbody>
</table>

When the blue plane is enabled (bit 5 = 1), this is the 320 x 200 palette:

<table>
<thead>
<tr>
<th>C1 (red)</th>
<th>C0 (green)</th>
<th>Color Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Background defined by bits 0 to 3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Cyan</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Magenta</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>White</td>
</tr>
</tbody>
</table>

Bit 7 is used to synchronize the uPD7220 and MC6845 chips so that video output of each is directly overlaid. For synchronous operation, first initialize both graphic controllers so their horizontal and vertical sync rates are identical. Then, bit 7 must be set high (1) through one blanking interval and then set low (0) at the end of blanking before the next uPD7220 vertical sync.

To determine the correct interval in software, first set bit 7 to 1. Then, at the end of the uPD7220 vertical sync pulse wait for a period of about 100 horizontal blanking pulses. Then set bit 7 to 0 before the next uPD7220 vertical sync occurs. The uPD7220 vertical sync and horizontal blanking pulse status can be determined by reading the value of uPD7220 status register bits 5 and 6 respectively. This delay ensures that the MC6845 is started at the end of the blanking interval and before the next uPD7220 vertical sync. Setting the sync bit 7 to 0 permanently enables the MC6845. If bit 7 is left high, the MC6845 display is permanently turned off.

Bit 6 of this register is not used.
5.13 Status Port (I/O Base +10 -- '3BA' or '3DA')

The Status Port is an 8-bit read-only register which can be used by any program to determine the state of certain TRANSFORMER hardware parameters. The following table defines the bit functions of this port.

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>0</td>
<td>7</td>
</tr>
</tbody>
</table>

- 0 = Mono - video display or vertical retrace
- 0 = Color - video display
- 1 = Mono - horizontal retrace
- 1 = Color - horizontal or vertical retrace
- 0 = no light pen read possible
- 1 = light pen read strobe latch on
- 0 = light pen switch off
- 1 = light pen switch on
- 0 = Mono - no video display
- 0 = Color - video display or horizontal retrace
- 1 = Mono - video display
- 1 = Color - vertical sync
- Pixel count at pen strobe

The functions of bits 0 and 3 duplicate the functions of the IBM status port bits 0 and 3. The definitions of these bits are dependent on the TRANSFORMER'S operating mode, whether color or monochrome.

Bits 1 and 2 reflect the current light pen status. These bits are meaningful in both monochrome and color/graphics modes of operation. Although the TRANSFORMER supports use of a light pen in monochrome mode, light pens function only with standard persistence monitors such as the IBM color monitor.

When bit 1 is high, you can read the light pen location from the MC6845 registers R10 and R11. This bit is set to 1 when a trigger pulse is detected by the light pen. The bit is set low (0) whenever a system reset occurs or a command to clear the light pen is sent to the Clear Light Pen port at I/O base address +10 (3BB or 3DB). Bit 2 is set high when the light pen switch is open and low when the light pen switch is closed. Note that this bit is not latched and the switch must be polled for continuous update.
Control Systems TRANSFORMER User’s Guide 5 I/O Address Registers

Bits 4 through 7 of this port are used to define a pixel count when the light pen strobe occurs. Both the MC6845 and the uPD7220 only define a light pen strobe to the work level. These four bits are read from a four bit counter which counts the pixels as they are displayed by the TRANSFORMER.

5.14 Clear Light Pen (I/O Base +11 -- '3BB' or '3DB')

Any access to this I/O port (either read or write) clears the light pen latch and forces bit 1 of the Status Port to 0.

5.15 Set Light Pen (I/O Base +12 -- '3BC' or '3DC')

Any access to this I/O port (either read or write) sets the light pen latch high, forcing bit 1 of the Status Port to 1. This register can be used in diagnostic routines to simulate the action of an actual light pen.

Note that on the IBM Monochrome display adapter, this port is used as the parallel printer data port. If you are using a parallel printer, access to this port simply strobes the light pen latch.

5.16 Printer Status Port (I/O Base +13 -- '3BD' or '3DD')

and Printer Control Port (I/) Base +14 -- '3BE' or '3DE')

and I/O Port Base +15 -- '3BF' or '3DF'

These ports are not used on the TRANSFORMER.

End of Chapter 5
Chapter 7
Modifying TRANSFORMER Default Outputs

The default output configuration of the TRANSFORMER is predetermined in the board layout and wiring. With some simple board modifications, you can adjust these standard outputs for compatible operation with a variety of different monitors. You can also modify the board to change the TRANSFORMER’s I/O port base addresses. The following outputs can be modified:

- Sync on Green (default = ON)
- Composite Sync Polarity (default = NEGATIVE)
- Composite Sync (default = INTERNAL, EXTERNAL for Genlock Option)
- Composite Blanking (default = INTERNAL, EXTERNAL for Genlock Option)
- Horizontal Sync Polarity (default = POSITIVE)
- Vertical Sync Polarity (default = NEGATIVE)
- Color Output (default = TTL)
- Base I/O Address (default = 3B0/3D0 = IBM I/O port base address)

All modifications are made on the back or solder side of the TRANSFORMER card. No modifications are required on the component side. When you look at the back of the card, the modification locations are all in a vertical row on the left side of the card above the 62-position I/O connector. Each output modification location is identified on the back of the board by an upper-case letter and a box outlining the traces and feedthroughs affected.

Generally, a modification is made by cutting the etched trace between two of the numbered feedthrough points. A jumper wire is then installed between one of the original numbered points and the alternate feedthrough point.

**NOTE:** It is possible to damage the board in making these modifications. If you have never made this kind of hardware modification, use extreme care when making these changes. Or, ask someone who is experienced to make the changes for you.

Figure 7.1 reproduces the layout of the back or solder side of the TRANSFORMER board where the output modifications are made. Notice that there are nine boxes lettered A through G. Each lettered box corresponds to one of the outputs that can be modified. There are two D boxes -- more about that later. To change one of the default outputs, find the letter that corresponds to that output in the table below. In each case, the output signal is named first and the relevant board location is identified. The table lists the possible signal states and then describes any modifications which may be necessary.
Figure 7.1 TRANSFORMER Board -- Back or Solder Side
## How to Make the Modifications

<table>
<thead>
<tr>
<th>Output To Modify</th>
<th>Board Location</th>
<th>Signal State</th>
<th>Modification Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Sync On Green</strong></td>
<td>A</td>
<td>ON</td>
<td>DEFAULT</td>
</tr>
</tbody>
</table>
|                  |                | OFF          | 1. Cut trace between 1 and 2  
|                  |                |              | 2. Install jumper between 2 and 3 |
| **Composite Sync** | B              | Internal     | DEFAULT                  |
|                  |                | External     | 1. Cut trace between 1 and 2  
|                  |                |              | 2. Install jumper between 2 and 3 |
| **Composite Blanking** | C              | Internal     | DEFAULT                  |
|                  |                | External     | 1. Cut trace between 1 and 2  
|                  |                |              | 2. Install jumper between 2 and 3 |
| **Color Output** | D              | TTL          | DEFAULT                  |
|                  |                | Analog       | 1. Cut traces between the D box on the right (the one with only 3 feedthroughs) and the 9-pin D-Sub connector pins 3, 4 and 5.  
|                  |                |              | 2. Within the D box on the left, install a jumper between each point on the right side of the box (labelled R, G, and B) and the parallel point on the left side of the box. |
| **I/O Port Base Address** | E              | 3B0/3D0      | DEFAULT                  |
|                  |                |              | 1. Cut the appropriate traces between the right row (numbered) and the middle row (+) of feedthroughs in box E.  
|                  |                |              | 2. At locations where traces cut, install a jumper between the feedthrough at the right and the parallel feedthrough at the left side of box E (in the row marked -). |

**Change for Alternate Address**

- Each feedthrough in the numbered row of four feedthroughs on the right side of E is connected with a board trace to the parallel feedthrough in the middle row (the row marked +).
I/O Port Base Address (cont.)

A total of sixteen (16) pairs of alternate I/O port base addresses are possible. The table below shows each possible alternative pair and lists which jumper positions to modify to select that pair.

<table>
<thead>
<tr>
<th>Address Pair</th>
<th>Jumper Modified</th>
<th>Resulting Connections</th>
</tr>
</thead>
<tbody>
<tr>
<td>MONO/Color</td>
<td>(Change to -)</td>
<td>1 2 3 4</td>
</tr>
<tr>
<td>020 / 040</td>
<td>1, 2, 3, 4</td>
<td>- - - -</td>
</tr>
<tr>
<td>030 / 050</td>
<td>2, 3, 4</td>
<td>+ - - -</td>
</tr>
<tr>
<td>0A0 / 0C0</td>
<td>1, 3, 4</td>
<td>- + - -</td>
</tr>
<tr>
<td>080 / 0D0</td>
<td>3, 4</td>
<td>+ + - -</td>
</tr>
<tr>
<td>120 / 140</td>
<td>1, 2, 4</td>
<td>- - + +</td>
</tr>
<tr>
<td>130 / 150</td>
<td>2, 4</td>
<td>+ - +</td>
</tr>
<tr>
<td>1A0 / 1C0</td>
<td>1, 4</td>
<td>- + + +</td>
</tr>
<tr>
<td>180 / 1D0</td>
<td>4</td>
<td>+ + + +</td>
</tr>
<tr>
<td>220 / 240</td>
<td>1, 2, 3</td>
<td>- - -</td>
</tr>
<tr>
<td>230 / 250</td>
<td>2, 3</td>
<td>+ - -</td>
</tr>
<tr>
<td>2A0 / 2C0</td>
<td>1, 3</td>
<td>- + +</td>
</tr>
<tr>
<td>280 / 2D0</td>
<td>3</td>
<td>+ + -</td>
</tr>
<tr>
<td>320 / 340</td>
<td>1, 2</td>
<td>- - + +</td>
</tr>
<tr>
<td>330 / 350</td>
<td>2</td>
<td>+ - + +</td>
</tr>
<tr>
<td>3A0 / 3C0</td>
<td>1</td>
<td>- + + +</td>
</tr>
</tbody>
</table>

Alternate I/O port selection changes the address of the IBM-compatible memory buffers on the TRANSFORMER card. This can cause problems with IBM-compatible software and with system operation. If you intend to use an alternate I/O port base address pair, please consult Control Systems before proceeding with this modification.

<table>
<thead>
<tr>
<th>Horizontal Sync</th>
<th>Polarity</th>
<th>Positive</th>
<th>Negative</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>F</td>
<td>DEFAULT</td>
<td>1. Cut trace between 1 and 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. Install jumper between 1 and 2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Composite Sync</th>
<th>Polarity</th>
<th>Positive</th>
<th>Negative</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>G</td>
<td>DEFAULT</td>
<td>1. Cut trace between 3 and 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. Install jumper between 2 and 4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Vertical Sync</th>
<th>Polarity</th>
<th>Positive</th>
<th>Negative</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>H</td>
<td>DEFAULT</td>
<td>1. Cut trace between 1 and 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2. Install jumper between 2 and 3</td>
</tr>
</tbody>
</table>

The next two illustrations are included to help you understand the modifications described above.
Figure 7.2 is a simplified schematic showing the output lines configured by the modifications D, F, G and H.

![Diagram of output lines](Attachment)

---

**Video Output Connector**

9-pin D-Shell

```
9 Vert Sync
8 Horz Sync
7 Comp Sync
6 Intensity
5 P1
4 Green
3 Red
2 Ground
1 Ground
```

**FOR ANALOG MONITORS**

- Jumpers
- Cuts

---

**Figure 7.2 Schematic of Output Jumpers to 9-Pin D-Shell Connector**

Figure 7.3.a below shows the layout of E for the default I/O port base address pair 3B0 and 3D0. Figure 7.3.b shows the connections required to change to the alternate I/O address pair 2A0/2C0.

```
Default
Configured for 3B0/3D0
```

```
Configured for 2A0/2C0
```

---

**Figure 7.3 Jumper E Configuration**

End of Chapter 7
Appendix A
Files Distributed in the TRANSFORMER Package

The TRANSFORMER package includes two distribution diskettes which contain the files you need to start using your TRANSFORMER immediately. The first disk, labeled Artist Transformer Tutor 3, contains the test program INTRO3 an interactive tutorial program called TUTOR3, sample demonstration files, and parameter files. The other disk shipped with the package, Artist Transformer Utilities and Graphics Primitives, contains the ARTLIB library of graphics primitives and other utilities useful for TRANSFORMER operation. The files distributed with your TRANSFORMER are hardware and language specific. This means that the files on your distribution diskettes are intended for use only with the Artist TRANSFORMER hardware and with the language and compiler you specified when ordering your TRANSFORMER.

In addition to the files listed here, you may find a file called README on your distribution diskettes. This file will contain any new information about changes to the files, implementation notes, comments, and cautions which have not been included in this manual. If you find a README file, be sure to read it first.

We assume that you are using IBM PC DOS version 2.00 or greater, or a compatible version of Microsoft MS-DOS.

A.1 Files Shipped on Both Artist TRANSFORMER Distribution Diskettes

Both distribution disks shipped in the TRANSFORMER package contain a number of monitor parameter files. Each of these files contains the optimum initialization parameters for a particular monitor when the monitor is used with the TRANSFORMER. These ASCII text files are used as is by some programs to initialize the monitor (For example, INTRO3, TUTOR3, and with one minor change, AutoCAD). However, if you simply need a listing of the values, these files can also be printed.

The parameter files shipped on the TRANSFORMER disks are listed below, separated into groups for non-interlaced and interlaced monitors. The 640X400 parameter files are used when the TRANSFORMER is operated with a five plane memory configuration. The 640X480 parameter files are used when the TRANSFORMER is operated in four plane and three plane memory configurations. Note that your disk may contain only some of these files.

Parameter Files for Non-Interlaced Monitors:

- 640X400N.NEC - NEC 1401
- 640X400N.NEC - NEC 1401
- 640X400N.GIG - Gigatek 1331
- 640X400N.GIG - Gigatek 1331
- 640X400N.PGS - Princeton Graphics Systems PGS SR-12
- 640X400N.PGS - Princeton Graphics Systems PGS SR-12
- 640X400N.TAN - Tandy CM-1 (Radio Shack)
Parameter Files for Non-Interlaced Monitors (cont.):

- 640X400N.PRO - IBM Professional Graphics Display
- 640X480N.PRO - IBM Professional Graphics Display
- 640X400N.410 - NEC 1410
- 640X400N.TAX - TAXAN 440
- 640X400N.ELH - Electrohome G09

Parameter Files for Interlaced Monitors:

- 640X400I.IBM - IBM Color Graphics Display
- 640X480I.IBM - IBM Color Graphics Display
- 640X400I.EUR - 50Hz European Display
- 640X480I.EUR - 50Hz European Display
- 640X400I.GEN - GENLOCK Option
- 640X480I.GEN - GENLOCK Option
- 640X400I.ZVM - Zenith ZVM136
- 640X480I.ZVM - Zenith ZVM136

We suggest that you use the parameter file supplied for your monitor. If there is no file listed in the directory or supplied on the TRANSFORMER disk for use with your monitor, you can prepare your own file. Check your TRANSFORMER Setup Specification sheet for the correct values. Use any text entry program which outputs standard ASCII text.

Here is the format for parameter files:

Line 1 - Interlace mode (non-interlaced=0, interlaced=1 or 9)
Line 2 - Pitch (Active words)
Line 3 - Horizontal Sync (HS - words)
Line 4 - Vertical Sync (VS - lines)
Line 5 - Horizontal Front Porch (HFP - words)
Line 6 - Horizontal Back Porch (HBP - words)
Line 7 - Vertical Front Porch (VFP - lines)
Line 8 - Vertical Back Porch (VBP - lines)
Line 9 - Active Lines (AL - lines)
Line 10 - Display Length (LEN - lines)
Line 11 - Maximum X Resolution (MAX X - pixels)
Line 12 - Maximum Y Resolution (MAX Y - pixels)

If you are using an analog version of the TRANSFORMER and an analog monitor, you will need to use these files:

- LDLT.COM - A command file which loads the look-up table on the Artist TRANSFORMER with a TTL-like palette. This file must be loaded whenever an analog version of the TRANSFORMER is powered up. A TTL version TRANSFORMER does not require that this command be executed.
Although it can be executed at any time, we recommend that this file be listed as a command in an AUTOEXEC.BAT file located in the root directory of the disk from which you load DOS. Then, at each system power up or restart, DOS automatically runs the LDLT program which initializes the analog look-up table.

- **AUTOEXEC.BAT** - A batch file that can be used to load LDLT.COM at each system power up or restart. This file contains the commands LDLT, DATE, and TIME; however, it can be altered to suit your system requirements.

### A.2 Artist TRANSFORMER Tutor 3 Diskette Files

These files are shipped on the Artist TRANSFORMER Tutor 3 diskette:

- **INTRO3.EXE** - An interactive program which demonstrates most of the basic TRANSFORMER functions. It is used as a test program during installation.

- **TUTOR3.EXE** - An interactive tutorial program for the TRANSFORMER. Use TUTOR3 to experiment with the Artlib3 primitives.

- **CONFIG.SYS** - A text file that DOS loads from the root directory of the drive from which it was started at each system start. This file contains the command `DEVICE=ANSI.SYS` which tells DOS to load the extended screen and keyboard device drivers. The file ANSI.SYS must also be resident in the same directory at system start up (or specify the drive and path name). The ANSI.SYS file is supplied on your DOS system disks.

Use this file to load ANSI.SYS whenever you intend to use the TUTOR3 program. Unfortunately, ANSI.SYS uses a value which sets the TRANSFORMER to 80 x 25 text mode whenever the screen is scrolled while ANSI.SYS is the console driver.

To avoid this problem, prepare a separate bootable system disk and copy the CONFIG.SYS and ANSI.SYS files to that disk. Then reset the system (Ctrl-Alt-Del) and load DOS from that disk whenever you want to use the TUTOR3 program. When you exit from TUTOR3, reboot the system again using a system disk which does not contain an ANSI.SYS device driver file. If you operate the system with the ANSI.SYS file loaded, be sure that your application programs uses only the 80 x 25 text mode or doesn't scroll the screen.

- **HCHAR.DAT** - An 8 x 16 character data file used by INTRO3 and TUTOR3.

- **NECCEXP.EXE** - An executable demo program for the NEC 1401 monitor.

- **GIGCEXP.EXE** - An executable demo program for the Gigatek 1331 monitor.
A.3 Artist TRANSFORMER Utilities and Graphics Primitives Diskette Files

The Artist TRANSFORMER Utilities and Graphics Primitives diskette contains the following utilities and sample program files.

The following executable command files can be used to change the TRANSFORMER's display between the various IBM compatible display modes.

- MONO.COM - 80 column x 25 line monochrome text mode.
- 40BLACK.COM - 40 column x 25 line black and white text mode.
- 40COLOR.COM - 40 column x 25 line color text mode.
- 80BLACK.COM - 80 column x 25 line black and white text mode.
- 80COLOR.COM - 80 column x 25 line color text mode.
- 32X20BW.COM - 320 x 200 pixel black and white graphics mode.
- 32X20CR.COM - 320 x 200 pixel color graphics mode.
- 64X20BW.COM - 640 x 200 pixel black and white graphics mode.

These assembler files contain the source code of the mode selection command files listed above:

- MONO.ASM - 80 column x 25 line monochrome text mode.
- 40BLACK.ASM - 40 column x 25 line black and white text mode.
- 40COLOR.ASM - 40 column x 25 line color text mode.
- 80BLACK.ASM - 80 column x 25 line black and white text mode.
- 80COLOR.ASM - 80 column x 25 line color text mode.
- 32X20BW.ASM - 320 x 200 pixel black and white graphics mode.
- 32X20CR.ASM - 320 x 200 pixel color graphics mode.
- 64X20BW.ASM - 640 x 200 pixel black and white graphics mode.

Several other sample source files are also included on this diskette:

- LDLT.ASM - The assembler source code of the LDLT.COM executable file.
- INITA3.BAS - An interpretive BASIC file which demonstrates how to initialize the TRANSFORMER for operation at 640 x 400 resolution with a five plane memory configuration.
- GENLKA3.BAS - An interpretive BASIC file that shows how to initialize the TRANSFORMER for operation at 640 x 400 resolution with a five plane memory configuration and with an Artist GENLOCK option.
- INIT480A.BAS - An interpretive BASIC file that illustrates TRANSFORMER initialization at 640 x 480 resolution with a four plane memory configuration.
- HCHAR.DAT - A data file containing 8 x 16 pixel characters.

Note that the BASIC files contain monitor parameters which may need to be modified to correspond to your display monitor specifications.
The files currently distributed for use with each language compiler supported by ARTLIB are listed below by compiler.

- **Macro Assembler:**
  - ART3ASM.LIB - linkable library
  - MK3ASM.BAT - batch file to compile and link programs
  - ASM3DEMO.ASM - demonstration program source file
  - ASM3DEMO.EXE - demonstration program executable file

- **BASIC:**
  - ART3BAS.LIB - linkable library
  - MK3BAS.BAT - batch file to compile and link programs
  - BAS3GIG.BAS - demonstration program source file
  - BAS3GIG.EXE - demonstration program executable file

- **Computer Innovations C86:**
  - ART3LCS.LIB - linkable library for use with small model programs
  - ART3LCL.LIB - linkable library for use with large model programs
  - MK3LCS.BAT - batch file to compile and link small model programs
  - MK3LCL.BAT - batch file to compile and link large model programs
  - NECCEXP.C - demonstration program source file
  - NECCEXP.EXE - demonstration program executable file

- **Lattice C:**
  - ART3LCS.LIB - linkable library for use with S model programs
  - ART3LCP.LIB - linkable library for use with P model programs
  - ART3LCD.LIB - linkable library for use with D model programs
  - ART3LCL.LIB - linkable library for use with L model programs
  - MK3LCS.BAT - batch file to compile and link S model programs
  - MK3LCL.BAT - batch file to compile and link L model programs
  - NECCEXP.C - demonstration program source file

- **FORTRAN:**
  - ART3FOR.LIB - linkable library
  - MK3FOR.BAT - batch file to compile and link programs
  - FORDEMO3.FOR - demonstration program source file
  - FORDEMO3.EXE - demonstration program executable file

- **Pascal:**
  - ART3PAS.LIB - linkable library
  - MK3PAS.BAT - batch file to compile and link programs
  - PAS3DEMO.PAS - demonstration program source file
  - PAS3DEMO.EXE - demonstration program executable file

End of Appendix A
Description

The µPD7220 Graphics Display Controller (GDC) is an intelligent microprocessor peripheral designed to be the heart of a high-performance raster-scan computer graphics and character display system. Positioned between the video display memory and the microprocessor bus, the GDC performs the tasks needed to generate the raster display and manage the display memory. Processor software overhead is minimized by the GDC’s sophisticated instruction set, graphics figure drawing, and DMA transfer capabilities. The display memory supported by the GDC can be configured in any number of formats and sizes up to 256K 16-bit words. The display can be zoomed and panned, while partitioned screen areas can be independently scrolled. With its light pen input and multiple controller capability, the GDC is ideal for advanced computer graphics applications.

For a more detailed description of the GDC’s operation, please refer to the GDC Design Manual.

System Considerations

The GDC is designed to work with a general purpose microprocessor to implement a high-performance computer graphics system. Through the division of labor established by the GDC’s design, each of the system components is used to the maximum extent through six-level hierarchy of simultaneous tasks. At the lowest level, the GDC generates the basic video raster timing, including sync and blanking signals. Partitioned areas on the screen and zooming are also accomplished at this level. At the next level, video display memory is modified during the figure drawing operations and data moves. Third, display memory addresses are calculated pixel by pixel as drawing progresses. Outside the GDC at the next level, preliminary calculations are done to prepare drawing parameters. At the fifth level, the picture must be represented as a list of graphics figures drawable by the GDC. Finally, this representation must be manipulated, stored, and communicated. By handling the first three levels, the GDC takes care of the high-speed and repetitive tasks required to implement a graphics system.

Features

- Microprocessor Interface
- DMA transfers with 8257- or 8237-type controllers
- FIFO Command Buffering
- Display Memory Interface
- Up to 256K words of 16 bits
- Read-Modify-Write (RMW) Display Memory cycles in under 800ns
- Dynamic RAM refresh cycles for nonaccessed memory
- Light Pen Input
- External video synchronization mode
- Graphics Mode
- Four megabit, bit-mapped display memory
- Character Mode
- 8K character code and attributes display memory
- Mixed Graphics and Character Mode
  - 64K if all characters
  - 1 megapixel if all graphics
- Graphics Capabilities
  - Figure drawing of lines, arc/circles, rectangles, and graphics characters in 800ns per pixel
  - Display 1024-by-1024 pixels with 4 planes of color or grayscale
  - Two independently scrollable areas
- Character Capabilities
  - Auto cursor advance
  - Four independently scrollable areas
  - Programmable cursor height
  - Characters per row: up to 256
  - Character rows per screen: up to 100
- Video Display Format
  - Zoom magnification factors of 1 to 16
  - Panning
  - Command-settable video raster parameters
- Technology
  - Single +5 volt, NMOS, 40-pin DIP
- DMA Capability
  - Bytes or word transfers
  - 4 clock periods per byte transferred
### Pin Configuration

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Symbol</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2xWCLK</td>
<td>IN</td>
<td>Clock Input</td>
</tr>
<tr>
<td>2</td>
<td>DBIN</td>
<td>OUT</td>
<td>Display Memory Read Input Flag</td>
</tr>
<tr>
<td>3</td>
<td>HSYNC</td>
<td>OUT</td>
<td>Horizontal Video Sync Output</td>
</tr>
<tr>
<td>4</td>
<td>V/EXT SYNC</td>
<td>IN/OUT</td>
<td>Vertical Video Sync Output or External VSYNC Input</td>
</tr>
<tr>
<td>5</td>
<td>BLANK</td>
<td>OUT</td>
<td>CRT Blanking Output</td>
</tr>
<tr>
<td>6</td>
<td>ALE</td>
<td>OUT</td>
<td>Address Latch Enable Output</td>
</tr>
<tr>
<td>7</td>
<td>DRQ</td>
<td>OUT</td>
<td>DMA Request Output</td>
</tr>
<tr>
<td>8</td>
<td>ACK</td>
<td>IN</td>
<td>DMA Acknowledge Input</td>
</tr>
<tr>
<td>9</td>
<td>RD</td>
<td>IN</td>
<td>Read Strobe Input for Microprocessor Interface</td>
</tr>
<tr>
<td>10</td>
<td>WR</td>
<td>IN</td>
<td>Write Strobe Input for Microprocessor Interface</td>
</tr>
<tr>
<td>11</td>
<td>A0</td>
<td>IN</td>
<td>Address Select Input for Microprocessor Interface</td>
</tr>
<tr>
<td>12-19</td>
<td>DB0 to 7</td>
<td>IN/OUT</td>
<td>Bidirectional Data Bus to Host Microprocessor</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>—</td>
<td>Ground</td>
</tr>
<tr>
<td>21</td>
<td>LPEN</td>
<td>IN</td>
<td>Light Pen Detect Input</td>
</tr>
<tr>
<td>22-34</td>
<td>AD0 to 12</td>
<td>IN/OUT</td>
<td>Address and Data Lines to Display Memory</td>
</tr>
<tr>
<td>35-37</td>
<td>AD13 to 15</td>
<td>IN/OUT</td>
<td>Utilization Varies with Mode of Operation</td>
</tr>
<tr>
<td>38</td>
<td>A16</td>
<td>OUT</td>
<td>Address and Data Bits 13 to 15</td>
</tr>
<tr>
<td>39</td>
<td>A17</td>
<td>OUT</td>
<td>Cursor Output and Line Counter Bit 4</td>
</tr>
<tr>
<td>40</td>
<td>Vcc</td>
<td>—</td>
<td>+5V ± 10%</td>
</tr>
</tbody>
</table>

*Output 10 clock cycles after trailing edge of HSYNC. See figure for timing example.

### Pin Identification

#### Character Mode Pin Utilization

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>35-37</td>
<td>AD13 to 15</td>
<td>OUT</td>
<td>Line Counter Bits 0 to 2 Outputs</td>
</tr>
<tr>
<td>38</td>
<td>A16</td>
<td>OUT</td>
<td>Line Counter Bit 3 Output</td>
</tr>
<tr>
<td>39</td>
<td>A17</td>
<td>OUT</td>
<td>Cursor Output and Line Counter Bit 4</td>
</tr>
</tbody>
</table>

### Mixed Mode Pin Utilization

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>35-37</td>
<td>AD13 to 15</td>
<td>IN/OUT</td>
<td>Address and Data Bits 13 to 15</td>
</tr>
<tr>
<td>38</td>
<td>A16</td>
<td>OUT</td>
<td>Attribute Blink and Clear Line Counter* Output</td>
</tr>
<tr>
<td>39</td>
<td>A17</td>
<td>OUT</td>
<td>Cursor and Bit-Map Area* Flag Output</td>
</tr>
</tbody>
</table>

*Output 10 clock cycles after trailing edge of HSYNC. See figure for timing example.

### Graphics Mode Pin Utilization

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>35-37</td>
<td>AD13 to 15</td>
<td>IN/OUT</td>
<td>Address and Data Bits 13 to 15</td>
</tr>
<tr>
<td>38</td>
<td>A16</td>
<td>OUT</td>
<td>Address Bit 16 Output</td>
</tr>
<tr>
<td>39</td>
<td>A17</td>
<td>OUT</td>
<td>Address Bit 17 Output</td>
</tr>
</tbody>
</table>

### Block Diagram

[Diagram of the pin configuration with block details such as DMA Control, Memory Timing Generator, Drawing Controller, and Light Pen Logic.]
GDC Components

Microprocessor Bus Interface
Control of the GDC by the system microprocessor is achieved through an 8-bit bidirectional interface. The status register is readable at any time. Access to the FIFO buffer is coordinated through flags in the status register and operates independently of the various internal GDC operations, due to the separate data bus connecting the interface and the FIFO buffer.

Command Processor
The contents of the FIFO are interpreted by the command processor. The command bytes are decoded, and the succeeding parameters are distributed to their proper destinations within the GDC. The command processor yields to the bus interface when both access the FIFO simultaneously.

DMA Control
The DMA control circuitry in the GDC coordinates transfers over the microprocessor interface when using an external DMA controller. The DMA Request and Acknowledge handshake lines directly interface with a µPD8257 or µPD8237 DMA controller, so that display data can be moved between the microprocessor memory and the display memory.

Parameter RAM
The 16-byte RAM stores parameters that are used repetitively during the display and drawing processes. In character mode, this RAM holds four sets of partitioned display area parameters; in graphics mode, the drawing pattern and graphics character take the place of two of the sets of parameters.

Video Sync Generator
Based on the clock input, the sync logic generates the raster timing signals for almost any interlaced, non-interlaced, or "repeat field" interlaced video format. The generator is programmed during the idle period following a reset. In video sync slave mode, it coordinates timing between multiple GDCs.

Memory Timing Generator
The memory timing circuitry provides two memory cycle types: a two-clock period refresh cycle and the read-modify-write (RMW) cycle which takes four clock periods. The memory control signals needed to drive the display memory devices are easily generated from the GDC's ALE and DBIN outputs.

Zoom & Pan Controller
Based on the programmable zoom display factor and the display area entries in the parameter RAM, the zoom and pan controller determines when to advance to the next memory address for display refresh and when to go on to the next display area. A horizontal zoom is produced by slowing down the display refresh rate while maintaining the video sync rates. Vertical zoom is accomplished by repeatedly accessing each line a number of times equal to the horizontal repeat. Once the line count for a display area is exhausted, the controller accesses the starting address and line count of the next display area from the parameter RAM. The system microprocessor, by modifying a display area starting address, can pan in any direction, independently of the other display areas.

Drawing Controller
The drawing processor contains the logic necessary to calculate the addresses and positions of the pixels of the various graphics figures. Given a starting point and the appropriate drawing parameters, the drawing controller needs no further assistance to complete the figure drawing.

Display Memory Controller
The display memory controller's tasks are numerous. Its primary purpose is to multiplex the address and data information in and out of the display memory. It also contains the 16-bit logic unit used to modify the display memory contents during RMW cycles, the character mode line counter, and the refresh counter for dynamic RAMs. The memory controller apportions the video field time between the various types of cycles.

Light Pen Deglitcher
Only if two rising edges on the light pen input occur at the same point during successive video fields are the pulses accepted as a valid light pen detection. A status bit indicates to the system microprocessor that the light pen register contains a valid address.

Programmer's View of GDC

The GDC occupies two addresses on the system microprocessor bus through which the GDC's status register and FIFO are accessed. Commands and parameters are written into the GDC's FIFO and are differentiated based on address bit A0. The status register or the FIFO can be read as selected by the address line.

<table>
<thead>
<tr>
<th>A0</th>
<th>READ</th>
<th>WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Status Register</td>
<td>Parameter into FIFO</td>
</tr>
<tr>
<td>1</td>
<td>FIFO Read</td>
<td>Command into FIFO</td>
</tr>
</tbody>
</table>

GDC Microprocessor Bus Interface Registers

Commands to the GDC take the form of a command byte followed by a series of parameter bytes as needed for specifying the details of the command. The command processor decodes the commands, unpacks the parameters, loads them into the appropriate registers within the GDC, and initiates the required operations. The commands available in the GDC can be organized into five categories as described in the following section.
GDC Command Summary

Video Control Commands
1. **RESET** Resets the GDC to its idle state.
2. **SYNC** Specifies the video display format.
3. **VSYNC** Selects master or slave video synchronization mode.
4. **CCHAR** Specifies the cursor and character row heights.

Display Control Commands
1. **START** Ends Idle mode and unblanks the display.
2. **BCTRL** Controls the blanking and unblanking of the display.
3. **ZOOM** Specifies zoom factors for the display and graphics characters writing.
4. **CURS** Sets the position of the cursor in display memory.
5. **PRAM** Defines starting addresses and lengths of the display areas and specifies the eight bytes for the graphics character.
6. **PITCH** Specifies the width of the X dimension of display memory.

Drawing Control Commands
1. **WDAT** Writes data words or bytes into display memory.
2. **MASK** Sets the mask register contents.
3. **FIGS** Specifies the parameters for the drawing controller.
4. **FIGD** Draws the figure as specified above.
5. **GCHRD** Draws the graphics character into display memory.

Data Read Commands
1. **ROAT:** Reads data words or bytes from display memory.
2. **CURD:** Reads the cursor position.
3. **LPRD:** Reads the light pen address.

DMA Control Commands
1. **DMAR** Requests a DMA read transfer.
2. **DMAW** Requests a DMA write transfer.

Status Register Flags

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Ready</td>
<td>FIFO Full</td>
<td>FIFO Empty</td>
<td>Drawing in Progress</td>
<td>DMA Execute</td>
<td>Vertical Sync Active</td>
<td>Horizontal Blank Active</td>
<td>Light Pen Detect</td>
</tr>
</tbody>
</table>

**SR-7:** Light Pen Detect
When this bit is set to 1, the light pen address (LAD) register contains a deglitched value that the system microprocessor may read. This flag is reset after the 3-byte LAD is moved into the FIFO in response to the light pen read command.

**SR-6:** Horizontal Blanking Active
A 1 value for this flag signifies that horizontal retrace blanking is currently underway.

**SR-5:** Vertical Sync
Vertical retrace sync occurs while this flag is a 1. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.

**SR-4:** DMA Execute
This bit is a 1 during DMA data transfers.

**SR-3:** Drawing in Progress
While the GDC is drawing a graphics figure, this status bit is a 1.

**SR-2:** FIFO Empty
This bit and the FIFO Full flag coordinate system microprocessor accesses with the GDC FIFO. When it is 1, the Empty flag ensures that all the commands and parameters previously sent to the GDC have been interpreted.

**SR-1:** FIFO Full
A 1 at this flag indicates a full FIFO in the GDC. A 0 ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.

**SR-0:** Data Ready
When this flag is a 1, it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a 0 while the data is transferred from the FIFO into the microprocessor interface data register.

**FIFO Operation & Command Protocol**
The first-in, first-out buffer (FIFO) in the GDC handles the command dialogue with the system microprocessor. This flow of information uses a half-duplex technique, in which the single 16-location FIFO is used for both directions of data movement, one direction at a time. The FIFO's direction is controlled by the system microprocessor through the GDC's command set. The host microprocessor coordinates these transfers by checking the appropriate status register bits.

The command protocol used by the GDC requires differentiation of the first byte of a command sequence from the succeeding bytes. The first byte contains the operation code and the remaining bytes carry parameters. Writing into the GDC causes the FIFO to store a flag value alongside the data byte to signify whether the byte was written into the command or the parameter address. The command processor in the GDC tests this bit as it interprets the entries in the FIFO.

The receipt of a command byte by the command processor marks the end of any previous operation. The number of parameter bytes supplied with a command is cut short by the receipt of the next command byte. A read operation from the GDC to the microprocessor can be terminated at any time by the next command.

The FIFO changes direction under the control of the system microprocessor. Commands written into the GDC always put the FIFO into write mode if it wasn't in it already.
If it was in read mode, any read data in the FIFO at the time of the turnaround is lost. Commands which require a GDC response, such as RDAT, CURD and LPRD, put the FIFO into read mode after the command is interpreted by the GDC's command processor. Any commands and parameters behind the read-evoking command are discarded when the FIFO direction is reversed.

Read-Modify-Write Cycle
Data transfers between the GDC and the display memory are accomplished using a read-modify-write (RMW) memory cycle. The four clock period timing of the RMW cycle is used to: 1) output the address, 2) read data from the memory, 3) modify the data, and 4) write the modified data back into the initially selected memory address. This type of memory cycle is used for all interactions with display memory including DMA transfers, except for the two clock period display and RAM refresh cycles.

The operations performed during the modify portion of the RMW cycle merit additional explanation. The circuitry in the GDC uses three main elements: the Pattern register, the Mask register, and the 16-bit Logic Unit. The Pattern register holds the data pattern to be moved into memory. It is loaded by the WDAT parameters or, during drawing, from the parameter RAM. The Mask register contents determine which bits of the read data will be modified. Based on the contents of these registers, the Logic Unit performs the selected operations of REPLACE, COMPLEMENT, SET, or CLEAR on the data read from display memory.

The Pattern register contents are ANDed with the Mask register contents to enable the actual modification of the memory read data, on a bit-by-bit basis. For graphics drawing, one bit at a time from the Pattern register is combined with the Mask. When ANDed with the bit set to a 1 in the Mask register, the proper single pixel is modified by the Logic Unit. For the next pixel in the figure, the next bit in the Pattern register is selected and the Mask register bit is moved to identify the pixel's location within the word. The Execution word address pointer register, EAD, is also adjusted as required to address the word containing the next pixel.

In character mode, all of the bits in the Pattern register are used in parallel to form the respective bits of the modify data word. Since the bits of the character code word are used in parallel, unlike the one-bit-at-a-time graphics drawing process, this facility allows any or all of the bits in a memory word to be modified in one RMW memory cycle. The Mask register must be loaded with 1s in the positions where modification is to be permitted.

The Mask register can be loaded in either of two ways. In graphics mode, the CURS command contains a four-bit dAD field to specify the dot address. The command processor converts this parameter into the one-of-16 format used in the Mask register for figure drawing. A full 16 bits can be loaded into the Mask register using the MASK command. In addition to the character mode use mentioned above, the 16-bit MASK load is convenient in graphics mode when all of the pixels of a word are to be set to the same value.

The Logic Unit combines the data read from display memory, the Pattern Register, and the Mask register to generate the data to be written back into display memory. Any one of four operations can be selected: REPLACE, COMPLEMENT, CLEAR or SET. In each case, if the respective Mask bit is 0, that particular bit of the read data is returned to memory unmodified. If the Mask bit is 1, the modification is enabled. With the REPLACE operation, the Pattern Register data simply takes the place of the read data for modification enabled bits. For the other three operations, a 0 in the modify data allows the read data bit to be returned to memory. A 1 value causes the specified operation to be performed in the bit positions with set Mask bits.

Figure Drawing
The GDC draws graphics figures at the rate of one pixel per read-modify-write (RMW) display memory cycle. These cycles take four clock periods to complete. At a clock frequency of 5MHz, this is equal to 800ns. During the RMW cycle the GDC simultaneously calculates the address and position of the next pixel to be drawn.

The graphics figure drawing process depends on the display memory addressing structure. Groups of 16 horizontally adjacent pixels form the 16-bit words which are handled by the GDC. Display memory is organized as a linearly addressed space of these words. Addressing of individual pixels is handled by the GDC's internal RMW logic.

During the drawing process, the GDC finds the next pixel of the figure which is one of the eight nearest neighbors of the last pixel drawn. The GDC assigns each of these eight directions a number from 0 to 7, starting with straight down and proceeding counterclockwise.

Figure drawing requires the proper manipulation of the address and the pixel bit position according to the drawing direction to determine the next pixel of the figure. To move to the word above or below the current one, it is necessary to subtract or add the number of words per line in display memory. This parameter is called the pitch. To move to the word to either side, the Execute word address cursor, EAD, must be incremented or decremented as the dot address pointer bit reaches the LSB or the MSB of the Mask register. To move to a pixel within the same word, it is necessary to rotate the dot address pointer register to the right or left.

Drawing Directions

5 4 3

6 2

7 0 1
The table below summarizes these operations for each direction.

<table>
<thead>
<tr>
<th>Dir</th>
<th>Operations to Address the Next Pixel</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>EAD + P - EAD</td>
</tr>
<tr>
<td>001</td>
<td>EAD + P - EAD</td>
</tr>
<tr>
<td>010</td>
<td>dAD (MSB) = 1:EAD + 1 → EAD dAD → LR</td>
</tr>
<tr>
<td>011</td>
<td>EAD - P - EAD</td>
</tr>
<tr>
<td>100</td>
<td>EAD - P - EAD</td>
</tr>
<tr>
<td>101</td>
<td>dAD (LSB) = 1:EAD - 1 → EAD dAD → RR</td>
</tr>
<tr>
<td>110</td>
<td>dAD (LSB) = 1:EAD - 1 → EAD dAD → RR</td>
</tr>
<tr>
<td>111</td>
<td>EAD - P - EAD</td>
</tr>
</tbody>
</table>

Where P = Pitch, LR = Left Rotate, RR = Right Rotate,
EAD = Execute Word Address, and
dAD = Dot Address stored in the Mask Register.

Whole word drawing is useful for filling areas in memory with a single value. By setting the Mask register to all 1s with the MASK command, both the LSB and MSB of the dAD will always be 1, so that the EAD value will be incremented or decremented for each cycle regardless of direction. One RMW cycle will be able to effect all 16 bits of the word for any drawing type. One bit in the Pattern register is used per RMW cycle to write all the bits of the word address when moving to the next word. It does not exceed. An arc may be up to 45 degrees in length. OMA transfers indicate slanted paths for OMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word transfers. The slanted paths for DMA transfers are designed to optimize its drawing speed. To this end, the specific details about the figure to be drawn are reduced by the microprocessor to a form conducive to high-speed address calculations within the GDC. In this way the repetitive, pixel-by-pixel calculations can be done quickly, thereby minimizing the overall figure drawing time. The table below summarizes the parameters.

<table>
<thead>
<tr>
<th>Drawing Type</th>
<th>DC</th>
<th>D</th>
<th>D2</th>
<th>D1</th>
<th>DM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>-1</td>
<td>-1</td>
</tr>
<tr>
<td>Arc**</td>
<td>rain φ</td>
<td>r - 1</td>
<td>2(r - 1)</td>
<td>-1</td>
<td>rain φ</td>
</tr>
<tr>
<td>Rectangle</td>
<td>3</td>
<td>A - 1</td>
<td>B - 1</td>
<td>-1</td>
<td>A - 1</td>
</tr>
<tr>
<td>Area Fill</td>
<td>B - 1</td>
<td>A</td>
<td>A</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Graphic Character***</td>
<td>B - 1</td>
<td>A</td>
<td>A</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Write Data</td>
<td>W - 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DMAW</td>
<td>D - 1</td>
<td>C - 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DMAR</td>
<td>D - 1</td>
<td>C - 2</td>
<td>(C - 2)/2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Read Data</td>
<td>W</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

*Initial values for the various parameters remain as each drawing process ends.
**Circles are drawn with 8 arcs, each of which span 45°, so that sin φ = 1/√2 and sin θ = 0.
***Graphic characters are a special case of bit-map area filling in which B = A < 8. If A = 8 there is no need to load D and D2.

Where:
- t = Needed only for word reads.

Note that during line drawing, the angle of the line may be anywhere within the shaded octant defined by the DIR value. Arc drawing starts in the direction initially specified by the DIR value and veers into an arc as drawing proceeds. An arc may be up to 45 degrees in length. DMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word addresses. The slanted paths for DMA transfers indicate the GDC changing both the X and Y components of the word address when moving to the next word. It does not follow a 45 degree diagonal path by pixels.
**Graphics Character Drawing**

Graphics characters can be drawn into display memory pixel-by-pixel. The up to 8-by-8 character display is loaded into the GDC's parameter RAM by the system microprocessor. Consequently, there are no limitations on the character set used. By varying the drawing parameters and drawing direction, numerous drawing options are available. In area fill applications, a character can be written into display memory as many times as desired without reloading the parameter RAM.

Once the parameter RAM has been loaded with up to eight graphics character bytes by the appropriate PRAM command, the GCHRD command can be used to draw the bytes into display memory starting at the cursor. The zoom magnification factor for writing, set by the zoom command, controls the size of the character written into the display memory in integer multiples of 1 through 16. The bit values in the PRAM are repeated horizontally and vertically the number of times specified by the zoom factor.

The movement of these PRAM bytes to the display memory is controlled by the parameters of the FIGS command. Based on the specified height and width of the area to be drawn, the parameter RAM is scanned to fill the required area.

For an 8-by-8 graphics character, the first pixel drawn uses the LSB of RA-15, the second pixel uses bit 1 of RA-15, and so on, until the MSB of RA-15 is reached.

The GDC jumps to the corresponding bit in RA-14 to continue the drawing. The progression then advances toward the LSB of RA-14. This snaking sequence is continued for the other 6 PRAM bytes. This progression matches the sequence of display memory addresses calculated by the drawing processor as shown above. If the area is narrower than 8 pixels wide, the snaking will advance to the next PRAM byte before the MSB is reached. If the area is less than 8 lines high, fewer bytes in the parameter RAM will be scanned. If the area is larger than 8 by 8, the GDC will repeat the contents of the parameter RAM in two dimensions, as required to fill the area with the 8-by-8 mosaic. (Fractions of the 8-by-8 pattern will be used to fill areas which are not multiples of 8 by 8.)

**Parameter RAM Contents: RAM Address RA 0 to 15**

The parameters stored in the parameter RAM, PRAM, are available for the GDC to refer to repeatedly during figure drawing and raster-scanning. In each mode of operation the values in the PRAM are interpreted by the GDC in a predetermined fashion. The host microprocessor must load the appropriate parameters into the proper PRAM locations. PRAM loading command allows the host to write into any location of the PRAM and transfer as many bytes as desired. In this way any stored parameter byte or bytes may be changed without influencing the other bytes.

The PRAM stores two types of information. For specifying the details of the display area partitions, blocks of four bytes are used. The four parameters stored in each block include the starting address in display memory of each display area, and its length. In addition, there are two mode bits for each area which specify whether the area is a bit-mapped graphics area or a coded character area, and whether a 16-bit or a 32-bit wide display cycle is to be used for that area.

The other use for the PRAM contents is to supply the pattern for figure drawing when in a bit-mapped graphics area or mode. In these situations, PRAM bytes 8 through 16 are reserved for this patterning information. For line, arc, and rectangle drawing (linear figures) locations 8 and 9 are loaded into the Pattern Register to allow the GDC to draw dotted, dashed, etc. lines. For area filling and graphics bit-mapped character drawing locations 8 through 15 are referenced for the pattern or character to be drawn.

Details of the bit assignments are shown for the various modes of operation.
### Graphics and Mixed Graphics and Character Modes

<table>
<thead>
<tr>
<th>RA-0</th>
<th>SAD1,</th>
<th>Display Partition Area 1 starting address with low, middle, and high significance fields (word address)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LEN1,</td>
<td>Length of Display Partition Area 1 with low and high significance fields (line count)</td>
</tr>
<tr>
<td></td>
<td>WD1 IM</td>
<td>Aspect ratio for display partition area 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RA-4</th>
<th>SAD2,</th>
<th>Display Partition Area 2 starting address and length with image bit as in area 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LEN2,</td>
<td>Length of Display Partition Area 2 with low and high significance fields (line count)</td>
</tr>
<tr>
<td></td>
<td>WD2 IM</td>
<td>Aspect ratio for display partition area 2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RA-8</th>
<th>PTN, or GCHR 8</th>
<th>Pattern of 16 bits used for figure drawing to pattern dotted, dashed, etc. lines</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PTN, or GCHR7</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RA-10</th>
<th>GCHR6</th>
<th>Graphics character bytes to be moved into display memory with graphics character drawing</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>GCHR5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GCHR4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GCHR3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GCHR2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>GCHR1</td>
<td></td>
</tr>
</tbody>
</table>

### Command Bytes Summary

<table>
<thead>
<tr>
<th>Command</th>
<th>Byte 1</th>
<th>Byte 2</th>
<th>Byte 3</th>
<th>Byte 4</th>
<th>Byte 5</th>
<th>Byte 6</th>
<th>Byte 7</th>
<th>Byte 8</th>
<th>Type</th>
<th>MOD</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNC</td>
<td>0 0 0 0</td>
<td>1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VSYNC</td>
<td>0 1 1 0</td>
<td>1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCHAR</td>
<td>0 1 0 0</td>
<td>1 0 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>START</td>
<td>0 1 1 0</td>
<td>1 0 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BCTRL</td>
<td>0 0 0 0</td>
<td>1 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZOOM</td>
<td>0 1 0 0</td>
<td>0 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CURS</td>
<td>0 1 0 0</td>
<td>1 0 0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PRAM</td>
<td>0 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PITCH</td>
<td>0 1 0 0</td>
<td>0 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WDAT</td>
<td>0 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MASK</td>
<td>0 1 0 0</td>
<td>1 0 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIGS</td>
<td>0 1 0 0</td>
<td>1 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIGD</td>
<td>0 1 1 0</td>
<td>1 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GCHRD</td>
<td>0 1 1 0</td>
<td>1 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RDAT</td>
<td>1 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CURD</td>
<td>1 1 1 0</td>
<td>0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LPRD</td>
<td>1 1 0 0</td>
<td>0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAR</td>
<td>1 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAW</td>
<td>0 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Video Control Commands

Reset

```
RESET: 0 0 0 0 0 0 0 0
```

Blank the display, enter idle mode, and initialize within the GDC:
- FIFO
- Command Processor
- Internal Counters

This command can be executed at any time and does not modify any of the parameters already loaded into the GDC. If followed by parameter bytes, this command also sets the sync generator parameters as described below. Idle mode is exited with the START command.

**Horizonal Back Porch Constraints**

1. In general:
   \( \text{HBP} \geq 3 \) Display Word Cycles (6 clock cycles).
2. If the IMAGE or WD modes change within one video field:
   \( \text{HBP} \geq 5 \) Display Word Cycles (10 clock cycles).
3. If interlace or mixed mode is used:
   \( \text{HBP} \geq 5 \) Display Word Cycles (10 clock cycles).

**Horizontal Front Porch Constraints**

1. If the display ZOOM function is used at other than 1X:
   \( \text{HFP} \geq 2 \) Display Word Cycles (4 clock cycles).
2. If the GDC is used in the video sync Slave mode:
   \( \text{HFP} \geq 4 \) Display Word Cycles (8 clock cycles).
3. If the Light Pen is used:
   \( \text{HFP} \geq 6 \) Display Word Cycles (12 clock cycles).
4. If interlace mode is used:
   \( \text{HFP} \geq 3 \) Display Word Cycles (6 clock cycles).

**Horizontal SYNC Constraints**

1. If Interlaced display mode is used:
   \( \text{HS} \geq 5 \) Display Word Cycles (10 clock cycles).

**Modes of Operation Bits**

<table>
<thead>
<tr>
<th>C</th>
<th>G</th>
<th>Display Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Mixed Graphics &amp; Character</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Graphics Mode</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Character Mode</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Invalid</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>i</th>
<th>S</th>
<th>Video Framing</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Noninterlaced</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Invalid</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Interlaced Repeat Field for Character Displays</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Interlaced</td>
</tr>
</tbody>
</table>

Repeat Field Framing: 2 Field Sequence with \( \frac{1}{2} \) line offset between otherwise identical fields.

Interlaced Framing: 2 Field Sequence with \( \frac{1}{2} \) line offset. Each field displays alternate lines.

Noninterlaced Framing: 1 field brings all of the information to the screen.

Total scanned lines in interlace mode is odd. The sum of \( \text{VFP} + \text{VS} + \text{VBP} + \text{AL} \) should equal one less than the desired odd number of lines.

<table>
<thead>
<tr>
<th>D</th>
<th>Dynamic RAM Refresh Cycles Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Refresh — STATIC RAM</td>
</tr>
<tr>
<td>1</td>
<td>Refresh — Dynamic RAM</td>
</tr>
</tbody>
</table>

Dynamic RAM refresh is important when high display zoom factors or DMA are used in such a way that not all of the rows in the RAMs are regularly accessed during display raster generation and for otherwise inactive display memory.

<table>
<thead>
<tr>
<th>F</th>
<th>Drawing Time Window</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Drawing during active display time and retrace blanking</td>
</tr>
<tr>
<td>1</td>
<td>Drawing only during retrace blanking</td>
</tr>
</tbody>
</table>

Access to display memory can be limited to retrace blanking intervals only, so that no disruptions of the image are seen on the screen.
SYNC Format Specify

SYNC: 0 0 0 1 1 1 DE

The display is enabled by a 1, and blanked by a 0.

P1
0 0 C F I D G S

Mode of Operation select bits
See below

Active Display Words per line - 2
Must be even number with bit 0 - 0

P2
AW

P3
0 0 VS, HS

Horizontal Sync Width - 1
Vertical Sync Width, low bits

P4
HFP VS,

Vertical Sync Width, high bits

Horizontal Front Porch Width - 1

P5
0 0

HBP

Horizontal Back Porch Width - 1

P6
0 0

VFP

Vertical Front Porch Width

P7
AL

Active Display Lines per Video Field, low bits

P8
VBP AL

Active Display Lines per Video Field, high bits

Vertical Back Porch Width

This command also loads parameters into the sync generator. The various parameter fields and bits are identical to those at the RESET command. The GDC is not reset nor does it enter idle mode.

Vertical Sync Mode

VSYNC: 0 1 1 0 1 1 1 M

0 — Accept External Vertical Sync — Slave Mode
1 — Generate & Output Vertical Sync — Master Mode

wait until after one or more VSYNC pulses have been generated before the display process is started. The START command will begin the active display of data and will end the video synchronization process, so be sure there has been at least one VSYNC pulse generated for the Slaves to synchronize to.

Cursor & Character Characteristics

CCHAR: 0 1 0 0 1 0 1 1

P1
DC 0 0 LR

Lines per character row — 1

Display Cursor if 1

P2
BR, SC CTOP

Cursor Top line number in the row
0 — Blinking Cursor
1 — Steady Cursor
Blink Rate, lower bits

P3
CBOT BR,

Blink Rate, upper bits

Cursor Bottom line number in the row CBOT — LR

In graphics mode, LR should be set to 0. The blink rate parameter controls both the cursor and attribute blink rates. The cursor blink-on time = blink-off time = 2 x BR (video frames). The attribute blink rate is always ½ the cursor rate but with a ¾ on-¼ off duty cycle. All three parameter bytes must be output for interlace displays, regardless of mode. For interlace displays in graphics mode, the parameter BRL = 3.

When using two or more GDCs to contribute to one image, one GDC is defined as the master sync generator, and the others operate as its slaves. The VSYNC pins of all GDCs are connected together.

A few considerations should be observed when synchronizing two or more GDCs to generate overlaid video via the VSYNC INPUT/OUTPUT pin. As mentioned above, the Horizontal Front Porch (HFP) must be 4 or more display cycles wide. This is equivalent to eight or more clock cycles. This gives the slave GDCs time to initialize their internal video sync generators to the proper point in the video field to match the incoming vertical sync pulse (VSYNC). This resetting of the generator occurs just after the end of the incoming VSYNC pulse, during the HFP interval. Enough time during HFP is required to allow the slave GDC to complete the operation before the start of the HSYNC interval.

Once the GDCs are initialized and set up as Master and Slaves, they must be given time to synchronize. It is a good idea to watch the VSYNC status bit of the Master GDC and
Display Control Commands

Start Display & End Idle Mode

START: 0 1 1 0 1 0 1 1

Display Blanking Control

BCTRL: 0 0 0 1 1 0 DE

The display is enabled by a 1, and blanked by a 0.

Zoom Factors Specify

ZOOM: 0 1 0 0 0 1 1 0

Zoom magnification factors of 1 through 16 are available using codes 0 through 15, respectively.

Cursor Position Specify

CURS: 0 1 0 1 0 1 0 1

In character mode, the third parameter byte is not needed. The cursor is displayed for the word time in which the display scan address (DAD) equals the cursor address. In graphics mode, the cursor word address specifies the word containing the starting pixel of the drawing; the dot address value specifies the pixel within that word.

Parameter RAM Load

PRAM: 0 1 1 1 SA

Starting Address in parameter RAM

From the starting address, SA, any number of bytes may be loaded into the parameter RAM at incrementing addresses, up to location 15. The sequence of parameter bytes is terminated by the next command byte entered into the FIFO. The parameter RAM stores 16 bytes of information in predefined locations which differ for graphics and character modes. See the parameter RAM discussion for bit assignments.

Pitch Specification

PITCH: 0 1 0 0 0 1 1 1

PI: P

Number of word addresses in display memory in the horizontal direction

This value is used during drawing by the drawing processor to find the word directly above or below the current word, and during display to find the start of the next line. The Pitch parameter (width of display memory) is set by two different commands. In addition to the PITCH command, the RESET (or SYNC) command also sets the pitch value. The “active words per line” parameter, which specifies the width of the raster-scan display, also sets the Pitch of the display memory. Note that the AW value is two less than the display window width. The PITCH command must be used to set the proper memory width larger than the window width.

Drawing Control Commands

Write Data into Display Memory

WDAT: 0 0 1 TYPE 0 MOD

RMW Memory cycle

Logical Operation:

0 0 -> REPLACE with Pattern
0 1 -> COMPLEMENT
1 0 -> RESET to zero
1 1 -> SET to 1

Data Transfer Type:

0 0 -> Word, Low then High byte
1 0 -> High Byte of the Word
0 1 -> Low Byte of the Word
1 1 -> Invalid

Upon receiving a set of parameters (two bytes for a word transfer, one for a byte transfer), one RMW cycle into Video Memory is done at the address pointed to by the cursor EAD. The EAD pointer is advanced to the next word, according to the previously specified direction. More parameters can then be accepted.

For byte writes, the unspecified byte is treated as all zeros during the RMW memory cycle. In graphics bit-map situations, only the LSB of the WDAT parameter bytes is used as the pattern in the RMW operations. Therefore it is possible to have only an all ones or all zeros pattern. In coded character applications all the bits of the WDAT parameters are used to establish the drawing pattern.

The WDAT command operates differently from the other commands which initiate RMW cycle activity. It requires
parameters to set up the Pattern register while the other commands use the stored values in the parameter RAM. Like all of these commands, the WDAT command must be preceded by a FIGS command and its parameters. Only the first three parameters need be given following the FIGS opcode, to set up the type of drawing, the DIR direction, and the DC value. The DC parameter + 1 will be the number of RMW cycles done by the GDC with the first set of WDAT parameters. Additional sets of WDAT parameters will see a DC value of 0 which will cause only one RMW cycle to be executed per set of parameters.

**Mask Register Load**

The parameters take on different figure types.

<table>
<thead>
<tr>
<th>Mask Register Load</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MASK:</strong> 0 1 0 0 1 0 1 0</td>
</tr>
<tr>
<td><strong>P1</strong> 0 0 0 0 1 0</td>
</tr>
<tr>
<td><strong>P2</strong> 0 0 0 0 1 0</td>
</tr>
</tbody>
</table>

This command sets the value of the 16-bit Mask register of the figure drawing processor. The Mask register controls which bits can be modified in the display memory during a read-modify-write cycle. The Mask register is loaded both by the MASK command and the third parameter byte of the CURS command. The MASK command accepts two parameter bytes to load a 16-bit value into the Mask register. All 16 bits can be individually one or zero, under program control. The CURS command on the other hand, puts a "1 of 16" pattern into the Mask register based on the value of the Dot Address value, dAD. If normal single-pixel-at-a-time graphics figure drawing is desired, there is no need to do a MASK command at all since the CURS command will set up the proper pattern to address the proper pixels as drawing progresses. For coded character DMA, and screen setting and clearing operations using the WDAT command, the MASK command should be used after the CURS command if its third parameter byte has been output. The Mask register should be set to all "ONES" for any "word-at-a-time" operation.

**Figure Drawing Parameters Specify**

| FIGS: 0 1 0 0 1 1 0 0 |

<table>
<thead>
<tr>
<th><strong>P1</strong></th>
<th><strong>SL</strong></th>
<th><strong>R</strong></th>
<th><strong>A</strong></th>
<th><strong>GC</strong></th>
<th><strong>L</strong></th>
<th><strong>DIR</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Valid Figure Type Select Combinations**

<table>
<thead>
<tr>
<th>SL</th>
<th>R</th>
<th>A</th>
<th>GC</th>
<th>L</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0</td>
<td>Character Display Mode Drawing, Individual Dot Drawing, DMA, WDAT, and RDAT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 0 1</td>
<td>Straight Line Drawing</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>Graphics Character Drawing and Area filling with graphics character pattern</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0 0 0</td>
<td>Arc and Circle Drawing</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 0 0</td>
<td>Rectangle Drawing</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 0 1 0 0</td>
<td>Slanted Graphics Character Drawing and Slanted Area Filling</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Only these bit combinations assure correct drawing operation.

**Figure Draw Start**

| FIGD: 0 1 1 0 1 1 0 0 |

On execution of this instruction, the GDC loads the parameters from the parameter RAM into the drawing processor and starts the drawing process at the pixel pointed to by the cursor, EAD, and the dot address, dAD.
Graphics Character Draw and Area Filling Start

Based on parameters loaded with the FIGS command, this command initiates the drawing of the graphics character or area filling pattern stored in Parameter RAM. Drawing begins at the address in display memory pointed to by the EAD and dAD values.

Data Read Commands

Data Read from Display Memory

Using the DIR and DC parameters of the FIGS command to establish direction and transfer count, multiple RMW cycles can be executed without specification of the cursor address after the initial load (DC = number of words or bytes).

As this instruction begins to execute, the FIFO buffer direction is reversed so that the data read from display memory can pass to the microprocessor. Any commands or parameters in the FIFO at this time will be lost. A command byte sent to the GDC will immediately reverse the buffer direction back to write mode, and all RDAT information not yet read from the FIFO will be lost. MOD should be set to 00 if no modification to video buffer is desired.

Cursor Address Read

The following bytes are returned by the GDC through the FIFO:

The light pen address, LAD, corresponds to the display word address, DAD, at which the light pen input signal is detected and deglitched.

The light pen may be used in graphics, character, or mixed modes but only indicates the word address of light pen position.

DMA Read Request

DMA Write Request

The Execute Address, EAD, points to the display memory word containing the pixel to be addressed.

The Dot Address, dAD, within the word is represented as a 1-of-16 code for graphics drawing operations.
### AC Characteristics, µPD7220D

$T_a = 0^\circ\text{C to 70}\,^\circ\text{C}; V_{CC} = 5.0\,\text{V \pm 10\%}; \text{GND} = 0\,\text{V}$

#### Read Cycle (GDC -- CPU)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Setup to RD</td>
<td>$t_{AW}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>Address Hold from RD</td>
<td>$t_{AH}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>RD Pulse Width</td>
<td>$t_{RW}$</td>
<td>$t_{CWL} + 20$</td>
<td>$t_{CDW} + 20$</td>
<td>$t_{CDW} + 20$</td>
<td>na</td>
</tr>
<tr>
<td>Data Delay from RD</td>
<td>$t_{D1}$</td>
<td>20</td>
<td>80</td>
<td>70</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
<tr>
<td>Data Floating from RD</td>
<td>$t_{DF}$</td>
<td>0</td>
<td>100</td>
<td>0</td>
<td>90</td>
</tr>
<tr>
<td>RD Pulse Cycle</td>
<td>$t_{RCY}$</td>
<td>$4,t_{CLK}$</td>
<td>$4,t_{CLK}$</td>
<td>$4,t_{CLK}$</td>
<td>na</td>
</tr>
</tbody>
</table>

#### Write Cycle (GDC -- CPU)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Setup to WR</td>
<td>$t_{WW}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>Address Hold from WR</td>
<td>$t_{WH}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>WR Pulse Width</td>
<td>$t_{WW}$</td>
<td>120</td>
<td>100</td>
<td>90</td>
<td>na</td>
</tr>
<tr>
<td>Data Delay from WR</td>
<td>$t_{D2}$</td>
<td>$1.5,t_{CLK} + 120$</td>
<td>$1.5,t_{CLK} + 80$</td>
<td>$1.5,t_{CLK} + 70$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
<tr>
<td>DREQ Delay from 2XWCLK</td>
<td>$t_{REQ}$</td>
<td>150</td>
<td>120</td>
<td>100</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
<tr>
<td>DREQ Setup to DACK</td>
<td>$t_{DK}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>DACK High Level Width</td>
<td>$t_{DK}$</td>
<td>$t_{CLK}$</td>
<td>$t_{CLK}$</td>
<td>$t_{CLK}$</td>
<td>na</td>
</tr>
<tr>
<td>DACK Pulse Cycle</td>
<td>$t_{DC}$</td>
<td>$4,t_{CLK}$</td>
<td>$4,t_{CLK}$</td>
<td>$4,t_{CLK}$</td>
<td>na</td>
</tr>
<tr>
<td>DREQ ↓ Delay from DACK</td>
<td>$t_{CDT}$</td>
<td>$t_{CLK} + 150$</td>
<td>$t_{CLK} + 120$</td>
<td>$t_{CLK} + 100$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
</tbody>
</table>

* for high byte and low byte transfers: $t_c = 5\,t_{CLK}$

#### DMA Read Cycle (GDC -- CPU)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DACK Setup to RD</td>
<td>$t_{AR}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>DACK Hold from RD</td>
<td>$t_{AH}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>RD Pulse Width</td>
<td>$t_{RW}$</td>
<td>$t_{CWL} + 20$</td>
<td>$t_{CDW} + 20$</td>
<td>$t_{CDW} + 20$</td>
<td>na</td>
</tr>
<tr>
<td>Data Delay from RD</td>
<td>$t_{D2}$</td>
<td>$1.5,t_{CLK} + 120$</td>
<td>$1.5,t_{CLK} + 80$</td>
<td>$1.5,t_{CLK} + 70$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
</tbody>
</table>

#### DMA Write Cycle (GDC -- CPU)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DACK Setup to WR</td>
<td>$t_{AW}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>DACK Hold from WR</td>
<td>$t_{AH}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>DREQ ↓ Delay from DACK</td>
<td>$t_{CDT}$</td>
<td>$t_{CLK} + 150$</td>
<td>$t_{CLK} + 120$</td>
<td>$t_{CLK} + 100$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
</tbody>
</table>

#### R/M/W Cycle (GDC -- Display Memory)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address / Data Delay from 2XWCLK</td>
<td>$t_{AD}$</td>
<td>30</td>
<td>160</td>
<td>30</td>
<td>130</td>
</tr>
<tr>
<td>Address / Data Floating from 2XWCLK</td>
<td>$t_{OFF}$</td>
<td>30</td>
<td>160</td>
<td>30</td>
<td>130</td>
</tr>
<tr>
<td>Input Data Setup to 2XWCLK</td>
<td>$t_{DS}$</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>na</td>
</tr>
<tr>
<td>Input Data Hold from 2XWCLK</td>
<td>$t_{DH}$</td>
<td>$t_{CWL} - 20$</td>
<td>$t_{CWL} - 20$</td>
<td>$t_{CWL} - 20$</td>
<td>na</td>
</tr>
<tr>
<td>DBIN Delay from 2XWCLK</td>
<td>$t_{DE}$</td>
<td>30</td>
<td>120</td>
<td>30</td>
<td>90</td>
</tr>
<tr>
<td>ALE ↓ Delay from 2XWCLK</td>
<td>$t_{AR}$</td>
<td>30</td>
<td>125</td>
<td>30</td>
<td>100</td>
</tr>
<tr>
<td>ALE ↓ Delay from 2XWCLK</td>
<td>$t_{AF}$</td>
<td>30</td>
<td>100</td>
<td>30</td>
<td>80</td>
</tr>
<tr>
<td>ALE Width</td>
<td>$t_{AW}$</td>
<td>$1/2,t_{CLK}$</td>
<td>$1/2,t_{CLK}$</td>
<td>$1/2,t_{CLK}$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
<tr>
<td>ALE Low Width</td>
<td>$t_{AL}$</td>
<td>$t_{CLK} + 30$</td>
<td>$t_{CLK} + 30$</td>
<td>$t_{CLK} + 30$</td>
<td>$C_L = 50,\text{pF}$</td>
</tr>
</tbody>
</table>
### AC Characteristics, µPD7220D (Cont'd)

#### Display Cycle (GDC -- Display Memory)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video Signal Delay from 2XWCLK 1</td>
<td>t&lt;sub&gt;VD&lt;/sub&gt;</td>
<td>150</td>
<td>120</td>
<td>100</td>
</tr>
</tbody>
</table>

#### Input Cycle (GDC -- Display Memory)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Signal Setup to 2XWCLK 1</td>
<td>t&lt;sub&gt;PS&lt;/sub&gt;</td>
<td>30</td>
<td>20</td>
<td>15</td>
</tr>
<tr>
<td>Input Signal Width</td>
<td>t&lt;sub&gt;PW&lt;/sub&gt;</td>
<td>t&lt;sub&gt;CLK&lt;/sub&gt;</td>
<td>t&lt;sub&gt;CLK&lt;/sub&gt;</td>
<td>t&lt;sub&gt;CLK&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

#### Clock (2XWCLK)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>7220D Limits</th>
<th>7220D-1 Limits</th>
<th>7220D-2 Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Rise Time</td>
<td>t&lt;sub&gt;CR&lt;/sub&gt;</td>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Clock Fall Time</td>
<td>t&lt;sub&gt;CF&lt;/sub&gt;</td>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Clock High Pulse Width</td>
<td>t&lt;sub&gt;CH&lt;/sub&gt;</td>
<td>105</td>
<td>80</td>
<td>70</td>
</tr>
<tr>
<td>Clock Low Pulse Width</td>
<td>t&lt;sub&gt;CL&lt;/sub&gt;</td>
<td>105</td>
<td>80</td>
<td>70</td>
</tr>
<tr>
<td>Clock Cycle</td>
<td>t&lt;sub&gt;CLK&lt;/sub&gt;</td>
<td>250</td>
<td>2000</td>
<td>2000</td>
</tr>
</tbody>
</table>

### DC Characteristics

T<sub>ja</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V ± 10%; GND = 0V

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Low Voltage V&lt;sub&gt;L&lt;/sub&gt;</td>
<td>0.5 V</td>
<td>V</td>
<td>5</td>
</tr>
<tr>
<td>Input High Voltage V&lt;sub&gt;H&lt;/sub&gt;</td>
<td>2.2 V CC + 0.5 V</td>
<td>V</td>
<td>2</td>
</tr>
<tr>
<td>Output Low Voltage V&lt;sub&gt;OL&lt;/sub&gt;</td>
<td>0.45 V</td>
<td>V</td>
<td>I&lt;sub&gt;OL&lt;/sub&gt; = 2.2 mA</td>
</tr>
<tr>
<td>Output High Voltage V&lt;sub&gt;OH&lt;/sub&gt;</td>
<td>2.4 V</td>
<td>V</td>
<td>I&lt;sub&gt;OH&lt;/sub&gt; = -400 µA</td>
</tr>
<tr>
<td>Input Low Leakage Current I&lt;sub&gt;L&lt;/sub&gt;</td>
<td>-10 µA</td>
<td>µA</td>
<td>V&lt;sub&gt;L&lt;/sub&gt; = 0V</td>
</tr>
<tr>
<td>Input High Leakage Current I&lt;sub&gt;HI&lt;/sub&gt;</td>
<td>+10 µA</td>
<td>µA</td>
<td>V&lt;sub&gt;H&lt;/sub&gt; = V&lt;sub&gt;CC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Output Low Leakage Current I&lt;sub&gt;LO&lt;/sub&gt;</td>
<td>-10 µA</td>
<td>µA</td>
<td>V&lt;sub&gt;LO&lt;/sub&gt; = 0V</td>
</tr>
<tr>
<td>Output High Leakage Current I&lt;sub&gt;HO&lt;/sub&gt;</td>
<td>+10 µA</td>
<td>µA</td>
<td>V&lt;sub&gt;HO&lt;/sub&gt; = V&lt;sub&gt;CC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Clock Input Low Voltage V&lt;sub&gt;CL&lt;/sub&gt;</td>
<td>-0.5 V</td>
<td>V</td>
<td>5</td>
</tr>
<tr>
<td>Clock Input High Voltage V&lt;sub&gt;CH&lt;/sub&gt;</td>
<td>0.5 V</td>
<td>V</td>
<td>2</td>
</tr>
<tr>
<td>V&lt;sub&gt;CC&lt;/sub&gt; Supply Current I&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>3.5 V</td>
<td>V</td>
<td>2</td>
</tr>
<tr>
<td>Output Capacitance C&lt;sub&gt;OL&lt;/sub&gt;</td>
<td>10 pF</td>
<td>pF</td>
<td>V&lt;sub&gt;I&lt;/sub&gt; = 1 MHz</td>
</tr>
<tr>
<td>Clock Input Capacitance C&lt;sub&gt;CI&lt;/sub&gt;</td>
<td>20 pF</td>
<td>pF</td>
<td>V&lt;sub&gt;I&lt;/sub&gt; = 0V</td>
</tr>
</tbody>
</table>

### Absolute Maximum Ratings* (Tentative)

- Ambient Temperature under Bias: 0°C to 70°C
- Storage Temperature: -65°C to 150°C
- Voltage on Any Pin with Respect to Ground: -0.5V to +7V
- Power Dissipation: 1.5 W

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

T<sub>ja</sub> = 25°C; V<sub>CC</sub> = GND = 0V

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Capacitance C&lt;sub&gt;I&lt;/sub&gt;</td>
<td>10 pF</td>
<td>pF</td>
<td>V&lt;sub&gt;I&lt;/sub&gt; = 1 MHz</td>
</tr>
<tr>
<td>Output Capacitance C&lt;sub&gt;O&lt;/sub&gt;</td>
<td>20 pF</td>
<td>pF</td>
<td>V&lt;sub&gt;O&lt;/sub&gt; = 0V</td>
</tr>
<tr>
<td>Clock Input Capacitance C&lt;sub&gt;C&lt;/sub&gt;</td>
<td>20 pF</td>
<td>pF</td>
<td>V&lt;sub&gt;C&lt;/sub&gt; = 0V</td>
</tr>
</tbody>
</table>

Notes:
- © For 2XWCLK, V<sub>L</sub> = -0.5V to +0.6V
- © For 2XWCLK, V<sub>H</sub> = +3.9V to V<sub>CC</sub> +1.0V.
Timing Waveforms

Microprocessor Interface Write Timing

<table>
<thead>
<tr>
<th></th>
<th>AO</th>
<th>WR</th>
<th>DB0-7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Invalid</td>
<td>Valid</td>
<td>Invalid</td>
</tr>
</tbody>
</table>

Microprocessor Interface Read Timing

<table>
<thead>
<tr>
<th></th>
<th>AO</th>
<th>RD</th>
<th>DB0-7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Invalid</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>High Impedance</td>
</tr>
</tbody>
</table>

Microprocessor Interface DMA Write Timing

2xWCLK: HSYNC
DREQ: 
DACK: 
WR: 

\[ t_{sw} (WR \uparrow \text{ to HSYNC}) = t_{sw} \]
\[ t_{sw} (DACK \downarrow \text{ to HSYNC}) = t_{sw} \]

Microprocessor Interface DMA Read Timing

2xWCLK: HSYNC
DREQ: 
DACK: 
RD: 
DB0: 

Display Memory Display Cycle Timing

2xWCLK: 
AD0-15: 
A16, A17: 
ALE: 
HSYNC-REF: BLANK VSYNC LCD 3 CSR CSR-IMAGE ATT-BLINK-CLC

Display Memory RMW Timing

2xWCLK: 
AD0-15: 
DBIN: 
A16, A17: 
ALE: 

16
Timing Waveforms (Cont.)

Display and RMW Cycles (1x Zoom)

- Display Cycle
- 2x WCLK:
- ALE:
- DBR:
- A00-15:
- HSYNC:
- BLANK:
- V/EXT SYNC:
Display and RMW Cycles (2x Zoom)

Zoomed Display Cycle

D1 D2 D3 D4

Zoomed Display Cycle

D1 D2 D3 D4

RMW Cycle

E1 E2 E3 E4

Display or RMW Cycle

E1

2xWCLK:

ALE:

DBIN:

AD0-15: Output Address Output Address Output Address Input Data Output Data Output Address

A16, 17:

BLANK:
Zoomed Display Operation with RMW Cycle (3x Zoom)

2xWCLK:

ALE:

DBIN:

AD0-15: Output Address Output Address Input Data Output Data Output Address

A16, 17:

Blank:
Timing Waveforms (Cont.)

Light Pen and External Sync Input Timing

Clock Timing (2XWCLK)

Test Level (for AC Tests, except 2XWCLK)

Video Sync Signals Timing

Interlaced Video Timing

Interlaced Video Timing
Timing Waveforms (Cont.)

Video Horizontal Sync Generator Parameters

Video Vertical Sync Generator Parameters

Cursor — Image Bit Flag
Video Field Timing

**Horizontal Synchronizing Pulse**

**Horizontal Back Porch Blanking**

**Active Display Lines**

**Vertical Synchronizing Lines**

**Vertical Back Porch Blanked Lines**

**Vertical Front Porch Blanked Lines**

**Drawing Intervals**

- Drawing Interval
- Additional Drawing Interval When in Flash Mode
- Dynamic RAM Refresh If Enabled, Otherwise Additional Drawing Interval

**DMA Request Intervals**

- DMA Request Interval
- Additional DMA Request Intervals When in Flash Mode
Block Diagram of a Graphics Terminal

Multiplane Display Memory Diagram
Package Outline

μPD7220D (Ceramic)

<table>
<thead>
<tr>
<th>Item</th>
<th>Millimeters</th>
<th>Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>51.5 Max</td>
<td>2.03 Max</td>
</tr>
<tr>
<td>B</td>
<td>1.62 Max</td>
<td>0.06 Max</td>
</tr>
<tr>
<td>C</td>
<td>2.54 ± 0.1</td>
<td>0.1 ± 0.004</td>
</tr>
<tr>
<td>D</td>
<td>0.5 ± 0.1</td>
<td>0.02 ± 0.004</td>
</tr>
<tr>
<td>E</td>
<td>48.26 ± 0.1</td>
<td>1.9 ± 0.004</td>
</tr>
<tr>
<td>F</td>
<td>1.02 Min</td>
<td>0.04 Min</td>
</tr>
<tr>
<td>G</td>
<td>3.2 Min</td>
<td>0.13 Min</td>
</tr>
<tr>
<td>H</td>
<td>1.0 Min</td>
<td>0.04 Min</td>
</tr>
<tr>
<td>I</td>
<td>3.5 Max</td>
<td>0.14 Max</td>
</tr>
<tr>
<td>J</td>
<td>4.5 Max</td>
<td>0.18 Max</td>
</tr>
<tr>
<td>K</td>
<td>15.24 Typ</td>
<td>0.6 Typ</td>
</tr>
<tr>
<td>L</td>
<td>14.93 Typ</td>
<td>0.59 Typ</td>
</tr>
<tr>
<td>M</td>
<td>0.25 ± 0.05</td>
<td>0.01 ± 0.0019</td>
</tr>
</tbody>
</table>

The information in this document is subject to change without notice. NEC Electronics U.S.A. Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. NEC Electronics U.S.A. Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics U.S.A. Inc. makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics U.S.A. Inc.

© 1982 NEC Electronics U.S.A. Inc.
Printed in U.S.A.
7220DS-REV3-12-82-10K/21K
CRT CONTROLLER (CRTC)

The MC6845 CRT controller performs the interface between an MPU and a raster-scan CRT display. It is intended for use in MPU-based controllers for CRT terminals in stand-alone or cluster configurations. The CRTC is optimized for the hardware/software balance required for maximum flexibility. All keyboard functions, reads, writes, cursor movements, and editing are under processor control. The CRTC provides video timing and refresh memory addressing.

- Useful in Monochrome or Color CRT Applications
- Applications Include “Glass-Teletype,” Smart, Programmable, Intelligent CRT Terminals; Video Games; Information Displays
- Alphanumeric, Semi-Graphic, and Full-Graphic Capability
- Fully Programmable Via Processor Data Bus. Timing May Be Generated for Almost Any Alphanumeric Screen Format, e.g., 80 x 24, 72 x 64, 132 x 20
- Single + 5 V Supply
- M6800 Compatible Bus Interface
- TTL-Compatible Inputs and Outputs
- Start Address Register Provides Hardware Scroll (by Page or Character)
- Programmable Cursor Register Allows Control of Cursor Format and Blink Rate
- Light Pen Register
- Refresh (Screen) Memory May be Multiplexed Between the CRTC and the MPU Thus Removing the Requirements for Line Buffers or External DMA Devices
- Programmable Interface or Non-Interface Scan Modes
- 14-Bit Refresh Address Allows Up to 16K of Refresh Memory for Use in Character or Semi-Graphic Displays
- 5-Bit Row Address Allows Up to 32 Scan-Line Character Blocks
- By Utilizing Both the Refresh Addresses and the Row Addresses, a 512K Address Space is Available for Use in Graphics Systems
- Refresh Addresses are Provided During Retrace, Allowing the CRTC to Provide Row Addresses to Refresh Dynamic RAMs
- Pin Compatible with the MC6835

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Frequency (MHz)</th>
<th>Temperature</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ceramic</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L Suffix</td>
<td>1.0</td>
<td>0°C to 70°C</td>
<td>MC6845L</td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>-40°C to 85°C</td>
<td>MC6845CL</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>0°C to 70°C</td>
<td>MC68A45L</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>-40°C to 85°C</td>
<td>MC68A45CL</td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>0°C to 70°C</td>
<td>MC68B45L</td>
</tr>
<tr>
<td>Cerdp</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S Suffix</td>
<td>1.0</td>
<td>0°C to 70°C</td>
<td>MC6845S</td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>-40°C to 85°C</td>
<td>MC6845CS</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>0°C to 70°C</td>
<td>MC68A45S</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>-40°C to 85°C</td>
<td>MC68A45CS</td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>0°C to 70°C</td>
<td>MC68B45S</td>
</tr>
<tr>
<td>Plastic</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P Suffix</td>
<td>1.0</td>
<td>0°C to 70°C</td>
<td>MC6845P</td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>-40°C to 85°C</td>
<td>MC6845CP</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>0°C to 70°C</td>
<td>MC68A45P</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>-40°C to 85°C</td>
<td>MC68A45CP</td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>0°C to 70°C</td>
<td>MC68B45P</td>
</tr>
</tbody>
</table>

©MOTOROLA INC., 1984 DS89838-R1
FIGURE 1 — TYPICAL CRT CONTROLLER APPLICATION

MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VCC</td>
<td>-0.3 to +7.0</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>VIN</td>
<td>-0.3 to +7.0</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>TA</td>
<td>Tl to TH</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>TSTG</td>
<td>-55 to +150</td>
<td>°C</td>
</tr>
</tbody>
</table>

THERMAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Value</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Resistance</td>
<td>#JA</td>
<td>100</td>
<td>°C/W</td>
</tr>
<tr>
<td>Plastic Package</td>
<td></td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>Cerdip Package</td>
<td></td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>Ceramic Package</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VCC</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>VIL</td>
<td>-0.3</td>
<td></td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage</td>
<td>VIH</td>
<td>2.0</td>
<td></td>
<td>VCC</td>
<td>V</td>
</tr>
</tbody>
</table>

The device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that VIN and VOUT be constrained to the range VSS ≤ VIN or VOUT ≤ VCC.
POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

\[ T_J = T_A + (P_D \times \theta_{JA}) \]  

Where:

- \( T_A \): Ambient Temperature, °C
- \( \theta_{JA} \): Package Thermal Resistance, Junction-to-Ambient, °C/W
- \( P_D \): \( P_{INT} + P_{PORT} \)
- \( P_{INT} \): \( I_{CC} \times V_{CC} \), Watts — Chip Internal Power
- \( P_{PORT} \): Port Power Dissipation, Watts — User Determined

For most applications \( P_{PORT} < P_{INT} \) and can be neglected. \( P_{PORT} \) may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between \( P_D \) and \( T_J \) (if \( P_{PORT} \) is neglected) is:

\[ P_D = K \times (T_J + 273°C) \]  

Solving equations 1 and 2 for \( K \) gives:

\[ K = P_D \times (T_A + 273°C) + \theta_{JA} \times P_D^2 \]  

Where \( K \) is a constant pertaining to the particular part. \( K \) can be determined from equation 3 by measuring \( P_D \) (at equilibrium) for a known \( T_A \). Using this value of \( K \) the values of \( P_D \) and \( T_J \) can be obtained by solving equations (1) and (2) iteratively for any value of \( T_A \).

DC ELECTRICAL CHARACTERISTICS (\( V_{CC} = 5.0 \) Vdc ± 5%, \( V_{SS} = 0 \), \( T_A = 0 \) to 70°C unless otherwise noted, see Figures 2-4)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input High Voltage</td>
<td>( V_{IH} )</td>
<td>2.0</td>
<td>-</td>
<td>( V_{CC} )</td>
<td>V</td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>( V_{IL} )</td>
<td>-0.3</td>
<td>-</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>( I_{in} )</td>
<td>-</td>
<td>0.1</td>
<td>2.5</td>
<td>( \mu )A</td>
</tr>
<tr>
<td>Hi-Z State Input Current (( V_{CC} = 5.25 ) V) (( V_{in} = 0.4 ) to 2.4 V)</td>
<td>( I_{TSI} )</td>
<td>-10</td>
<td>-</td>
<td>10</td>
<td>( \mu )A</td>
</tr>
<tr>
<td>Output High Voltage Other Outputs</td>
<td>( V_{OH} )</td>
<td>2.4</td>
<td>2.4</td>
<td>3.0</td>
<td>V</td>
</tr>
<tr>
<td>( I_{Load} = -205 \mu )A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{Load} = -100 \mu )A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Low Voltage Other Outputs</td>
<td>( V_{OL} )</td>
<td>-</td>
<td>0.3</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>Internal Power Dissipation (Measured at ( T_A = 0°C ))</td>
<td>( P_{INT} )</td>
<td>-</td>
<td>-</td>
<td>600</td>
<td>750</td>
</tr>
<tr>
<td>Input Capacitance DO-D7 All Others</td>
<td>( C_{in} )</td>
<td>-</td>
<td>-</td>
<td>12.5</td>
<td>pF</td>
</tr>
<tr>
<td>All Outputs</td>
<td></td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>Output Capacitance All Outputs</td>
<td>( C_{OUT} )</td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>pF</td>
</tr>
</tbody>
</table>
## BUS TIMING CHARACTERISTICS
(See Notes 1 and 2) (Reference Figures 2 and 3)

<table>
<thead>
<tr>
<th>Ident. Number</th>
<th>Characteristic</th>
<th>Symbol</th>
<th>MC6845</th>
<th>MC68A45</th>
<th>MC68B45</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Cycle Time</td>
<td>t(_{\text{CYC}})</td>
<td>1.0</td>
<td>10**</td>
<td>0.67</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>Pulse Width, E Low</td>
<td>PWE(_{\text{EL}})</td>
<td>430</td>
<td>–</td>
<td>290</td>
<td>–</td>
</tr>
<tr>
<td>3</td>
<td>Pulse Width, E High</td>
<td>PWE(_{\text{EH}})</td>
<td>450</td>
<td>–</td>
<td>290</td>
<td>–</td>
</tr>
<tr>
<td>4</td>
<td>Clock Rise and Fall Time</td>
<td>t(_{\text{R, F}})</td>
<td>–</td>
<td>25</td>
<td>–</td>
<td>25</td>
</tr>
<tr>
<td>5</td>
<td>Address Hold Time (RS)</td>
<td>t(_{\text{AH}})</td>
<td>10</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>6</td>
<td>R/W and CS Setup Time Before E</td>
<td>t(_{\text{AS}})</td>
<td>80</td>
<td>–</td>
<td>60</td>
<td>–</td>
</tr>
<tr>
<td>7</td>
<td>R/W and CS Hold Time</td>
<td>t(_{\text{CH}})</td>
<td>10</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>8</td>
<td>Read Data Hold Time</td>
<td>t(_{\text{DHR}})</td>
<td>20</td>
<td>50*</td>
<td>20</td>
<td>50*</td>
</tr>
<tr>
<td>9</td>
<td>Write Data Hold Time</td>
<td>t(_{\text{DHW}})</td>
<td>10</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>10</td>
<td>Peripherals Input Data Setup Time</td>
<td>t(_{\text{DSW}})</td>
<td>165</td>
<td>–</td>
<td>80</td>
<td>–</td>
</tr>
</tbody>
</table>

*The data bus output buffers are no longer sourcing or sinking current by t\(_{\text{DHR}}\) maximum (high impedance).

**The E clock may be low for extended periods provided the CLK input is active.

FIGURE 2 — MC6845 BUS TIMING

FIGURE 3 — BUS TIMING TEST LOAD

NOTES:
1. Voltage levels shown are V\(_{\text{L}}\) \(\leq\) 0.4 V, V\(_{\text{H}}\) \(\geq\) 2.4 V, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.

C = 130 pF for D0-D7
= 30 pF for MA0-MA13, RA0-RA4,
DE, HS, VS, and CURSOR
R = 11 k\(\Omega\) for D0-D7
= 24 k\(\Omega\) for All Other Outputs
CRTC TIMING CHARACTERISTICS (Reference Figures 4 and 5)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Clock Pulse Width, Low</td>
<td>P_{WCL}</td>
<td>150</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Minimum Clock Pulse Width, High</td>
<td>P_{WCH}</td>
<td>150</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>f_c</td>
<td>-</td>
<td>3.0</td>
<td>MHz</td>
</tr>
<tr>
<td>Rise and Fall Time for Clock Input</td>
<td>t_{gr. t_{cf}}</td>
<td>-</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>Memory Address Delay Time</td>
<td>t_{MAD}</td>
<td>-</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>Raster Address Delay Time</td>
<td>t_{RAD}</td>
<td>-</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>Display Timing Delay Time</td>
<td>t_{RAD}</td>
<td>-</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>Horizontal Sync Delay Time</td>
<td>t_{HSD}</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>Vertical Sync Delay Time</td>
<td>t_{VSD}</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>Cursor Display Timing Delay Time</td>
<td>t_{CDD}</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>Light Pen Strobe Minimum Pulse Width</td>
<td>P_{WLPH}</td>
<td>80</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Light Pen Strobe Disable Time</td>
<td>t_{LPD1}</td>
<td>-</td>
<td>80</td>
<td>ns</td>
</tr>
</tbody>
</table>

NOTE: The light pen strobe must fall to low level before VS pulse rises.

FIGURE 4 — CRTC TIMING CHART

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts unless otherwise noted.
FIGURE 5 - CRTC-CLK, MA0-MA13, AND LPSTB TIMING DIAGRAM

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

When the CRTC detects the rising edge of LPSTB in this period, the CRTC sets the Refresh Memory Address 'M + 2' into the LIGHT PEN REGISTER.

\( \text{tLPD1, tLPD2: Period of uncertainty for the Refresh Memory Address.} \)

CRTC INTERFACE SYSTEM DESCRIPTION

The CRT controller generates the signals necessary to interface a digital system to a raster scan CRT display. In this type of display, an electron beam starts in the upper left hand corner, moves quickly across the screen and returns. This action is called a horizontal scan. After each horizontal scan the beam is incrementally moved down in the vertical direction until it has reached the bottom. At this point one frame has been displayed, as the beam has made many horizontal scans and one vertical scan.

Two types of raster scanning are used in CRTs, interlace and non-interlace, shown in Figures 6 and 7. Non-interlace scanning consists of one field per frame. The scan lines in Figure 6 are shown as solid lines and the retrace patterns are indicated by the dotted lines. Increasing the number of frames per second will decrease the flicker. Ordinarily, either a 50 or 60 frame per second refresh rate is used to minimize beating between the CRT and the power line frequency. This prevents the displayed data from weav.

Interlace scanning is used in broadcast TV and on data monitors where high density or high resolution data must be displayed. Two fields, or vertical scans are made down the screen for each single picture or frame. The first field (even field) starts in the upper left hand corner; the second (odd field) in the upper center. Both fields overlap as shown in Figure 7, thus interlacing the two fields into a single frame.

In order to display the characters on the CRT screen the frames must be continually repeated. The data to be displayed is stored in the refresh (screen) memory by the MPU controlling the data processing system. The data is usually written in ASCII code, so it cannot be directly displayed as characters. A character generator ROM is typically used to convert the ASCII codes into the "dot" pattern for every character.

The most common method of generating characters is to create a matrix of dots 'x' dots (columns) wide and 'y' dots (rows) high. Each character is created by selectively filling in

FIGURE 6 — RASTER SCAN SYSTEM (NON-INTERLACE)

FIGURE 7 — RASTER SCAN SYSTEM (INTERLACE)
the dots. As "x" and "y" get larger a more detailed character may be created. Two common dot matrices are 5 x 7 and 7 x 9. Many variations of these standards will allow Chinese, Japanese, or Arabic letters instead of English. Since characters require some space between them, a character block larger than the character is typically used, as shown in Figure 8. The figure also shows the corresponding timing and levels for a video signal that would generate the characters.

Referring to Figure 1, the CRT controller generates the refresh addresses (MA0-MA13), row addresses (RA0-RA4), and the video timing (vertical sync – VS, horizontal sync – HS, and display enable – DE). Other functions include an internal cursor register which generates a cursor output when its contents compare to the current refresh address. A light pen strobe input signal allows capture of the refresh address in an internal light pen register.

All timing in the CRTC is derived from the CLK input. In alphanumeric terminals, this signal is the character rate. The video rate or "dot" clock is externally divided by high-speed logic (TTU to generate the CLK input. The high-speed logic must also generate the timing and control signals necessary for the shift register, latch, and MUX control.

The processor communicates with the CRTC through an 8-bit data bus by reading or writing into the 19 registers. The refresh memory address is multiplexed between the processor and the CRTC. Data appears on a secondary bus separate from the processor's bus. The secondary data bus concept in no way precludes using the refresh RAM for other purposes. It looks like any other RAM to the processor. A number of approaches are possible for solving contentions for the refresh memory:

1. Processor always gets priority. (Generally, "hash" occurs as MPU and CRTC clocks are not synchronized.)
2. Processor gets priority access anytime, but can be synchronized by an interrupt to perform accesses only during horizontal and vertical retrace times.
3. Synchronize the processor with memory wait cycles (states).
4. Synchronize the processor to the character rate as shown in Figure 9. The M6800 processor family works very well in this configuration as constant cycle lengths are present. This method provides no overhead for the processor as there is never a contention for a memory access. All accesses are transparent.

FIGURE 8 — CHARACTER DISPLAY ON THE SCREEN AND VIDEO SIGNAL
### Processor Interface
The CRTC interfaces to a processor bus on the bidirectional data bus (D0-D7) using CS, RS, E, and R/W for control signals.

#### Data Bus (D0-D7)
The bidirectional data lines (D0-D7) allow data transfers between the internal CRTC register file and the processor. Data bus output drivers are in the high-impedance state until the processor performs a CRTC read operation.

#### Enable (E)
The enable signal is a high-impedance TTL/MOS compatible input which enables the data bus input/output buffers and clocks data to and from the CRTC. This signal is usually derived from the processor clock. The high-to-low transition is the active edge.

#### Chip Select (CS)
The CS line is a high-impedance TTL/MOS compatible input which selects the CRTC, when low, to read or write to the internal register file. This signal should only be active when there is a valid stable address being decoded from the processor.

#### Register Select (RS)
The RS line is a high-impedance TTL/MOS compatible input which selects either the address register (RS = 0) or one of the data register (RS = 1) or the internal register file.

#### Read/Write (R/W)
The R/W line is a high-impedance TTL/MOS compatible input which determines whether the internal register file gets written or read. A write is defined as a low level.

### CRT Control
The CRTC provides horizontal sync (HS), vertical sync (VS), and display enable (DE) signals.

#### Vertical Sync (VS) and Horizontal Sync (HS)
These TTL-compatible outputs are active high signals which drive the monitor directly or are fed to the video processing circuitry to generate a composite video signal. The VS signal determines the vertical position of the displayed text while the HS signal determines the horizontal position of the displayed text.

#### Display Enable (DE)
This TTL-compatible output is an active high signal which indicates the CRTC is providing addressing in the active display area.

### Refresh Memory/Character Generator Addressing
The CRTC provides memory addresses (MA0-MA13) to scan the refresh RAM. Row addresses (RA0-RA4) are also provided for use with character generator ROMs. In a graphics system, both the memory addresses and the row addresses would be used to scan the refresh RAM. Both the memory addresses and the row addresses continue to run during vertical retrace thus allowing the CRTC to provide the refresh addresses required to refresh dynamic RAMs.

#### Refresh Memory Addresses (MA0-MA13)
These 14 outputs are used to refresh the CRT screen with pages of data located within a 16K block of refresh memory. These outputs are capable of driving one standard TTL load and 30 pF.

#### Row Addresses (RA0-RA4)
These five outputs from the internal row address counter are used to address the character generator ROM. These outputs are capable of driving one standard TTL load and 30 pF.

### Other Pins
- **Cursor**
  This TTL-compatible output indicates a valid cursor address to external video processing logic. It is an active high signal.

- **Clock (CLK)**
The CLK is a TTL/MOS-compatible input used to synchronize all CRT functions except for the processor interface. An external dot counter is used to derive this signal which is usually the character rate in an alphanumeric CRT. The active transition is high-to-low.
Light Pen Strobe (LPSTB) — A low-to-high transition on this high-impedance TTL/MOS-compatible input latches the current Refresh Address in the light pen register. The latching of the refresh address is internally synchronized to the character clock (CLK).

VCC and VSS — These inputs supply +5 Vdc ±5% to the CRTC.

RESET — The RESET input is used to reset the CRTC. A low level on the RESET input forces the CRTC into the following state:
(a) All counters in the CRTC are cleared and the device stops the display operation.
(b) All the outputs are driven low.

NOTE
The horizontal sync output is not defined until after R2 is programmed.
(c) The control registers of the CRTC are not affected and remain unchanged.

Functionality of RESET differs from that of other M6800 parts in the following functions:

The CRTC consists of programmable horizontal and vertical timing generators, programmable linear address register, programmable cursor logic, light pen capture register, and control circuitry for interface to a processor bus. A block diagram of the CRTC is shown in Figure 10.

All CRTC timing is derived from the CLK, usually the output of an external dot rate counter. Coincidence (CO) circuits continuously compare counter contents to the contents of the programmable register file, R0-R17. For horizontal timing generation, comparisons result in: 1) horizontal sync pulse (HS) of a frequency, position, and width determined by the registers; 2) horizontal display signal of a frequency, position, and duration determined by the registers.

The horizontal counter produces H clock which drives the scan line counter and vertical control. The contents of the raster counter are continuously compared to the maximum scan line address register. A coincidence resets the raster counter and clocks the vertical counter.

Comparisons of vertical counter contents and vertical registers result in: 1) vertical sync pulse (VS) of a frequency and position determined by the registers; 2) vertical display signal of a frequency and position determined by the registers.

The vertical control logic has other functions.

1. Generate row selects, RA0-RA4, from the raster count for the corresponding interface or non-interface modes.
2. Extend the number of scan lines in the vertical total by the amount programmed in the vertical total adjust register.

The linear address generator is driven by the CLK and locates the relative positions of characters in memory with their positions on the screen. Fourteen lines, MA0-MA13, are available for addressing up to four pages of 4K characters, eight pages of 2K characters, etc. Using the start address register, hardware scrolling through 16K characters is possible. The linear address generator repeats the same sequence of addresses for each scan line of a character row.

The cursor logic determines the cursor location, size, and blink rate on the screen. All are programmable.

The light pen strobe going high causes the current contents of the address counter to be latched in the light pen register. The contents of the light pen register are subsequently read by the processor.

Internal CRTC registers are programmed by the processor through the data bus, D0-D7, and the control signals – R/W, CS, RS, and E.

REGISTER FILE DESCRIPTIONS

The nineteen registers of the CRTC may be accessed through the data bus. Only two memory locations are required as one location is used as a pointer to address one of the remaining eighteen registers. These eighteen registers control horizontal timing, vertical timing, interlace operation, row address operation, and define the cursor, cursor address, start address, and light pen register. The register addresses and sizes are shown in Table 2.

ADDRESS REGISTER

The address register is a 5-bit write-only register used as an "indirect" or "pointer" register. It contains the address of one of the other eighteen registers. When both RS and CS are low, the address register is selected. When CS is low and RS is high, the register pointed to by the address register is selected.

TIMING REGISTERS R0-R9

Figure 11 shows the visible display area of a typical CRT monitor giving the point of reference for horizontal registers as the left-most displayed character position. Horizontal registers are programmed in character clock time units with respect to the reference as shown in Figure 12. The point of reference for the vertical registers is the top character position displayed. Vertical registers are programmed in scan line times with respect to the reference as shown in Figure 13.

Horizontal Total Register (R0) — This 8-bit write-only register determines the horizontal sync (HS) frequency by defining the HS period in character times. It is the total of the displayed characters plus the non-displayed character times (retrace) minus one.
FIGURE 10 — CRTC BLOCK DIAGRAM

- Horizontal CTR (1 + 256) MC
- Horizontal Sync Width CTR (1 + 16) MC
- Character Row CTR (1 + 128) MC
- Scan Line CTR (1 + 32) MC
- H Display
- H Horizontal Displayed Reg
- Sync Position Reg
- Interface Mode Reg
- Max Scan Line Address Reg
- Cursor Start Reg
- Cursor End Reg
- Scan Address Reg
- Linear Address Reg
- Light Port Req
- Sync

Motorola Semiconductor Products Inc.
### TABLE 2 - CRTC INTERNAL REGISTER ASSIGNMENT

<table>
<thead>
<tr>
<th>CS</th>
<th>RS</th>
<th>Address Register</th>
<th>Register #</th>
<th>Register File</th>
<th>Program Unit</th>
<th>Read</th>
<th>Write</th>
<th>Number of Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>X X X X X X X X</td>
<td>AR</td>
<td>Address Register</td>
<td>-</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X X X X X X</td>
<td>R0</td>
<td>Horizontal Total</td>
<td>Char.</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 0 0 0 0 0</td>
<td>R1</td>
<td>Horizontal Displayed</td>
<td>Char.</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 0 0 0 0 0 0 0</td>
<td>R2</td>
<td>H. Sync Position</td>
<td>Char.</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 0 0 0 0 1 0</td>
<td>R3</td>
<td>Sync Width</td>
<td>-</td>
<td>No</td>
<td>Yes</td>
<td>H H H H</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 0 1 1 0 0 0</td>
<td>R4</td>
<td>Vertical Total</td>
<td>Char. Row</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 1 0 1 0 1 0</td>
<td>R5</td>
<td>V. Total Adjust</td>
<td>Scan Line</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 1 0 1 1 0 0</td>
<td>R6</td>
<td>Vertical Displayed</td>
<td>Char. Row</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 1 0 1 1 1 1</td>
<td>R7</td>
<td>V. Sync Position</td>
<td>Char. Row</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 1 0 1 0 0 0</td>
<td>R8</td>
<td>Interface Mode and Skew</td>
<td>Note 1</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 1 1 0 0 0 0 1</td>
<td>R9</td>
<td>Max Scan Line Address</td>
<td>Scan Line</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 0 1 0 1 0</td>
<td>R10</td>
<td>Cursor Start</td>
<td>Scan Line</td>
<td>No</td>
<td>Yes</td>
<td>B P (Note 2)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 1 0 1 0</td>
<td>R11</td>
<td>Cursor End</td>
<td>Scan Line</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 1 0 0 0 0</td>
<td>R12</td>
<td>Start Address (H)</td>
<td>-</td>
<td>No</td>
<td>Yes</td>
<td>0 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 1 1 0 0 1</td>
<td>R13</td>
<td>Start Address (L)</td>
<td>-</td>
<td>No</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 1 1 0 0</td>
<td>R14</td>
<td>Cursor (H)</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>0 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 0 1 1 1 1 1</td>
<td>R15</td>
<td>Cursor (L)</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 1 0 0 0 0 0 0</td>
<td>R16</td>
<td>Light Pen (H)</td>
<td>-</td>
<td>Yes</td>
<td>No</td>
<td>0 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 1 0 0 0 0 1 0</td>
<td>R17</td>
<td>Light Pen (L)</td>
<td>-</td>
<td>Yes</td>
<td>No</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. The interlace is shown in Table 3.
2. Bit 5 of the cursor start raster register is used for blink period control, and bit 6 is used to select blink or no-blink.

### FIGURE 11 - ILLUSTRATION OF THE CRT SCREEN FORMAT

- Number of Horizontal Total Char. (NHT+1)
- Number of Horizontal Displayed Char. (NHDL)
- Maximum Scan Lines (NL+1)
- Line (NSL)
- Display Period
- Vertical Retrace Period
- Total Scan Line Adjust (NSA)

**NOTE 1:** Timing values are described in Table 5.
Horizontal Displayed Register (R1) — This 8-bit write-only register determines the number of displayed characters per line. Any 8-bit number may be programmed as long as the contents of R0 are greater than the contents of R1.

Horizontal Sync Position Register (R2) — This 8-bit write-only register controls the HS position. The horizontal sync position defines the horizontal sync delay (front porch) and the horizontal scan delay (back porch). When the programmed value of this register is increased, the display on the CRT screen is shifted to the left. When the programmed value is decreased, the display is shifted to the right. Any 8-bit number may be programmed as long as the sum of the contents of R2 and R3 are less than the contents of R0. R2 must be greater than R1.

Sync Width Register (R3) — This 8-bit write-only register determines the width of the horizontal sync (HS) pulse. The vertical sync pulse width is fixed at 16 scan-line times.

The HS pulse width may be programmed from 1-to-15 character clock periods thus allowing compatibility with the HS pulse width specifications of many different monitors. If zero is written into this register then no HS is provided.

Horizontal Timing Summary (Figure 12) — The difference between R0 and R1 is the horizontal blanking interval. This interval in the horizontal scan period allows the beam to return (retrace) to the left side of the screen. The retrace time is determined by the monitor’s horizontal scan components. Retrace time is less than the horizontal blanking interval. A good rule of thumb is to make the horizontal blanking about 20% of the total horizontal scanning period for a CRT. In inexpensive TV receivers, the beam overscans the display screen so that aging of parts does not result in underscanning. Because of this, the retrace time should be about one third the horizontal scanning period. The horizontal sync delay, HS pulse width, and horizontal scan delay are typically programmed with a 1:2:2 ratio.

Vertical Total Register (R4) and Vertical Total Adjust Register (R5) — The frequency of VS is determined by both R4 and R5. The calculated number of character row times is usually an integer plus a fraction to get exactly a 50 or 60 Hz vertical refresh rate. The integer number of character row times minus one is programmed in the 7-bit write-only vertical total register (R4). The fraction of character line times is programmed in the 5-bit write-only vertical total adjust register (R5) as the number of scan lines required.

Vertical Displayed Register (R6) — This 7-bit write-only register specifies the number of displayed character rows on the CRT screen, and is programmed in character row times. Any number smaller than the contents of R4 may be programmed into R6.

Vertical Sync Position (R7) — This 7-bit write-only register controls the position of vertical sync with respect to the reference. It is programmed in character row times. When the programmed value of this register is increased, the display position of the CRT screen is shifted up. When the programmed value is decreased the display position is shifted down. Any number equal to or less than the vertical total (R4) and greater than or equal to the vertical displayed (R6) may be used.

Interlace Mode and Skew Register (R8) — The MC6845 only allows control of the interlace modes as programmed by the low order two bits of this write-only register. Table 3 shows the interlace modes available to the user. These modes are selected using the two low order bits of this 6-bit write-only register.

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Normal Sync Mode (Non-Interlace)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Interlace Sync Mode</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Interlace Sync and Video Mode</td>
</tr>
</tbody>
</table>

In the normal sync mode (non-interlace) only one field is available as shown in Figures 6 and 14a. Each scan line is refreshed at the VS frequency (e.g., 50 or 60 Hz).

Two interlace modes are available as shown in Figures 7, 14b, and 14c. The frame time is divided between even and odd alternating fields. The horizontal and vertical timing relationship (VS delayed by one half scan line time) results in the displacement of scan lines in the odd field with respect to the even field.

In the interlace sync mode the same information is painted in both fields as shown in Figure 14b. This is a useful mode for filling in a character to enhance readability.

In the interlace sync and video mode, shown in Figure 14c, alternating lines of the character are displayed in the even field and the odd field. This effectively doubles the given bandwidth of the CRT monitor.

Care must be taken when using either interlace mode to avoid an apparent flicker effect. This flicker effect is due to the doubling of the refresh time for all scan lines since each field is displayed alternately and may be minimized with proper monitor design (e.g., longer persistence phosphors).

In addition, there are restrictions on the programming of the CRTC registers for interlace operation:

1. The horizontal total register value, R0, must be odd (i.e., an even number of character times).
2. For interlace sync and video mode only, the maximum scan-line address, R9, must be odd (i.e., an even number of scan lines).
3. For interlace sync and video mode only, the number (Nvd) programmed into the vertical display register (R6) must be one half the actual number required. The even numbered scan lines are displayed in the even field and the odd numbered scan lines are displayed in the odd field.
4. For interlace sync and video mode only, the cursor start register (R10) and cursor end register (R11) must both be even or both odd depending on which field the cursor is to be displayed in. A full block cursor will be displayed in both the even and the odd field when the cursor end register (R11) is programmed to a value greater than the value in the maximum scan line address register (R9).
FIGURE 12 — CRT C HORIZONTAL TIMING

*Timing is shown for first displayed scan row only. See chart in Figure 15 for other rows. The initial MA is determined by the contents of start address register, R12/R13. Timing is shown for R12/R13 = 0.

NOTE: Timing values are described in Table 5.
NOTES:
1. In interlace sync and video mode, maximum raster address (Nr) shall be odd.
2. In interface mode, Nht shall be odd.
Maximum Scan Line Address Register (R9) — This 5-bit write-only register determines the number of scan lines per character row including the spacing; thus, controlling operation of the row address counter. The programmed value is a maximum address and is one less than the number of scan lines.

CURSOR CONTROL

Cursor Start Register (R10) and Cursor End Register (R11) — These registers allow a cursor of up to 32 scan lines in height to be placed on any scan line of the character block as shown in Figure 15. R10 is a 7-bit write-only register used to define the start scan line and the cursor blink rate. Bits 5 and 6 of the cursor start address register control the cursor operation as shown in Table 4. Non-display, display, and two blink modes (16 times or 32 times the field period) are available. R11 is a 5-bit write-only register which defines the last scan line of the cursor.

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Cursor Display Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Non-Blink</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Cursor Non-Display</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Blink, 1/16 Field Rate</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Blink, 1/32 Field Rate</td>
</tr>
</tbody>
</table>

TABLE 4 — CURSOR START REGISTER

When an external blink feature on characters is required, it may be necessary to perform cursor blink externally so that both blink rates are synchronized. Note that an invert/non-invert cursor is easily implemented by programming the CRTC for a blinking cursor and externally inverting the video signal with an exclusive-OR gate.

Cursor Register (R14-H, R15-L) — This 14-bit read/write register pair is programmed to position the cursor anywhere in the refresh RAM area; thus, allowing hardware paging and scrolling through memory without loss of the original cursor position. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register.

OTHER REGISTERS

Start Address Register (R12-H, R13-L) — This 14-bit write-only register pair controls the first address output by the CRTC after vertical blanking. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register. The start address register determines which portion of the refresh RAM is displayed on the CRT screen. Hardware scrolling by character or page may be accomplished by modifying the contents of this register.

Light Pen Register (R16-H, R17-L) — This 14-bit read-only register pair captures the refresh address output by the CRTC on the positive edge of a pulse input to the LPSTB pin. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register. Since the light pen pulse is asynchronous with respect to refresh address timing an internal synchronizer is designed into the CRTC. Due to delays (Figure 5) in this circuit, the value of R16 and R17 will need to be corrected in software. Figure 16 shows an interrupt driven approach although a polling routine could be used.
FIGURE 15 — CURSOR CONTROL

On | Off | On
---|-----|---

Blink Period = 16 or 32 Times Field Period

FIGURE 16 — INTERFACING OF LIGHT PEN

OPERATION OF THE CRTC

TIMING CHART OF THE CRT INTERFACE SIGNALS

Timing charts of CRT interface signals are illustrated in this section. When values listed in Table 5 are programmed into CRTC control registers, the device provides the outputs as shown in the timing diagrams (Figures 12, 13, 17, and 18). The screen format is shown in Figure 11 which illustrates the relation between refresh memory address (MA0-MA13), raster address (RA0-RA4), and the position on the screen. In this example, the start address is assumed to be zero.

TABLE 5 — VALUES PROGRAMMED INTO CRTC REGISTERS

<table>
<thead>
<tr>
<th>Reg. #</th>
<th>Register Name</th>
<th>Value</th>
<th>Programmed Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>H. Total</td>
<td>(N_{\text{ht}} + 1)</td>
<td>(N_{\text{ht}})</td>
</tr>
<tr>
<td>R1</td>
<td>H. Displayed</td>
<td>(N_{\text{hd}})</td>
<td>(N_{\text{hd}})</td>
</tr>
<tr>
<td>R2</td>
<td>H. Sync Position</td>
<td>(N_{\text{hsp}})</td>
<td>(N_{\text{hsp}})</td>
</tr>
<tr>
<td>R3</td>
<td>H. Sync Width</td>
<td>(N_{\text{hsW}})</td>
<td>(N_{\text{hsW}})</td>
</tr>
<tr>
<td>R4</td>
<td>V. Total</td>
<td>(N_{\text{vt}} + 1)</td>
<td>(N_{\text{vt}})</td>
</tr>
<tr>
<td>R5</td>
<td>V. Scan Line Adjust</td>
<td>(N_{\text{adj}})</td>
<td>(N_{\text{adj}})</td>
</tr>
<tr>
<td>R6</td>
<td>V. Displayed</td>
<td>(N_{\text{vd}})</td>
<td>(N_{\text{vd}})</td>
</tr>
<tr>
<td>R7</td>
<td>V. Sync Position</td>
<td>(N_{\text{vsp}})</td>
<td>(N_{\text{vsp}})</td>
</tr>
<tr>
<td>R8</td>
<td>Interface Mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R9</td>
<td>Max. Scan Line Address</td>
<td>(N_{\text{sl}})</td>
<td>(N_{\text{sl}})</td>
</tr>
</tbody>
</table>
**FIGURE 17 — CURSOR TIMING**

*Timing is shown for non-interlace and interlace sync modes.
Example shown has cursor programmed as:
Cursor Register = $N_{hd} + 2$
Cursor Start = 1
Cursor End = 3

**The initial MA is determined by the contents of start address register, R12/R13. Timing is shown for R12/R13 = 0.

**NOTE 1: Timing values are described in Table 5.
NOTE 1: The initial MA is determined by the contents of start address register, R12/R13. Timing is shown for R12/R13 = 0. Only non-interlace and interlace sync modes are shown.
DETERMINING REGISTER CONTENTS

Some of the register contents are determined rather easily. They are:

<table>
<thead>
<tr>
<th>Register</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>R8</td>
<td>Interlace Mode Register</td>
<td>See Table 3</td>
</tr>
<tr>
<td>R10</td>
<td>Cursor Start</td>
<td>See Figure 15 and Table 4</td>
</tr>
<tr>
<td>R11</td>
<td>Cursor End</td>
<td>See Figure 15</td>
</tr>
<tr>
<td>R12</td>
<td>Start Address (H)</td>
<td>User programs first memory location</td>
</tr>
<tr>
<td>R13</td>
<td>Start Address (L)</td>
<td>User programs desired cursor location</td>
</tr>
<tr>
<td>R14</td>
<td>Cursor (H)</td>
<td>Can be loaded via light-pen strobe</td>
</tr>
<tr>
<td>R15</td>
<td>Cursor (L)</td>
<td></td>
</tr>
<tr>
<td>R16</td>
<td>Light Pen (H)</td>
<td></td>
</tr>
<tr>
<td>R17</td>
<td>Light Pen (L)</td>
<td></td>
</tr>
</tbody>
</table>

The remaining register contents must be determined from some basic data related to the CRT monitor and from the user-desired display format. The CRTC reference sheet (see Figure 19) gives a set of formulas for calculating the register contents as well as other useful characteristics of the display. This type of data is summarized under basic parameters in Figures 20 and 21; most or all of this data must be supplied by the user before he can determine the contents for registers R0-R7 and R9. All variables B1-B10 are equal to basic parameters 1 through 10.

FIGURE 19 — CRTC REFERENCE SHEET

<table>
<thead>
<tr>
<th>Register</th>
<th>Function</th>
<th>Intermediate Calculations</th>
<th>Register Calculations</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>Horizontal Total</td>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>R1</td>
<td>Horiz. Displayed</td>
<td>f'</td>
<td>Dot frequency (1st approx.)</td>
</tr>
<tr>
<td>R2</td>
<td>Horiz. Sync. Position</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>Horiz. Sync. Width</td>
<td>( t_c )</td>
<td>Character Time</td>
</tr>
<tr>
<td>R4</td>
<td>Vertical Total</td>
<td>f</td>
<td>Dot frequency</td>
</tr>
<tr>
<td>R5</td>
<td>Vertical Total Adjust</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R6</td>
<td>Vertical Displayed</td>
<td>( t_{sl} )</td>
<td>Scan line time</td>
</tr>
<tr>
<td>R7</td>
<td>Vert. Sync. Position</td>
<td>n</td>
<td>Total # of scan lines</td>
</tr>
<tr>
<td>R8</td>
<td>Interlace Mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R9</td>
<td>Max. Scan Line Address</td>
<td>N</td>
<td>Integer</td>
</tr>
<tr>
<td>R10</td>
<td>Cursor Start</td>
<td>R</td>
<td>Integer remainder</td>
</tr>
<tr>
<td>R11</td>
<td>Cursor End</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R12</td>
<td>Start Address (H)</td>
<td>( t_{cr} )</td>
<td>Character row time</td>
</tr>
<tr>
<td>R13</td>
<td>Start Address (L)</td>
<td>( t_{hr} )</td>
<td>Horizontal retrace time</td>
</tr>
<tr>
<td>R14</td>
<td>Cursor (H)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R15</td>
<td>Cursor (L)</td>
<td>( t_{vr} )</td>
<td>Vertical retrace time</td>
</tr>
<tr>
<td>R17</td>
<td>Light Pen (L)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MOTOROLA Semiconductor Products Inc.
In Figures 20 and 21, worksheet example calculations are shown for 32 x 16 and 80 x 24 display formats respectively. The following items are keyed to the figures. Basic parameters through have been provided; items through are data about the CRT monitor and items through are data about the user’s desired display.

1. Calculate the approximate dot frequency. The user should verify that the bandwidth of his CRT monitor will accommodate this frequency.
2. Calculate R0. The resultant answer will usually be an integer plus a fraction. Assume the next high integer.
3. Fill in value for R1.
4. Calculate R3. Use the next highest integer. In these examples the sync width was chosen to be one third of the horizontal blanking interval.
5. Calculate R2. Again, use the next highest integer.
6. Calculate tcr. This is the time required for one scan line of one character block to be written.
7. Calculate the exact dot frequency.
8. Calculate tsl, scan line time. This is the time required for one scan line of one character row to be written including retrace time.

In Figure 20, calculation verifies that the vertical period is 16.667 milliseconds or 60 hertz. The expression used is:

\[ t_{cr} \times ((R4 + 1) + t_{sl} \times R5) = V_p. \]

Another check is calculation of horizontal sync pulse width R3. \( t_c = \text{PWH}_s \) (typically approximately equals 4 microseconds).

For convenience, a blank worksheet is provided in Figure 22.

### FIGURE 20 — CRTC WORKSHEET EXAMPLE CALCULATION (32 x 16)

<table>
<thead>
<tr>
<th>Basic Parameters (B1-B10)</th>
<th>Intermediate Calculations</th>
<th>Register Calculations</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Value</td>
</tr>
<tr>
<td>1. Horizontal frequency</td>
<td></td>
<td>Register</td>
</tr>
<tr>
<td>15750 + 500 = 15750 + 500</td>
<td>32 x (5 + 2)</td>
<td>4.27 x 10^6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R0</td>
</tr>
<tr>
<td>2. Vertical frequency</td>
<td></td>
<td>4.27 x 10^6</td>
</tr>
<tr>
<td>60</td>
<td></td>
<td>15,750 x (5 + 2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15750 x (5 + 2)</td>
</tr>
<tr>
<td>3. Minimum Horizontal retrace time</td>
<td>11 x 10^-6</td>
<td>1.63 x 10^-6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R1</td>
</tr>
<tr>
<td>4. Minimum vertical retrace time</td>
<td>10^-3</td>
<td>39 x 15750</td>
</tr>
<tr>
<td></td>
<td></td>
<td>39 x 15750</td>
</tr>
<tr>
<td>5. # of displayed characters per row</td>
<td>32</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R6</td>
</tr>
<tr>
<td>6. # of displayed character rows</td>
<td>16</td>
<td>60 x 63.6 x 10^-6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>60 x 63.6 x 10^-6</td>
</tr>
<tr>
<td>7. # of dots in character dot matrix row</td>
<td>5</td>
<td>262</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R7</td>
</tr>
<tr>
<td>8. # of scan lines in character * matrix column</td>
<td>7</td>
<td>262 / 7 + 8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>R8</td>
</tr>
<tr>
<td>9. Number of dots between horizontal adjacents</td>
<td>2</td>
<td>(38 + 1 - 32) x (5 + 2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4.29 x 10^6</td>
</tr>
<tr>
<td>10. Number of scan lines between vertical adjacents</td>
<td>8</td>
<td>15750 x (5 + 2) x 1.431 x 10^-3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15750 x (5 + 2) x 1.431 x 10^-3</td>
</tr>
</tbody>
</table>

### Symbol Values

- R0 = 4.27 x 10^6
- R1 = 1.63 x 10^-6
- R2 = 32 + 3
- R3 = 38 - 32 = 6
- R4 = 17 - 1 = 16
- R5 = R = 7
- R6 = B = 16
- R7 = A
- R8 =
- R9 = 7 + 8 - 1 = 14
- R10 =
- R11 =
- R12 =
- R13 =
- R14 =
- R15 =

DecimalHex

| 38 26   | R2   |
| 32 20   | R1   |
| 33 21   | R2   |
| 2 2     | R3   |
| 16 10   | R4   |
| 16 10   | R5   |
| 16 10   | R6   |
| 16 10   | R7   |
| 16 10   | R8   |
| 14 0E   | R9   |
|         | R10  |
|         | R11  |
|         | R12  |
|         | R13  |
|         | R14  |
|         | R15  |

MOTOROLA Semiconductor Products Inc.
### FIGURE 21 — CRTC WORKSHEET EXAMPLE CALCULATION (80 x 24)

<table>
<thead>
<tr>
<th>Basic Parameters (B1-B10)</th>
<th>Intermediate Calculations</th>
<th>Register Calculations</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Symbol</td>
<td>Value</td>
</tr>
<tr>
<td>1. Horizontal frequency</td>
<td>1</td>
<td>18,600</td>
</tr>
<tr>
<td></td>
<td>f'</td>
<td>80•(7 + 2)</td>
</tr>
<tr>
<td>2. Vertical frequency</td>
<td>6</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td>t_v</td>
<td>7</td>
</tr>
<tr>
<td>3. Minimum Horizontal</td>
<td>7</td>
<td>11 x 10^-6</td>
</tr>
<tr>
<td>4. Minimum vertical</td>
<td>1</td>
<td>1 x 10^-3</td>
</tr>
<tr>
<td></td>
<td>t_v</td>
<td>9</td>
</tr>
<tr>
<td>5. # of displayed</td>
<td>8</td>
<td>80</td>
</tr>
<tr>
<td>6. # of displayed</td>
<td>9</td>
<td>24</td>
</tr>
<tr>
<td>7. # of dots in character</td>
<td>10</td>
<td>7</td>
</tr>
<tr>
<td>8. # of scan lines in char-</td>
<td>11</td>
<td>310</td>
</tr>
<tr>
<td>9. Number of dots between</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>10. Number of scan lines</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>18</td>
</tr>
</tbody>
</table>

**Notes:**
- \( t_{cr} = (9 + 2)(53.76 \times 10^{-6}) \)
- \( t_{hr} = (101 - 80)(7 + 2) \)
- \( t_v = 1/16.667 \times 10^{-3} \)
- \( t_{hr} = 1/(16.907 \times 10^6) \)
- \( t_v = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_{hr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{cr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{hr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
- \( t_v = 1/(16.907 \times 10^6) \)
- \( t_{hr} = 1/(53.76 \times 10^{-6}) \)
- \( t_{cr} = 1/(18600 - 24(11)) \)
### FIGURE 22 — CRTC WORKSHEET

<table>
<thead>
<tr>
<th>Basic Parameters</th>
<th>Intermediate Calculations</th>
<th>Register Calculations</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Symbol</td>
<td>Value</td>
</tr>
<tr>
<td>1. Horizontal frequency</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>2. Vertical frequency</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>3. Minimum Horizontal retrace time</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>4. Minimum vertical retrace time</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>5. # of displayed characters per row</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>6. # of displayed character rows</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>7. # of dots in character dot matrix row</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>8. # of scan lines in character • matrix column</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>9. Number of dots between horizontal adjacents</td>
<td>=</td>
<td></td>
</tr>
<tr>
<td>10. Number of scan lines between vertical adjacents</td>
<td>=</td>
<td></td>
</tr>
</tbody>
</table>

#### CRTC INITIALIZATION

Register R0-R15 must be initialized after the system is powered up. The processor will normally load the CRTC register file from a firmware table. The program required to initialize the CRTC for a 80 x 24 format (example calculation #2) is shown in Figure 23.

The CRTC registers will have an initial value at power up. When using a direct drive monitor (sans horizontal oscillator) these initial values may result in out-of-tolerance operation. CRTC programming should be done immediately after power up especially in this type of system.

#### ADDITIONAL CRTC APPLICATIONS

The foremost system function which may be performed by the CRTC controller is the refreshing of dynamic RAM. This is quite simple as the refresh addresses continually run.

Note that the LPSTB input may be used to support additional system functions other than a light pen. A digital-to-analog converter (DAC) and comparator could be configured to use the refresh addresses as a reference to a DAC composed of a resistive adder network connected to a comparator. The output of the comparator would generate the LPSTB input signifying a match between the refresh address analog level and the unknown voltage.

The light-pen strobe input could also be used as a character strobe to allow the CRTC refresh addresses to decode a keyboard matrix. Debouncing would need to be done in software.

Both the VS and HS outputs may be used as a real-time clock. Once programmed, the CRTC will provide a stable reference frequency.
**FIGURE 23 — MC6800 PROGRAM FOR CRTC INITIALIZATION**

**PAGE 001 CRTCINIT.SA:0 MC6845 CRTC Initialization Program**

00001  NAM  MC6845
00002  TTL  / MC6845-1 CRTC initialization program
00003  OPT  G,S,LLE=85 print FCB's, FDB's & XREF table
00004  * Assign CRTC addresses
00005  *
00007  9000  A CRTCAD EQU $9000 Address Register
00008  9001  A CRTCRG EQU CRTCAD+1 Data Register
00009  *
00010  * Initialization program
00011  *
00012A 0000  ORG 0 a place to start
00013A 0000  5F  CLR  clear counter
00014A 0001  CB 1020  A LDX #CRTTAB table pointer
00015A 0004  F7 9000  A CRTCl STAB CRTCAD load address register
00016A 0007  A6 00  A LDAA 0,X get register value from table
00017A 0009  B7 9001  A STAA CRTCRG program register
00018A 000C  08  INX increment counters
00019A 000D  5C  INC  
00020A 000E  C1 10  A CMPB $10 finished?
00021A 0010  26  F2 0004  BNE CRTCl no: take branch
00022A 0012  3F  SWI yes: call monitor
00023  *
00024  * CRTC register initialization table
00025  * 80 x 24 non-interlaced format
00026A 1020  ORG $1020 start of table
00027A 1020  65  A CRTTAB FCB $64,$50 R0, R1 - H total & H displayed
00028A 1021  50  A  
00029A 1022  56  A FCB $54,$07 R2, R3 - HS pos. & HS width
0002A 1023  09  A  
0002B 1024  18  A FCB $18,$02 R4, R5 - V total & V total adj.
0002C 1025  0A  A  
0002D 1026  18  A FCB $18,$19 R6, R7 - V displayed $ VS pos.
0002E 1027  18  A  
0002F 1028  00  A FCB $00,$0A R8, R9 - Interlace & Max scan line
00030 1029  0B  A  
00031 102A  00  A FCB $00,$0B R10,R11- Cursor start & end
00032 102B  0B  A  
00033A 102C  080  A FDB $0080 R12,R13- Start Address
00034A 102E  080  A FDB $0080 R14,R15- Cursor Address
00035  END  
00036A 0000--0000 TOTAL ERRORS

CRTC1 0004 CRTCAD 9000 CRTCRG 9001 CRTTAB 1020

---

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
**PACKAGE DIMENSIONS**

**L SUFFIX**
CERAMIC PACKAGE
CASE 715-05

- **DIMENSIONS**
- **NOTES:**
  1. DIMENSION [A] IS DATUM.
  2. POSITIONAL TOLERANCE FOR LEADS:
  3. [B] IS SEATING PLANE.
  4. DIMENSION "L" TO CENTER OF LEADS
     WHEN FORMED PARALLEL.
  5. DIMENSIONING AND TOLERANCING

**MILLIMETERS** | **INCHES**
---|---
A | 65.39 | 2.57
B | 44.45 | 1.75
C | 11.99 | 0.47
D | 3.79 | 0.15
E | 0.38 | 0.01
F | 0.76 | 0.03
G | 1.25 | 0.05
H | 3.81 | 0.15
J | 9.99 | 0.39
K | 14.99 | 0.59
L | 16.85 | 0.66
M | 18.90 | 0.74
N | 25.40 | 1.00

**S SUFFIX**
CERDIP PACKAGE
CASE 734-04

- **DIMENSIONS**
- **NOTES:**
  1. DIMENSION [A] IS DATUM.
  2. POSITIONAL TOLERANCE FOR LEADS:
  3. [B] IS SEATING PLANE.
  4. DIMENSION "L" TO CENTER OF LEADS
     WHEN FORMED PARALLEL.
  5. DIMENSIONS A AND B INCLUDE
     MENSURUS.
  6. DIMENSIONING AND TOLERANCING

**MILLIMETERS** | **INCHES**
---|---
A | 51.31 | 2.02
B | 12.70 | 0.50
C | 4.06 | 0.16
D | 0.50 | 0.02
E | 1.27 | 0.05
F | 2.29 | 0.09
G | 5.74 | 0.23
H | 12.95 | 0.51
I | 19.05 | 0.75
J | 25.40 | 1.00
K | 31.75 | 1.25
L | 34.24 | 1.35
M | 38.10 | 1.50
N | 50.80 | 2.00

**P SUFFIX**
PLASTIC PACKAGE
CASE 711-03

- **DIMENSIONS**
- **NOTES:**
  1. POSITIONAL TOLERANCE OF LEADS ID:
     SHALL BE WITHIN 0.25 mm (0.010) AT
     MAXIMUM MATERIAL CONDITION, IN
     RELATION TO SEATING PLANE AND
     EACH OTHER.
  2. DIMENSION "L" TO CENTER OF LEADS
     WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE
     MOLD FLASH.

**MILLIMETERS** | **INCHES**
---|---
A | 51.95 | 2.05
B | 13.72 | 0.54
C | 3.81 | 0.15
D | 0.50 | 0.02
E | 1.27 | 0.05
F | 2.54 | 0.10
G | 5.74 | 0.23
H | 12.95 | 0.51
I | 19.05 | 0.75
J | 25.40 | 1.00
K | 31.75 | 1.25
L | 34.24 | 1.35
M | 38.10 | 1.50
N | 50.80 | 2.00

MOTOROLA Semiconductor Products Inc.
3501 ED BLUESTEIN BLVD. AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.
CUSTOMER REGISTRATION
Information on technical user required for sending software and hardware revisions.

1. Item Purchased ___________________ Serial Number _____________
Date of Purchase ___________________
Purchased From ___________________

2. Your Company Name __________________________
Address: ____________________________
City ___________________ State ___________ Zip ________
Name of Technical User ____________ Phone Number ________

3. What equipment and software are you using?
Computer ________________ Application Software: ________________
Operating System ______________ ______________
Language ________________

4. How did you first learn of our product?
☐ Recommendation ☐ Advertisement ☐ News Article ☐ Review Article
☐ System/Software Vendor ☐ Brochure
Name of Magazine/Vendor ____________

5. What will you use our product for?
☐ Business Graphics
☐ Computer Aided Design
☐ Electrical ☐ Mechanical ☐ Architectual ☐ Art ☐ Other
☐ Video Production
☐ Training ☐ Art ☐ Broadcast ☐ Other
☐ Image Processing
☐ Cartography ☐ Geographic ☐ Medical ☐ Other
☐ Scientific Engineering ☐ Real Time Display
☐ Tektronix Emulation ☐ Other

LIMITED WARRANTY
Control Systems (CS) warrants this Product to be in good working order for a period of 90 days from the date of purchase from CS or an authorized CS dealer. Should this Product fail to be in good working order at any time during this 90-day warranty period, CS will, at its option, repair or replace this Product at no additional charge except as set forth below. Repair parts and replacement Products will be furnished on an exchange basis and will be either reconditioned or new. All replaced parts and Products become the property of CS. This limited warranty does not include service to repair damage to the Product resulting from accident, disaster, misuse, abuse, or non-CS modification of the Product.

Limited Warranty service may be obtained by delivering the Product during the 90-day warranty period to an authorized CS dealer or service center and providing proof of purchase date. If this Product is delivered by mail, you agree to insure the Product or assume the risk of loss or damage in transit, to prepay shipping charges to the warranty service location and to use the original shipping container or equivalent. Contact an authorized CS dealer or write to Control Systems Sales and Service Dept., 2855 Anthony Lane S., Minneapolis, Minnesota 55418, for further information.

ALL EXPRESS AND IMPLIED WARRANTIES FOR THIS PRODUCT INCLUDING THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED IN DURATION TO A PERIOD OF 90 DAYS FROM THE DATE OF PURCHASE, AND NO WARRANTIES, WHETHER EXPRESS OR IMPLIED, WILL APPLY AFTER THIS PERIOD.

IF THIS PRODUCT IS NOT IN GOOD WORKING ORDER AS WARRANTED ABOVE, YOUR SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVIDED ABOVE. IN NO EVENT WILL CS BE LIABLE TO YOU FOR ANY DAMAGES, INCLUDING ANY LOST PROFITS, LOST SAVINGS OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF OR INABILITY TO USE SUCH PRODUCT, EVEN IF CS OR AN AUTHORIZED CS DEALER HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, OR FOR ANY CLAIM BY ANY OTHER PARTY.