### Central Processor Instruction Index

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Octal</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>AX</td>
<td>21</td>
<td>4-20</td>
</tr>
<tr>
<td>AX</td>
<td>23</td>
<td>4-21</td>
</tr>
<tr>
<td>BX</td>
<td>10</td>
<td>4-41</td>
</tr>
<tr>
<td>BX</td>
<td>11</td>
<td>4-24</td>
</tr>
<tr>
<td>BX</td>
<td>12</td>
<td>4-22</td>
</tr>
<tr>
<td>BX</td>
<td>13</td>
<td>4-23</td>
</tr>
<tr>
<td>BX</td>
<td>14</td>
<td>4-41</td>
</tr>
<tr>
<td>BX</td>
<td>15</td>
<td>4-23</td>
</tr>
<tr>
<td>BX</td>
<td>16</td>
<td>4-23</td>
</tr>
<tr>
<td>BX</td>
<td>17</td>
<td>4-24</td>
</tr>
<tr>
<td>CC</td>
<td>466</td>
<td>4-44</td>
</tr>
<tr>
<td>CR</td>
<td>660</td>
<td>4-57</td>
</tr>
<tr>
<td>CU</td>
<td>467</td>
<td>4-45</td>
</tr>
<tr>
<td>CW</td>
<td>670</td>
<td>4-57</td>
</tr>
<tr>
<td>CX</td>
<td>47</td>
<td>4-64</td>
</tr>
<tr>
<td>DF</td>
<td>036</td>
<td>4-12</td>
</tr>
<tr>
<td>DM</td>
<td>465</td>
<td>4-43</td>
</tr>
<tr>
<td>DX</td>
<td>32</td>
<td>4-28</td>
</tr>
<tr>
<td>DX</td>
<td>33</td>
<td>4-30</td>
</tr>
<tr>
<td>DX</td>
<td>42</td>
<td>4-34</td>
</tr>
<tr>
<td>EQ</td>
<td>04</td>
<td>4-13</td>
</tr>
<tr>
<td>FX</td>
<td>30</td>
<td>4-27</td>
</tr>
<tr>
<td>FX</td>
<td>31</td>
<td>4-29</td>
</tr>
<tr>
<td>FX</td>
<td>40</td>
<td>4-32</td>
</tr>
<tr>
<td>FX</td>
<td>44</td>
<td>4-35</td>
</tr>
<tr>
<td>GE</td>
<td>06</td>
<td>4-14</td>
</tr>
<tr>
<td>ID</td>
<td>037</td>
<td>4-13</td>
</tr>
<tr>
<td>IM</td>
<td>464</td>
<td>4-43</td>
</tr>
<tr>
<td>IR</td>
<td>034</td>
<td>4-12</td>
</tr>
<tr>
<td>IX</td>
<td>36</td>
<td>4-8</td>
</tr>
<tr>
<td>IX</td>
<td>37</td>
<td>4-8</td>
</tr>
<tr>
<td>JP</td>
<td>02</td>
<td>4-38</td>
</tr>
<tr>
<td>LT</td>
<td>07</td>
<td>4-14</td>
</tr>
<tr>
<td>LX</td>
<td>20</td>
<td>4-18</td>
</tr>
<tr>
<td>MX</td>
<td>43</td>
<td>4-63</td>
</tr>
<tr>
<td>NE</td>
<td>05</td>
<td>4-14</td>
</tr>
<tr>
<td>NG</td>
<td>033</td>
<td>4-11</td>
</tr>
<tr>
<td>NO</td>
<td>460</td>
<td>4-60</td>
</tr>
<tr>
<td>NO</td>
<td>461</td>
<td>4-60</td>
</tr>
<tr>
<td>NO</td>
<td>462</td>
<td>4-60</td>
</tr>
<tr>
<td>NO</td>
<td>463</td>
<td>4-60</td>
</tr>
<tr>
<td>NX</td>
<td>032</td>
<td>4-11</td>
</tr>
<tr>
<td>NZ</td>
<td>031</td>
<td>4-10</td>
</tr>
<tr>
<td>OR</td>
<td>035</td>
<td>4-12</td>
</tr>
<tr>
<td>PL</td>
<td>032</td>
<td>4-11</td>
</tr>
<tr>
<td>PS</td>
<td>00</td>
<td>4-61</td>
</tr>
<tr>
<td>PX</td>
<td>27</td>
<td>4-6</td>
</tr>
<tr>
<td>RC</td>
<td>016</td>
<td>4-64</td>
</tr>
<tr>
<td>RE</td>
<td>011</td>
<td>4-16</td>
</tr>
<tr>
<td>RJ</td>
<td>010</td>
<td>4-37</td>
</tr>
<tr>
<td>RX</td>
<td>014</td>
<td>4-62</td>
</tr>
<tr>
<td>RX</td>
<td>34</td>
<td>4-28</td>
</tr>
<tr>
<td>RX</td>
<td>35</td>
<td>4-31</td>
</tr>
<tr>
<td>RX</td>
<td>41</td>
<td>4-33</td>
</tr>
<tr>
<td>RX</td>
<td>45</td>
<td>4-36</td>
</tr>
<tr>
<td>SA</td>
<td>50</td>
<td>4-47</td>
</tr>
<tr>
<td>SA</td>
<td>51</td>
<td>4-47</td>
</tr>
<tr>
<td>SA</td>
<td>52</td>
<td>4-48</td>
</tr>
<tr>
<td>SA</td>
<td>53</td>
<td>4-48</td>
</tr>
<tr>
<td>SA</td>
<td>54</td>
<td>4-49</td>
</tr>
<tr>
<td>SA</td>
<td>55</td>
<td>4-49</td>
</tr>
<tr>
<td>SA</td>
<td>56</td>
<td>4-50</td>
</tr>
<tr>
<td>SA</td>
<td>57</td>
<td>4-50</td>
</tr>
<tr>
<td>SB</td>
<td>60</td>
<td>4-51</td>
</tr>
<tr>
<td>SB</td>
<td>61</td>
<td>4-51</td>
</tr>
<tr>
<td>SB</td>
<td>62</td>
<td>4-51</td>
</tr>
<tr>
<td>SB</td>
<td>63</td>
<td>4-52</td>
</tr>
<tr>
<td>SB</td>
<td>64</td>
<td>4-52</td>
</tr>
<tr>
<td>SB</td>
<td>65</td>
<td>4-52</td>
</tr>
<tr>
<td>SB</td>
<td>66</td>
<td>4-53</td>
</tr>
<tr>
<td>SB</td>
<td>67</td>
<td>4-53</td>
</tr>
<tr>
<td>SX</td>
<td>70</td>
<td>4-54</td>
</tr>
<tr>
<td>SX</td>
<td>71</td>
<td>4-54</td>
</tr>
<tr>
<td>SX</td>
<td>72</td>
<td>4-54</td>
</tr>
<tr>
<td>SX</td>
<td>73</td>
<td>4-55</td>
</tr>
<tr>
<td>SX</td>
<td>74</td>
<td>4-55</td>
</tr>
<tr>
<td>SX</td>
<td>75</td>
<td>4-55</td>
</tr>
<tr>
<td>SX</td>
<td>76</td>
<td>4-56</td>
</tr>
<tr>
<td>SX</td>
<td>77</td>
<td>4-56</td>
</tr>
<tr>
<td>UX</td>
<td>26</td>
<td>4-7</td>
</tr>
<tr>
<td>UX</td>
<td>015</td>
<td>4-62</td>
</tr>
<tr>
<td>UX</td>
<td>012</td>
<td>4-17</td>
</tr>
<tr>
<td>UX</td>
<td>013</td>
<td>4-40</td>
</tr>
<tr>
<td>ZR</td>
<td>030</td>
<td>4-10</td>
</tr>
<tr>
<td>ZR</td>
<td>25</td>
<td>4-59</td>
</tr>
</tbody>
</table>
CYBER 170 State

System Description
Functional Descriptions
Operating Instructions
Instruction Descriptions
Programming

Hardware Reference

60463560
Revision Record

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Manual revised 04-30-87. ECO 48575 adds information for CYBER 870A and DMA-Enhanced CYBER 170 Channel Adapter.</td>
</tr>
<tr>
<td>C</td>
<td>Manual revised 12-11-87. ECO 49229 adds information for DMA-enhanced intelligent peripheral interface (IPI) channel adapter.</td>
</tr>
</tbody>
</table>

Address comments concerning this manual to:

Control Data Corporation
Technology and Publications Division
4201 North Lexington Avenue
St. Paul, MN 55126-6198

or use Comment Sheet in the back of this manual.

Revision letters I, O, Q, S, X, and Z are not used.

© 1986, 1987
by Control Data Corporation
All rights reserved
Printed on the United States of America
This manual contains hardware reference information for the CDC© CYBER 840A, 850A, 860A, and 870A Computer Systems.

The manual describes the functional, operational, and programming characteristics of the computer system hardware. Additional hardware reference information is available in the publications listed in the related publications on the following page.

This manual is for use by customer, marketing, training, programming, and Engineering Services personnel who operate, program, and maintain the computer systems.

There are two methods used within this manual to designate bit numbers. In the majority of the manual, bits are numbered 59 through 0, reading from left to right.

```
  59
  
  0
```

However, in the context of the two-port multiplexer and maintenance registers, bits are numbered 0 through 63 from left to right.

```
  0
  
  63
```
Other manuals that are applicable to the CYBER 840A, 850A, 860A, and 870A Computer Systems but are not in the following:

<table>
<thead>
<tr>
<th>Control Data Publication</th>
<th>Publication Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOS Version 2 Operator/Analyst Handbook</td>
<td>60459310</td>
</tr>
<tr>
<td>NOS Version 2 Systems Programmer's Instant</td>
<td>60459370</td>
</tr>
<tr>
<td>NOS Version 1 Operator's Guide</td>
<td>60457700</td>
</tr>
<tr>
<td>NOS Version 1 Systems Programmer's Instant</td>
<td>60457790</td>
</tr>
<tr>
<td>NOS/BE Version 1 Operator's Guide</td>
<td>60457380</td>
</tr>
<tr>
<td>NOS/BE Version 1 System Programmer's Reference Manual, Volume 1</td>
<td>60458480</td>
</tr>
<tr>
<td>Maintenance Register Codes Booklet</td>
<td>60458110</td>
</tr>
<tr>
<td>Codes Booklet</td>
<td>60458100</td>
</tr>
<tr>
<td>CYBER Initialization Package (CIP) User's Handbook</td>
<td>60457180</td>
</tr>
<tr>
<td>Hardware Operator's Guide</td>
<td>60463430</td>
</tr>
<tr>
<td>CDC 721 Enhanced Display Terminal (CC 6348) HRM</td>
<td>62950102</td>
</tr>
</tbody>
</table>
Control Data manuals are available through the Control Data sales office or through Control Data:

Control Data Literature Distribution Services
308 N. Dale Street
St. Paul, MN 55103

**WARNING**

This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of the FCC rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.
Contents

1. SYSTEM DESCRIPTION
   Introduction 1-1
   Physical Characteristics 1-1
   Functional Characteristics 1-2
   Characteristics 1-3
   Central Processor (CP) 1-3
   Central Memory 1-4
   Input/Output Unit 1-5
   Major System Component Descriptions 1-6
   Central Processor 1-6
      Instruction Section 1-6
      Registers 1-7
      Execution Section 1-8
      Cache Memory 1-8
      Addressing Section 1-8
      Central Memory Control 1-8
   Central Memory (CM) 1-9
   Input/Output Unit (IOU) 1-11
   System Console 1-11
   Support Registers 2-11
      P Register 2-11
      RAC Register 2-12
      FLC Register 2-12
      EM Register 2-12
      Flag Register 2-13
      RAE Register 2-14
      FLE Register 2-14
      MA Register 2-14
   Execution Section 2-15
   Cache Memory 2-15
   Addressing Section 2-15
   Central Memory Control 2-15
   Central Memory 2-16
      Address Format 2-16
      CM Access and Cycle Times 2-17
      CM Ports and Priorities 2-18
      SECDED Logic 2-19
      CM Layout 2-21
      CM Bounds Register 2-21
   Central Memory Reconfiguration 2-21
   Input/Output Unit 2-22
   Peripheral Processor 2-22
      Deadstart 2-23
      Barrel and Slot 2-23
      PP Registers 2-23
         R Register 2-25
         A Register 2-25
         P Register 2-25
         Q Register 2-26
         K Register 2-26
   PP Numbering 2-26
   PP Memory 2-27
   I/O Channels 2-27
      Real-Time Clock 2-28
   Two-Port Multiplexer 2-28
   Maintenance Channel 2-28
   Central Memory Access 2-28

2. FUNCTIONAL DESCRIPTIONS 2-1
   Central Processor 2-1
      Instruction Section 2-1
      Instruction Lookahead 2-1
      Maintenance Access Control 2-1
      Instruction Control Sequences 2-2
         Boolean Sequence 2-2
         Shift Sequence 2-3
      Floating-Add Sequence 2-4
      Floating-Multiply and Floating-Divide Sequence 2-4
      Increment Sequence 2-5
      Compare/Move Sequence 2-6
      CYBER 170 Exchange Sequence 2-7
      Block Copy Sequence 2-7
      Direct Read/Write Sequence 2-7
      Normal Jump Sequence 2-8
      Return Jump Sequence 2-8
      Registers 2-9
         Operating Registers 2-10
         X Registers 2-10
         A Registers 2-11
         B Registers 2-11

3. OPERATING INSTRUCTIONS 3-1
   Controls and Indicators 3-1
      Deadstart Display/Controls 3-1
      Central Memory Controls 3-4
      Power-On and Power-Off Procedures 3-7
      Operating Procedures 3-7
      Control Checks 3-7
      Deadstart Sequences 3-8
      IOU Reconfiguration 3-9
### Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4. INSTRUCTION DESCRIPTIONS</td>
<td>4-1</td>
</tr>
<tr>
<td>CP Instruction Formats</td>
<td>4-1</td>
</tr>
<tr>
<td>Instruction Description Nomenclature</td>
<td>4-3</td>
</tr>
<tr>
<td>CP Operating Modes</td>
<td>4-4</td>
</tr>
<tr>
<td>CP Instruction Descriptions</td>
<td>4-5</td>
</tr>
<tr>
<td>CP Integer Arithmetic Instructions</td>
<td>4-5</td>
</tr>
<tr>
<td>Integer Pack/Unpack</td>
<td>4-6</td>
</tr>
<tr>
<td>CP Branch Instructions</td>
<td>4-9</td>
</tr>
<tr>
<td>Branch</td>
<td>4-10</td>
</tr>
<tr>
<td>CP Block Copy Instructions</td>
<td>4-15</td>
</tr>
<tr>
<td>Block Copy</td>
<td>4-16</td>
</tr>
<tr>
<td>CP Shift Instructions</td>
<td>4-18</td>
</tr>
<tr>
<td>Left Shift</td>
<td>4-18</td>
</tr>
<tr>
<td>Right Shift</td>
<td>4-20</td>
</tr>
<tr>
<td>CP Logical Instructions</td>
<td>4-22</td>
</tr>
<tr>
<td>Logical Sum</td>
<td>4-23</td>
</tr>
<tr>
<td>Logical Difference</td>
<td>4-24</td>
</tr>
<tr>
<td>Logical Product</td>
<td>4-25</td>
</tr>
<tr>
<td>CP Floating-Point Arithmetic Instructions</td>
<td>4-26</td>
</tr>
<tr>
<td>Floating Sum</td>
<td>4-27</td>
</tr>
<tr>
<td>Floating Difference</td>
<td>4-29</td>
</tr>
<tr>
<td>Floating Product</td>
<td>4-32</td>
</tr>
<tr>
<td>Floating Divide</td>
<td>4-35</td>
</tr>
<tr>
<td>CP Jump Instructions</td>
<td>4-37</td>
</tr>
<tr>
<td>Jump</td>
<td>4-37</td>
</tr>
<tr>
<td>CP Exchange Jump Instructions</td>
<td>4-39</td>
</tr>
<tr>
<td>Exchange Jump</td>
<td>4-40</td>
</tr>
<tr>
<td>CP Compare/Move Instructions</td>
<td>4-41</td>
</tr>
<tr>
<td>Transmit</td>
<td>4-41</td>
</tr>
<tr>
<td>Compare/Move</td>
<td>4-42</td>
</tr>
<tr>
<td>CP Set Instructions</td>
<td>4-46</td>
</tr>
<tr>
<td>Set A1</td>
<td>4-47</td>
</tr>
<tr>
<td>Set B1</td>
<td>4-51</td>
</tr>
<tr>
<td>Set X1</td>
<td>4-54</td>
</tr>
<tr>
<td>Read/Write</td>
<td>4-57</td>
</tr>
<tr>
<td>CP Normalize Instructions</td>
<td>4-57</td>
</tr>
<tr>
<td>Normalize</td>
<td>4-58</td>
</tr>
<tr>
<td>Round Normalize</td>
<td>4-59</td>
</tr>
<tr>
<td>CP Pass Instructions</td>
<td>4-60</td>
</tr>
<tr>
<td>Pass</td>
<td>4-60</td>
</tr>
<tr>
<td>CP Illegal Instructions</td>
<td>4-61</td>
</tr>
<tr>
<td>Error Exit</td>
<td>4-61</td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>4-61</td>
</tr>
<tr>
<td>Illegal Read/Write</td>
<td>4-62</td>
</tr>
<tr>
<td>CP Mask Instruction</td>
<td>4-63</td>
</tr>
<tr>
<td>Form Mask</td>
<td>4-63</td>
</tr>
<tr>
<td>CP Pop Count Instruction</td>
<td>4-64</td>
</tr>
<tr>
<td>Population Count</td>
<td>4-64</td>
</tr>
<tr>
<td>CP Read Free Running Counter Instruction</td>
<td>4-64</td>
</tr>
<tr>
<td>Read Free-Running Counter</td>
<td>4-64</td>
</tr>
<tr>
<td>PP Instruction Descriptions</td>
<td>4-65</td>
</tr>
<tr>
<td>PP Instruction Formats</td>
<td>4-66</td>
</tr>
<tr>
<td>PP Data Format</td>
<td>4-67</td>
</tr>
<tr>
<td>PP Relocation Register Format</td>
<td>4-68</td>
</tr>
<tr>
<td>PP Load/Store Instructions</td>
<td>4-68</td>
</tr>
<tr>
<td>Load</td>
<td>4-69</td>
</tr>
<tr>
<td>Store</td>
<td>4-71</td>
</tr>
<tr>
<td>PP Arithmetic Instructions</td>
<td>4-72</td>
</tr>
<tr>
<td>Arithmetic Add</td>
<td>4-72</td>
</tr>
<tr>
<td>Arithmetic Subtract</td>
<td>4-74</td>
</tr>
<tr>
<td>PP Logical Instructions</td>
<td>4-75</td>
</tr>
<tr>
<td>Shift</td>
<td>4-75</td>
</tr>
<tr>
<td>Selective Clear</td>
<td>4-75</td>
</tr>
<tr>
<td>Logical Difference</td>
<td>4-76</td>
</tr>
<tr>
<td>Logical Product</td>
<td>4-78</td>
</tr>
<tr>
<td>PP Replace Instructions</td>
<td>4-79</td>
</tr>
<tr>
<td>Replace Add</td>
<td>4-80</td>
</tr>
<tr>
<td>Replace Subtract</td>
<td>4-82</td>
</tr>
<tr>
<td>PP Branch Instructions</td>
<td>4-83</td>
</tr>
<tr>
<td>Long Jump</td>
<td>4-83</td>
</tr>
<tr>
<td>Return Jump</td>
<td>4-84</td>
</tr>
<tr>
<td>Unconditional Jump</td>
<td>4-84</td>
</tr>
<tr>
<td>Zero/Nonzero Jump</td>
<td>4-85</td>
</tr>
<tr>
<td>Plus/Minus Jump</td>
<td>4-86</td>
</tr>
<tr>
<td>Jump To m</td>
<td>4-87</td>
</tr>
<tr>
<td>PP Central Memory Access Instructions</td>
<td>4-89</td>
</tr>
<tr>
<td>Central Read</td>
<td>4-89</td>
</tr>
<tr>
<td>Central Write</td>
<td>4-91</td>
</tr>
<tr>
<td>PP Input/Output Instructions</td>
<td>4-93</td>
</tr>
<tr>
<td>Test/Clear</td>
<td>4-94</td>
</tr>
<tr>
<td>Input/Output</td>
<td>4-95</td>
</tr>
<tr>
<td>Activate/Deactivate</td>
<td>4-97</td>
</tr>
<tr>
<td>Function</td>
<td>4-99</td>
</tr>
<tr>
<td>Other IOU Instructions</td>
<td>4-100</td>
</tr>
<tr>
<td>Pass</td>
<td>4-100</td>
</tr>
<tr>
<td>Exchange Jump</td>
<td>4-101</td>
</tr>
<tr>
<td>Instruction Execution Timing</td>
<td>4-102</td>
</tr>
</tbody>
</table>

### 5. PROGRAMMING INFORMATION

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP Programming</td>
<td>5-1</td>
</tr>
<tr>
<td>CYBER 170 Exchange Jump</td>
<td>5-1</td>
</tr>
<tr>
<td>Executive State</td>
<td>5-4</td>
</tr>
<tr>
<td>Floating-Point Arithmetic</td>
<td>5-4</td>
</tr>
<tr>
<td>Format</td>
<td>5-4</td>
</tr>
<tr>
<td>Packing</td>
<td>5-5</td>
</tr>
<tr>
<td>Overflow</td>
<td>5-7</td>
</tr>
<tr>
<td>Underflow</td>
<td>5-7</td>
</tr>
<tr>
<td>Indefinite</td>
<td>5-7</td>
</tr>
<tr>
<td>Nonstandard Operands</td>
<td>5-8</td>
</tr>
<tr>
<td>Normalized Numbers</td>
<td>5-10</td>
</tr>
<tr>
<td>Rounding</td>
<td>5-10</td>
</tr>
</tbody>
</table>
Contents

Double-Precision Results 5-10
Fixed-Point Arithmetic 5-12
Integer Arithmetic 5-13
Compare/Move Arithmetic 5-13
Instruction Lookahead Purge Control 5-14
Purge Control 5-14
Error Response 5-14
Illegal Instructions 5-20
Hardware Errors 5-21
Conditional Software Errors 5-21
Memory Programming 5-22
Addressing Modes 5-24
Direct Read/Write Instructions (014, 015, 660, 670) 5-24
Block Copy Instructions (011, 012) 5-24
PP Programming 5-25
Central Memory Addressing by PPs 5-25
PP Memory Addressing by PPs 5-25
Direct 6-Bit Operand 5-25
Direct 18-Bit Operand 5-25
Direct 6-Bit Address 5-26
Direct 12-Bit Address 5-26
Indexed 12-Bit Address 5-26
Indirect 6-Bit Address 5-26
Central Memory Read/Write Instructions 5-27
PP Central Memory Read Instructions (60, 61) 5-27
PP Central Memory Write Instructions (62, 63) 5-27
Input/Output Channel Communications 5-28
Inter-PP Communications 5-30
PP Program Timing Considerations 5-30
Channel Operation 5-30
Channel Control Flags 5-30
Channel Active/Inactive Flag 5-31
Register Pull/Empty Flag 5-31
Channel (Marker) Flag Instructions (641, 651) 5-32
Error Flag Instructions (661, 671) 5-32
Channel Transfer Timing 5-32
Input/Output Transfers 5-34
Data Input Sequence 5-34
Data Output Sequence 5-36
System Console Programming Keyboard 5-38
Data Display 5-38
Character Mode 5-38
Dot Mode 5-41
Codes 5-41
Programming Example 5-43
Programming Timing Considerations 5-43
Real-Time Clock Programming 5-45
Two-Port Multiplexer Programming 5-45
Two-Port Multiplexer Operation 5-46
Terminal Select (7XXX) 5-46
Terminal Deselect (6XXX) 5-46
Read Status Summary (00XX) 5-47
PP Read Terminal Data (01XX) 5-47
Data Set Ready (Bit 52) 5-47
Data Set Ready (DSR) and Data Carrier Detector (DCD)
Bit 53) 5-48
Over Run (Bit 54) 5-48
Framing or Parity Error (Bit 55) 5-48
Data Character (Bits 56 Through 63) 5-48
PP Write Output Buffer (02XX) 5-48
Set Operation Mode to the Terminal (03XX) 5-49
Set/Clear Data Terminal Ready (04XX) 5-49
Set/Clear Request to Send (05XX) 5-50
Master Clear (07XX) 5-50
Programming Considerations 5-50
Output Data 5-51
Input Data 5-51
Request to Send and Data Terminal Ready 5-51
Maintenance Channel Programming 5-52
Maintenance Channel 5-52
MCH Function Words 5-53
MCH Control Words 5-53
MCH Programming for Halt/Start (Opcode 0/1) 5-55
MCH Clear LED (Opcode 3) 5-55
MCH Programming for Read/Write (Opcode 4/5) 5-56
MCH Programming for Master Clear/Clear Errors
(Opcode 6/7) 5-57
MCH Echo (Opcode 8) 5-57
MCH Programming for Read IOU Status Summary (Opcode C, IOU Only) 5-57
## Appendix

A. Glossary

## Index

## Figures

| 1-1 Physical Characteristics | 1-2 System Block Diagram | 2-1 CYBER 170 Exchange Package | 2-2 Address Format | 2-3 CM Layout | 2-4 Barrel and Slot | 2-5 Formation of Absolute CM Address | 3-1 Deadstart Options Display | 3-2 Initial Deadstart Display | 3-3 CM Configuration Switches | 3-4 Reconfiguration Examples | 4-1 CP Instruction Parcel Arrangement | 4-2 PP Instruction Formats | 4-3 PP Data Format | 4-4 PP Relocation (R) Register Format | 5-1 CYBER 170 Exchange Package | 5-2 Floating-Point Format | 5-3 Floating-Add Result Format | 5-4 Multiply Result Format | 5-5 Format of Exit Condition Register at (RAC) | 5-6 Memory Map | 5-7 Channel Transfer Timing | 5-8 Data Input Sequence Timing | 5-9 Data Output Sequence Timing | 5-10 Display Station Output Function Code | 5-11 Coordinate Data Word | 5-12 Character Data Word | 5-13 Receive and Display Program Flowchart |}

| 1-2 | 1-10 | 2-9 | 2-16 | 2-21 | 2-24 | 2-25 | 3-1 | 3-2 | 3-4 | 3-6 | 4-2 | 4-67 | 4-67 | 4-68 | 5-2 | 5-5 | 5-11 | 5-11 | 5-15 | 5-23 | 5-33 | 5-35 | 5-37 | 5-41 | 5-42 | 5-42 | 5-44 |
# Tables

<table>
<thead>
<tr>
<th>Page</th>
<th>Table Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Maximum Request Lockout Time in Bank Cycles</td>
<td>2-18</td>
</tr>
<tr>
<td>2-2</td>
<td>SECDED Syndrome Codes/Corrected Bits</td>
<td>2-20</td>
</tr>
<tr>
<td>3-1</td>
<td>Deadstart Options Display</td>
<td>3-3</td>
</tr>
<tr>
<td>3-2</td>
<td>Deadstart Display Operator</td>
<td>3-3</td>
</tr>
<tr>
<td>3-3</td>
<td>Central Memory Reconfiguration Entries and Functions</td>
<td>3-5</td>
</tr>
<tr>
<td>3-4</td>
<td>Barrel Numbering Table</td>
<td>3-9</td>
</tr>
<tr>
<td>3-5</td>
<td>PP and Barrel Reconfiguration Example, RP=0</td>
<td>3-10</td>
</tr>
<tr>
<td>3-6</td>
<td>PP and Barrel Reconfiguration Example, RP=2</td>
<td>3-10</td>
</tr>
<tr>
<td>4-1</td>
<td>CP Integer Arithmetic Instructions</td>
<td>4-5</td>
</tr>
<tr>
<td>4-2</td>
<td>CP Branch Instructions</td>
<td>4-9</td>
</tr>
<tr>
<td>4-3</td>
<td>CP Block Copy Instructions</td>
<td>4-15</td>
</tr>
<tr>
<td>4-4</td>
<td>CP Shift Instructions</td>
<td>4-18</td>
</tr>
<tr>
<td>4-5</td>
<td>CP Logical Instructions</td>
<td>4-22</td>
</tr>
<tr>
<td>4-6</td>
<td>CP Floating-Point Instructions</td>
<td>4-26</td>
</tr>
<tr>
<td>4-7</td>
<td>CP Jump Instructions</td>
<td>4-37</td>
</tr>
<tr>
<td>4-8</td>
<td>CP Exchange Jump Instructions</td>
<td>4-39</td>
</tr>
<tr>
<td>4-9</td>
<td>CP Compare/Move Instructions</td>
<td>4-41</td>
</tr>
<tr>
<td>4-10</td>
<td>Collate Table</td>
<td>4-45</td>
</tr>
<tr>
<td>4-11</td>
<td>CP Set Instructions</td>
<td>4-46</td>
</tr>
<tr>
<td>4-12</td>
<td>CP Normalize Instructions</td>
<td>4-57</td>
</tr>
<tr>
<td>4-13</td>
<td>CP Pass Instructions</td>
<td>4-60</td>
</tr>
<tr>
<td>4-14</td>
<td>CP Illegal Instructions</td>
<td>4-61</td>
</tr>
<tr>
<td>4-15</td>
<td>PP Nomenclature</td>
<td>4-66</td>
</tr>
<tr>
<td>4-16</td>
<td>PP Load/Store Instructions</td>
<td>4-68</td>
</tr>
<tr>
<td>4-17</td>
<td>PP Arithmetic Instructions</td>
<td>4-72</td>
</tr>
<tr>
<td>4-18</td>
<td>PP Logical Instructions</td>
<td>4-75</td>
</tr>
<tr>
<td>4-19</td>
<td>PP Replace Instructions</td>
<td>4-79</td>
</tr>
<tr>
<td>4-20</td>
<td>PP Branch Instructions</td>
<td>4-83</td>
</tr>
<tr>
<td>4-21</td>
<td>PP Central Memory Access Instructions</td>
<td>4-89</td>
</tr>
<tr>
<td>4-22</td>
<td>PP Input/Output Instructions</td>
<td>4-93</td>
</tr>
<tr>
<td>4-23</td>
<td>Other IOU Instructions</td>
<td>4-100</td>
</tr>
<tr>
<td>4-24</td>
<td>PP Instruction Timing</td>
<td>4-103</td>
</tr>
<tr>
<td>5-1</td>
<td>Bits 58 and 59 Configurations</td>
<td>5-5</td>
</tr>
<tr>
<td>5-2</td>
<td>Xj Plus Xk (30, 32, 34 Instructions)</td>
<td>5-8</td>
</tr>
<tr>
<td>5-3</td>
<td>Xj Minus Xk (31, 33, 35 Instructions)</td>
<td>5-9</td>
</tr>
<tr>
<td>5-4</td>
<td>Xj Multiplied by Xk (40, 41, 42 Instructions)</td>
<td>5-9</td>
</tr>
<tr>
<td>5-5</td>
<td>Xj Divided by Xk (44, 45 Instructions)</td>
<td>5-10</td>
</tr>
<tr>
<td>5-6</td>
<td>Contents of Exit Condition Register at (RAC)</td>
<td>5-15</td>
</tr>
<tr>
<td>5-7</td>
<td>Error Exits in CYBER 170 Monitor Mode (MF=1)</td>
<td>5-16</td>
</tr>
<tr>
<td>5-8</td>
<td>Error Exits in CYBER 170 Job Mode (MF=0)</td>
<td>5-18</td>
</tr>
<tr>
<td>5-9</td>
<td>Keyboard Character Codes</td>
<td>5-39</td>
</tr>
<tr>
<td>5-10</td>
<td>Display Character Codes</td>
<td>5-40</td>
</tr>
<tr>
<td>5-11</td>
<td>Bit Assignments for MCH Function Word to CP and CM</td>
<td>5-54</td>
</tr>
<tr>
<td>5-12</td>
<td>Bit Assignments for MCH Function Word to IOU</td>
<td>5-54</td>
</tr>
<tr>
<td>5-13</td>
<td>CP Internal Address Assignments</td>
<td>5-58</td>
</tr>
<tr>
<td>5-14</td>
<td>CM Internal Address Assignments</td>
<td>5-58</td>
</tr>
<tr>
<td>5-15</td>
<td>IOU Internal Address Assignments</td>
<td>5-59</td>
</tr>
</tbody>
</table>
1

System Description
System Description

This chapter introduces the computer systems, identifies their physical and functional characteristics, and provides descriptions of major system components.

Introduction

The computer systems are large-scale, high-speed systems for both business and scientific applications. The systems include the following components.

- Central processor (CP).
- Central memory (CM).
- Input/output unit (IOU).

Physical Characteristics

The mainframe configuration for the computer system (figure 1-1) includes an interconnected three-section cabinet for the CP, CM, and IOU. System operation also requires the system console. A second CP, which is contained in an additional one-bay section is standard on an 870A and optional on an 860A. In addition to the standard IOU unit, an optional DMA (direct memory access) IOU is available with all models.

Each cabinet section contains a logic chassis with plug-in circuit boards. The CP cabinet section comprises three attached subsections, each with separate power and cooling facilities. Each cabinet section also contains an ac/dc control section with voltage margin testing facilities and dc power supplies. A stand-alone water-cooling unit(s) provides cooling for the CP subsections, CM, and IOU. For specific cooling configurations, refer to the mainframe site preparation manual listed in the preface. For additional cooling or power information, refer to the cooling system and power system manuals listed in the preface.
Functional Characteristics

To achieve high computation speeds, the computer system uses emitter-coupled logic (ECL) and large-scale integration (LSI) logic. High speed is also the objective of the CP design, which is based on the assumption that both data and instructions are, in most cases, accessed from successive memory locations. Accordingly, the CP prefetches both instructions and data that are expected to be used next while the current instruction is being processed.

The semiconductor central memory is divided into eight independent banks. These banks may all be simultaneously in the process of completing read/write requests that are queued and distributed at ECL speeds. System input/output speeds are determined by the capabilities of existing external devices.
Characteristics

Central Processor

The CP has the following characteristics.

- 60-bit internal word.
- Eight 60-bit operand (X) registers.
- Eight 18-bit address (A) registers.
- Eight 18-bit index (B) registers.
- Two registers that isolate each user's central memory space (UC, FLC).
- Two registers that isolate each user's extended memory space (RAE, FLE).
- Register exchange instructions (exchange jumps) for interrupting programs.
- Integer arithmetic (60/18-bit operands).
- Character string compare/move facilities (6-bit characters).
- Packed instructions (15/30/60-bit instructions in 60-bit words).
- Synchronous internal logic.
- 64-ns clock period.
- 2048-word cache buffer memory; option available for 4096-word cache.
- Instruction and branch instruction look-ahead.
- Microcode control.
- Parity checking of all major data and address paths.
- Maintenance channel to IOU.
Central Memory

The CM has the following characteristics.

- 72-bit data word (60 data bits; 8 single-error correction, double-error detection bits; and 4 unused bits).
- 2097K words (16 Mbytes) of dynamic random access memory; options available to 167 76K words (128 Mbytes).
- Organization of eight independent banks.
- Two memory ports (located in the central processor cabinet).
- Bounds register to limit write access.
- 64-ns clock period.
- Maximum data transfer rate of one word every 32 ns.
- 464-ns read access time.
- 384-ns read/write cycle time.
- 768-ns partial write cycle time.
- Read and write data queuing capability.
- Single-error correction, double-error detection (SECDED) on stored data.
- Parity checking of all major data, address and control paths.
- Unified extended memory (UEM), which serves as extended memory within CM.
Input/Output Unit

The IOU has the following characteristics.

- Twenty peripheral processors (PPs). Each PP has 4K or 8K of independent memory (PPM) comprised of 16-bit words with the upper 4 bits equal to 0.
- Port to central memory.
- Bounds register to limit writes to central memory.
- Twenty-four 12-bit CYBER 170 channels to external devices.
- Real-time clock (channel 14g).
- Display controller (CYBER 170 channel 10g).
- Two-port multiplexer (channel 15g).
- Maintenance channel (channel 17g).
- Parity checking on all major data and address paths.
- Operating speed of 250 ns and a minor cycle of 50 ns.
- Optional concurrent input/output (CIO) PPs and direct memory access (DMA) I/O channel adapters.
Major System Component Descriptions

The major system components include:

- Central processor (CP)
- Central memory (CM)
- Input/output unit (IOU)
- System console

The remainder of the chapter provides brief descriptions of the major system components. The descriptions refer to the computer system block diagram (figure 1-2).

Central Processor (CP)

The central processor (CP) hardware (figure 1-2) consists of the following.

- Instruction section.
- Registers.
- Execution section.
- Cache memory.
- Addressing section.
- Central memory control.

The CP is isolated from the IOU and, therefore, is able to carry on computation or character manipulation unencumbered by I/O requirements.

Instruction Section

The instruction section directs the arithmetic and manipulative functions for instruction execution. The instruction section prefetches instruction words from memory and disassembles them into instructions.
Registers

Operating registers reduce storage accesses for operands used during the execution of an instruction. These registers are:

- Eight 60-bit X registers (X0 through X7), which hold operands used for computation.
- Eight 18-bit A registers (A0 through A7), which use A0 primarily for indexing and A1 through A7 for CM operand addressing.
- Eight 18-bit B registers (B0 through B7), which are primarily indexing registers to control program execution. The B0 register always contains all 0's.

Eight support registers support the operating registers during program execution. These registers are:

- 18-bit program address (P) register.
- 21-bit reference address for CM (RAC) register. This is a program's lower bound.
- 21-bit field length for CM (FLC) register. This is a program's upper bound.
- 6-bit exit mode (EM) register.
- 6-bit flag register.
- 21-bit reference address for UEM (RAE) register.
- 24-bit field length for UEM (FLE) register.
- 18-bit monitor address (MA) register.

The registers store data and control information, present operands to the execution section, and store results.

The operating and support registers reside in the operand issue section.
Major System Component Descriptions

Execution Section

The execution section combines the operands to achieve the result.

Cache Memory

The cache memory consists of two sets of fast bipolar memory that are capable of storing 2048 60-bit words. Cache memory can be expanded to four sets of bipolar memory with a capacity of 4096 words. The memory addressing sections determine whether a requested word is in the cache memory. If the word is not, they read four consecutive words from central memory into the cache memory.

Addressing Section

The addressing section checks memory addresses against the CP registers RAC, FLC, RAE, and FLE to ensure isolation of user memory space.

Central Memory Control

Central memory control (CMC) is integrated within the CP. CMC controls the flow of data between CM and requesting system components.
Central Memory (CM)

The CM (figure 1-2) consists of the following items.

- Eight memory banks.
- Memory ports.
- Distributor.

The CM is a dynamic random access memory organized into eight independent banks.

A portion of CM can be reserved for use as extended memory. This portion, which is called unified extended memory (UEM), is referenced by the RAE and FLE registers. The UEM operates in either 24-bit format standard addressing mode or 30-bit format expanded addressing mode.

One memory port has a queuing buffer. The ports are located in the central processor cabinet.

The distributor resolves port conflicts and multiplexes data from ports to the storage unit. It includes the error correction code (ECC) generator, SECDED, and partial-write logic. The distributor is located in the central processor cabinet.
Major System Component Descriptions

Figure 1-2. System Block Diagram
Major System Component Descriptions

Input/Output Unit (IOU)

The input/output unit (IOU) consists of:

- Twenty logically independent, non-concurrent input/output (NIO) peripheral processors (PPs). Options are available to increase the total to 25 or 30 PPs.
- Five or ten optional logically independent, concurrent input/output (CIO) PPs and direct-memory access (DMA) channel adapters.
- Internal interface to 24 I/O channels. Options are available to increase the total to 34 channels.
- External interfaces to I/O channels:
  - 11 or 23 CYBER 170 channel interfaces.
  - Display controller interface (CYBER 170 channel 108).
  - Real-time clock interface (channel 148).
  - Two-port multiplexer interface (channel 158).
  - Maintenance channel interface (channel 178).
- Interface to central memory.
- Bounds register to limit writes to CM.

The PPs are organized in groups of five, which are called barrels. The PPs in a barrel time-share common hardware. Each PP has its own 4K or 8K independent memory and communicates with all I/O channels and with central memory.

System Console

The system console, which is required for system operation, provides a visual, alphanumeric readout for the computer. The receipt of symbol and position information from the computer enables displaying program information on a cathode-ray tube (CRT). The station also contains an alphanumeric keyboard that enables an operator to send data to the computer. The keyboard and CRT combination permits the computer operator to monitor and control system operation. Except for programming information in chapter 5, refer to the CDC 721 hardware reference manual listed in the preface for further system console information.
2

Functional Descriptions
Functional Descriptions

This chapter provides functional descriptions of the central processor (CP), central memory (CM), and input/output unit (IOU) as shown in the block diagrams in chapter 1. Functional descriptions for the system display station are in the CDC 721 hardware reference manual; descriptions of the water-cooling system are in the cooling system manual; both manuals are listed in the preface.

Central Processor

The CP consists of the instruction section, registers, the execution section, cache memory, the addressing section, and central memory control.

Instruction Section

The instruction section consists of logic for instruction control.

Instruction Lookahead

The instruction lookahead hardware (ILH) prefetches a maximum of 12 instructions to make the next instruction immediately available when the execution of the previous instruction is completed. This is accomplished by reading instructions from cache/CM into a series of buffer ranks.

The ILH responds to both negative and positive resolution of a conditional branch by purging the buffer ranks and reinitializing the instruction fetch unit.

When ILH detects a conditional branch, it assumes that the branch condition will be met. ILH computes the branch target address and reads instructions from cache/CM starting at the target address. If the branch is taken, the buffer ranks contain the next executable instruction words. If the branch is not taken, the hardware purges the buffer ranks and resumes prefetching at the instruction word following the unsatisfied branch instruction.

Maintenance Access Control

The maintenance access control performs initialization and maintenance operations in the CP.
Instruction Control Sequences

The instruction control section performs instruction translation and control sequences. Each control sequence obtains the necessary instruction operands from the operating registers and provides the control signals for execution. Instructions read from CM are 60-bit instruction words that are in four 15-bit groups, two 30-bit groups, or a combination of 15-bit and 30-bit groups. The 15-bit groups are termed parcels with the first parcel (parcel 0) being the highest-order 15 bits of a 60-bit CM word. Second, third, and fourth parcels (parcels 1, 2, and 3) follow in order. The 30-bit groups contain two 15-bit parcels.

The instruction control sequences control the execution of one or more instructions of a common type. These sequences and associated instructions are briefly described in this chapter. For further information, refer to CP Instruction Descriptions in chapter 4.

Boolean Sequence

The Boolean sequence controls instructions that require bit-by-bit data manipulation. This includes both the logical and transmissive operations. The instructions requiring logical operations are:

11  Logical product (Xj) and (Xk) to Xi  BXi Xj * Xk
12  Logical sum of (Xj) and (Xk) to Xi  BXi Xj + Xk
13  Logical difference of (Xj) and (Xk) to Xi  BXi Xj - Xk
15  Logical product of (Xj) with complement of (Xk) to Xi  BXi -Xk * Xj
16  Logical sum of (Xj) with complement of (Xk) to Xi  BXi -Xk + Xj
17  Logical difference of (Xj) with complement of (Xk) to Xi  BXi -Xk - Xj

The instructions requiring transmissive operations are:

10  Transmit (Xj) to Xi  BXi Xj
14  Transmit complement of (Xk) to Xi  BXi - Xk
Shift Sequence

The shift sequence controls instructions that require shifting the 60-bit field of data within the operand word. The shift instructions are:

20 Left shift (Xi) by jk
   LX1 jk
21 Right shift (Xi) by jk
   AX1 jk
22 Left shift (Xk) nominally (Bj) places to Xi
   LX1 Bj, Xk
23 Right shift (Xk) nominally (Bj) places to Xi
   AX1 Bj, Xk
43 Form mask of jk bits to Xi
   MX1 jk

The shift sequence also controls the pack and unpack instructions. In the packed floating format, the coefficient is contained in the lower 48 bits. The sign and biased exponents are contained in the upper 12 bits. The unpack instruction obtains the packed word from the Xk register, delivers the coefficient to the Xi register, and delivers the exponent to the Bj register. The unpack and pack instructions are:

26 Unpack (Xk) to Xi and Bj
   UX1 Bj, Xk
27 Pack (Xk) and (Bj) to Xi
   PX1 Bj, Xk

The shift sequence also controls the normalize operations. The coefficient portion of the operand is repositioned, and the exponent is adjusted so that the most significant bit of the coefficient is in the highest-order bit position of the coefficient, and the exponent is decreased by the number of bit positions shifted. The normalize instructions are:

24 Normalize (Xk) to Xi and Bj
   NX1 Bj, Xk
25 Round normalize (Xk) to Xi and Bj
   ZX1 Bj, Xk
Instruction Section

Floating-Add Sequence

The floating-add sequence controls the operations necessary to form the 48-bit floating sum with a 12-bit exponent of the floating-point sum or difference of two floating-point operands. The floating-add instructions are:

30 Floating sum of (Xj) and (Xk) to Xi  FXi  Xj + Xk
31 Floating difference of (Xj) and (Xk) to Xi  FXi  Xj - Xk
32 Floating double-precision sum of (Xj) and (Xk) to Xi  DXi  Xj + Xk
33 Floating double-precision difference of (Xj) and (Xk) to Xi  DXi  Xj - Xk
34 Round floating sum of (Xj) and (Xk) to Xi  RXi  Xj + Xk
35 Round floating difference of (Xj) and (Xk) to Xi  RXi  Xj - Xk

Floating-Multiply and Floating-Divide Sequence

The floating-multiply and floating-divide sequence controls the operation of floating-multiply, floating-divide, and population-count instructions.

The multiply instructions are:

40 Floating product of (Xj) and (Xk) to Xi  FXi  Xj * Xk
41 Round floating product of (Xj) and (Xk) to Xi  RXi  Xj * Xk
42 Floating double-precision product of (Xj) and (Xk) to Xi  DXi  Xj * Xk

The divide instructions are:

44 Floating divide (Xj) by (Xk) to Xi  FXi  Xj/Xk
45 Round floating divide (Xj) by (Xk) to Xi  RXi  Xj/Xk

The population-count instruction counts the number of 1 bits in a 60-bit operand. The instruction is:

47 Population count of (Xk) to Xi  CXi  Xk
Increment Sequence

The increment sequence controls the one's complement addition and subtraction of 18-bit fixed-point operands for increment instructions 50 through 77. The sequence also controls the 60-bit one's complement sum and difference values for long-add instructions 36 and 37.

The increment instructions are:

<table>
<thead>
<tr>
<th></th>
<th>Instruction</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>Set Ai to (Aj) + K</td>
<td>SAi Aj + K</td>
</tr>
<tr>
<td>51</td>
<td>Set Ai to (Bj) + K</td>
<td>SAi Bj + K</td>
</tr>
<tr>
<td>52</td>
<td>Set Ai to (Xj) + K</td>
<td>SAi Xj + K</td>
</tr>
<tr>
<td>53</td>
<td>Set Ai to (Xj) + (Bk)</td>
<td>SAi Xj + Bk</td>
</tr>
<tr>
<td>54</td>
<td>Set Ai to (Aj) + (Bk)</td>
<td>SAi Aj + Bk</td>
</tr>
<tr>
<td>55</td>
<td>Set Ai to (Aj) - (Bk)</td>
<td>SAi Aj - Bk</td>
</tr>
<tr>
<td>56</td>
<td>Set Ai to (Bj) + (Bk)</td>
<td>SAi Bj + Bk</td>
</tr>
<tr>
<td>57</td>
<td>Set Ai to (Bj) - (Bk)</td>
<td>SAi Bj - Bk</td>
</tr>
<tr>
<td>58</td>
<td>Set Bi to (Aj) + K</td>
<td>SBi Aj + K</td>
</tr>
<tr>
<td>59</td>
<td>Set Bi to (Bj) + K</td>
<td>SBi Bj + K</td>
</tr>
<tr>
<td>60</td>
<td>Set Bi to (Xj) + K</td>
<td>SBi Xj + K</td>
</tr>
<tr>
<td>61</td>
<td>Set Bi to (Xj) + (Bk)</td>
<td>SBi Xj + Bk</td>
</tr>
<tr>
<td>62</td>
<td>Set Bi to (Aj) + (Bk)</td>
<td>SBi Aj + Bk</td>
</tr>
<tr>
<td>63</td>
<td>Set Bi to (Aj) - (Bk)</td>
<td>SBi Aj - Bk</td>
</tr>
<tr>
<td>64</td>
<td>Set Bi to (Bj) + (Bk)</td>
<td>SBi Bj + Bk</td>
</tr>
<tr>
<td>65</td>
<td>Set Bi to (Bj) - (Bk)</td>
<td>SBi Bj - Bk</td>
</tr>
<tr>
<td>66</td>
<td>Set Xi to (Aj) + K</td>
<td>SXi Aj + K</td>
</tr>
<tr>
<td>67</td>
<td>Set Xi to (Bj) + K</td>
<td>SXi Bj + K</td>
</tr>
<tr>
<td>68</td>
<td>Set Xi to (Xj) + K</td>
<td>SXi Xj + K</td>
</tr>
<tr>
<td>69</td>
<td>Set Xi to (Xj) + (Bk)</td>
<td>SXi Xj + Bk</td>
</tr>
<tr>
<td>70</td>
<td>Set Xi to (Aj) + (Bk)</td>
<td>SXi Aj + Bk</td>
</tr>
<tr>
<td>71</td>
<td>Set Xi to (Aj) - (Bk)</td>
<td>SXi Aj - Bk</td>
</tr>
<tr>
<td>72</td>
<td>Set Xi to (Bj) + (Bk)</td>
<td>SXi Bj + Bk</td>
</tr>
<tr>
<td>73</td>
<td>Set Xi to (Bj) - (Bk)</td>
<td>SXi Bj - Bk</td>
</tr>
</tbody>
</table>
Instruction Section

The long-add instructions are:

36 Integer sum of \((X_j)\) and \((X_k)\) to \(X_i\)  \[ IX_i X_j + X_k \]
37 Integer difference of \((X_j)\) and \((X_k)\) to \(X_i\)  \[ IX_i X_j - X_k \]

Compare/Move Sequence

The compare/move sequence controls data manipulation on a character basis. The compare/move instructions (also referred to as CMU instructions) are 60-bit instructions that use six support registers for source and result field CM addresses and character position offsets. The support registers load from the 60-bit instruction word. The compare/move instructions are:

464 Move indirect \((B_j) + K\)  \[ IM B_j + K \]
465 Move direct  \[ DM \]
466 Compare collated  \[ CC \]
467 Compare uncollated  \[ CU \]

The support registers are:

- An 18-bit \(K1\) register that specifies which relative CM address word contains the first character of the source data field.
- An 18-bit \(K2\) register that specifies which relative CM address word contains the first character of the result field.
- A 4-bit \(C1\) register that specifies the character position or offset of the first CM word of the source field.
- A 4-bit \(C2\) register that specifies the character position or offset of the first CM word of the result field.
- Two 16-bit \(L\) registers (\(LA\) and \(LC\)) that specify the number of characters in the data field. The \(LA\) register is associated with \(K1\), and the \(LC\) register is associated with \(K2\). Instruction 464 uses 14 register bits. Instructions 465, 466, and 467 use only the lower 8 register bits.

NOTE

CMU instructions are provided for compatibility with previous systems. For better performance, recompile jobs to avoid use of CMU instructions.
CYBER 170 Exchange Sequence

The CYBER 170 exchange sequence is the method used to swap jobs in and out of execution. When a CYBER 170 exchange jump instruction occurs, the CYBER 170 exchange sequence writes the contents of the current job's CP registers (described later in this chapter) into an area of central memory called a CYBER 170 exchange package. A CYBER 170 exchange package is associated with each job. It contains sufficient information to restart a job if the job is interrupted during execution and swapped out by a CYBER 170 exchange jump. To complete the sequence, CP registers for another job are read from its CYBER 170 exchange package, and that job begins or resumes execution. For further information, refer to CYBER 170 Exchange Jump in chapter 5.

Block Copy Sequence

The block copy sequence controls the transfer of data between CM and UEM. The addition of K to the contents of Bj determines the number of words to be transferred. The starting address for CM is formed by adding either the A0 register or certain bits of the XO register to the RAC reference address. The starting address for UEM is formed by adding certain bits of the XO register to the RAE reference address. The block copy instructions are:

011 Block copy Bj + K words from UEM to CM
012 Block copy Bj + K words from CM to UEM

Direct Read/Write Sequence

Instructions 014 and 015 perform single-word, direct read and write operations for UEM, and instructions 660 and 670 perform single-word, direct read and write operations for central memory.

014 Read one word from UEM at (Xk + RAE) into Xj
015 Write one word from Xj to UEM at (Xk + RAE)
660 Read central memory at (Xk) to Xj
670 Write Xj into central memory at (Xk)
**Instruction Section**

**Normal Jump Sequence**

The normal jump sequence controls the execution of branch instructions 02 through 07. The 02 instruction performs an unconditional jump to the Bi register address plus K. The branch address is K when i equals 0. The 02 instruction is:

02 Jump to (Bi) + K  

The conditional jump instructions 03 through 07 branch to address K if the jump condition is met. These instructions are:

030 Branch to K if (Xj) = 0  
031 Branch to K if (Xj) ≠ 0  
032 Branch to K if (Xj) is positive  
033 Branch to K if (Xj) is negative  
034 Branch to K if (Xj) is in range  
035 Branch to K if (Xj) is out of range  
036 Branch to K if (Xj) is definite  
037 Branch to K if (Xj) is indefinite  
04 Branch to K if (Bi) = (Bj)  
05 Branch to K if (Bi) ≠ (Bj)  
06 Branch to K if (Bi) ≥ (Bj)  
07 Branch to K if (Bi) < (Bj)  

**Return Jump Sequence**

The return jump sequence controls the execution of three instructions.

00 Error exit to MA or program stop  
010 Return jump to K  
013 Central exchange jump to (Bj) + K or monitor exchange jump to MA
Registers

The CP contains the operating and support registers described in the following paragraphs. These registers are located in the operand issue section (figure 1-2).

The contents of these registers can be written into memory and reloaded from memory as a CYBER 170 exchange package by a single CP instruction (CYBER 170 exchange jump). Figure 2-1 shows the CYBER 170 exchange package.

The time a CYBER 170 exchange package resides in CP hardware is called an execution interval. During this interval, CP instructions can change the contents of X, A, B, and P registers. The contents of other support registers change only as a result of a CYBER 170 exchange jump. For further information, refer to CYBER 170 Exchange Jump in chapter 5.

Figure 2-1. CYBER 170 Exchange Package
Registers

Operating Registers

The operating registers consist of operand (X), address (A), and index (B) registers. These registers minimize memory references for arithmetic operands and results.

X Registers

The CP contains eight 60-bit X registers (X0 through X7). The X0 register is used in the compare instructions to indicate if two fields of characters are equal. Also, the X0 register provides the relative UEM starting address in a block copy operation.

Registers X1 through X7 are primarily data-handling registers for computation. Registers X1 through X5 are used to input data from CM, and registers X6 and X7 are used to transmit data to CM.

Operands and results transfer between CM and the X registers as a result of placing CM addresses into corresponding A registers.
A Registers

The CP contains eight 18-bit A registers (A0 through A7). The A0 register serves as an intermediate register for the user's discretion. The A0 register is used in the compare collate instruction for the collate table address. Also, the A0 register provides the relative CM starting address in a block copy operation.

Registers A1 through A7 are essentially CM operand address registers associated one-for-one with the X registers. Placing a quantity into an address register (A1 through A5) causes a CM read reference to that address and transmits the CM word to the corresponding X register (X1 through X5). Similarly, placing a quantity into the A6 or A7 register causes the word in the corresponding X6 or X7 register to be written into that relative address of CM.

B Registers

The CP contains eight 18-bit B registers (B0 through B7). These registers are primarily indexing registers to control program execution. Program loop counts may also be incremented or decremented in these registers.

Program addresses may be modified on the way to an A register by adding or subtracting B register quantities. The B registers also hold shift counts for the nominal Bj shifts, the resultant exponent for the unpack, the operand exponent for the pack, and the resultant shift count from a normalize. The B0 register always contains +0, which can be used as an operand. This register cannot hold results from instructions.

Support Registers

Eight support registers assist the operating registers during program execution. The contents of the support registers are stored in CM, and their new contents are loaded from CM during a CYBER 170 exchange sequence. With the exception of the P register, the contents of the support registers cannot be altered during the execution interval of a CYBER 170 exchange package. When the execution interval completes, the data in the support registers is sent back to CM through a CYBER 170 exchange jump.

P Register

The 18-bit program address (P) register loads from CM during the first word of a CYBER 170 exchange sequence and contains the current program execution address. The register serves as a program address counter and holds the relative CM address for each program step.
**RAC Register**

The 21-bit CM reference address (RAC) register loads from CM during the second word of a CYBER 170 exchange sequence. An absolute CM address forms by adding RAC to a relative address determined by the instruction. The content of the P register is added to RAC to form the program address in CM. A P-equal-to-zero condition specifies relative address 0 and, therefore, (RAC). This CM location is reserved for recording error exit conditions and should not be used to store data or instructions.

**FLC Register**

The 21-bit CM field length (FLC) register loads from CM during the third word of a CYBER 170 exchange sequence. The FLC register defines the size of the field of the program in execution. Relative CM addresses are compared with FLC to check that the program is not going out of its allocated memory range.

**EM Register**

The 6-bit exit mode (EM) register loads from CM during the fourth word of a CYBER 170 exchange sequence. The EM register holds six exit mode selection bits that control individual error conditions for a program. Selected EM register bits cause the CP to error exit when the corresponding conditions occur. Any or all of the 6 bits can be set at one time. Clear EM register bits allow the CP to continue without error processing when most of the corresponding conditions occur. Refer to the error exit tables under Error Response in chapter 5 for specific cases. The exit mode selection bits appear in the exchange package as bits 48 through 50 and bits 57 through 59. The mode selection bits and their corresponding conditions are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Significance</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>Address out of range</td>
</tr>
<tr>
<td>49</td>
<td>Infinite operand</td>
</tr>
<tr>
<td>50</td>
<td>Indefinite operand</td>
</tr>
<tr>
<td>57</td>
<td>Hardware error</td>
</tr>
<tr>
<td>58</td>
<td>Hardware error</td>
</tr>
<tr>
<td>59</td>
<td>Hardware error</td>
</tr>
</tbody>
</table>
Flag Register

The 6-bit flag register loads from CM during the fourth word of a CYBER 170 exchange sequence. The flag register holds 6 bits that function as control flags.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>51</td>
<td>Hardware error bit.</td>
</tr>
<tr>
<td>52</td>
<td>Instruction stack (lookahead) purge flag. If set, extended purging of instruction lookahead registers is enabled. For further information, refer to Instruction Lookahead Purge Control in chapter 5.</td>
</tr>
<tr>
<td>53</td>
<td>CMU interrupted flag. If set, one of instructions 464 through 467 has been interrupted. The information necessary to resume operation is saved.</td>
</tr>
<tr>
<td>54</td>
<td>Block copy flag. If set, block copy instructions (011, 012) use bits 30 through 50 of X0 rather than A0 to determine the CM address. For further information, refer to the descriptions of the block copy instructions in chapter 4.</td>
</tr>
<tr>
<td>55</td>
<td>Expanded addressing select flag. If set, UEM is operating in expanded addressing mode; if clear, UEM is operating in 24-bit standard addressing mode. For further information, refer to Addressing Modes under Memory Programming in chapter 5.</td>
</tr>
<tr>
<td>56</td>
<td>UEM enable flag. If set, UEM is available. This flag must be set to allow 011, 012, 014, and 015 instructions to access UEM.</td>
</tr>
</tbody>
</table>
Registers

RAE Register

The 21-bit UEM reference address (RAE) register loads from CM during the fifth word of a CYBER 170 exchange sequence. The lower 6 bits of this register are always 0. An absolute UEM address forms by adding RAE to the relative address, which is determined by the instruction.

FLE Register

The 24-bit UEM field length (FLE) register loads from CM during the sixth word of a CYBER 170 exchange sequence. The lower 6 bits of this register are always 0. The FLE register defines the size of the field in UEM for the program in execution. Relative UEM addresses are compared with FLE.

MA Register

The 18-bit monitor address (MA) register loads from CM during the seventh word of a CYBER 170 exchange sequence. The MA register contains the absolute starting address of an exchange package that is used when executing a central exchange jump (013) instruction with the CYBER 170 monitor flag clear or when honoring a monitor exchange jump to MA (262x) instruction with the CYBER 170 monitor flag clear. For further information, refer to CYBER 170 Exchange Jump in chapter 5.
Execution Section

The execution section combines the operands into results, providing additional sequencing control where necessary.

Cache Memory

Cache memory is a high-speed buffer memory that is transparent to the user. It reduces effective CM access time by eliminating unnecessary CM references. When the CP first reads CM, a block of 4 words from CM (containing the requested word) is read rapidly into cache memory. These words may be instructions or data. On subsequent reading of any of these words, CM does not have to be accessed when these words are in cache memory. Often this is the case because the same data is read more than once or because a loop of instructions is repeatedly executed. Cache memory is 2048 words or, optionally, 4096 words.

Addressing Section

An address adder calculates memory addresses for data and unconditional jump instructions.

Memory management hardware verifies that memory addresses are to access permitted memory areas. If this is the case, this hardware accesses cache memory and, if necessary, central memory.

Central Memory Control

Central memory control (CMC) provides an interface to CM for the CP and IOU. It is physically located in the CP cabinet. CMC includes:

- Ports and distributor.
- SECDED logic.
- Partial-write logic.
- Memory control logic.
- Maintenance registers.
Central Memory

The CM performs the following functions.

- The eight memory banks store from 2097K to 16 776K of 64-bit words (the leftmost 4 bits are undefined) and an 8-bit SECDED code.
- The two ports make CM accessible to the CP and every PP.
- A bounds register limits access to CM from either or both ports.
- The SECDED generators generate the SECDED code bits stored with each word. SECDED checks circuits, corrects single-bit errors, and detects double-bit errors.
- The maintenance channel interface gives a PP in the IOU access to the CM maintenance registers for system initialization, corrective action, error reporting and diagnostics, and setting the port bounds register.

Address Format

Figure 2-2 illustrates the address format for the computer system.

![Address Format Diagram]

Figure 2-2. Address Format
The following list defines the address fields for figure 2-2.

- **Quadrant select** specifies one of four quadrants (array packs) within a bank.

- **Chip select**, if set, enables the row address select to the upper half (720) of the 144 chips on memory boards in all eight memory banks. If clear, chip enable enables the lower half of the 144 chips on memory boards in all eight banks.

- **Chip address**, which comprises column address select and row address select, specifies the address of 1 word on a chip for the selected bank and quadrant.

- **Row address select** specifies the row-select portion of the chip address on a chip.

- **Column address select** specifies the column-select portion of the chip address on a chip.

- **Bank select** specifies one of eight banks.

**CM Access and Cycle Times**

The following paragraphs list CM access and cycle times that operate on an internal clock period of 64 ns (major cycle).

The CM access time for a read operation is 320 ns (five major cycles).

One bank cycle for a read or write operation is 384 ns (six major cycles). Cycle time for a partial write (read/modify/write) is 768 ns (12 major cycles).
CM Ports and Priorities

A priority network resolves access conflicts on a rotating basis, preventing long-term lockout of any port. In case of simultaneous requests, the CP has priority.

The CM also has a refresh mechanism that may consume a maximum of 4 percent of memory time. Refresh requests have priority over port requests. Refer to table 2-1 for maximum request lockout time.

Table 2-1. Maximum Request Lockout Time in Bank Cycles

<table>
<thead>
<tr>
<th>Port</th>
<th>Read or Write Requests</th>
</tr>
</thead>
<tbody>
<tr>
<td>Refresh</td>
<td>1</td>
</tr>
<tr>
<td>Port 0</td>
<td>4</td>
</tr>
<tr>
<td>Port 1</td>
<td>5</td>
</tr>
</tbody>
</table>

Note: One bank cycle equals six clock periods, which equals 384 ns.
SECDED Logic

The SECDED logic corrects single-bit errors during a CM read, permitting unimpeded computer operation. The SECDED logic prepares for the error correction by generating error correction code (ECC) bits for each data word and by storing these ECC bits in CM with the data word during the CM write. Table 2-2 lists the hexadecimal codes for all the combinations of syndrome bits with the number of the data bit assigned to each code or a note categorizing the code. During a CM read, CM then performs the following SECDED sequence.

1. Read 1 CM word and generate new ECC bits for data portion of CM word.
2. Compare new ECC bits with CM word ECC bits.
3. If old and new ECC bits match, no error exists. Send data to the requesting unit.
4. If bits do not match, generate syndrome bits from the result of the ECC compare.
5. Decode syndrome bits to determine if a single- or multiple-bit failure occurred.
6. If a single-bit failure occurred, correct by inverting the failing bit in the data word. Send the corrected word to the requesting unit.
7. If a multiple-bit or other uncorrectable error occurred, send the uncorrectable error response code to the CP or the IOU. A PP in the IOU may then analyze the syndrome bits using the maintenance channel.
Table 2-2. SECDED Syndrome Codes/Corrected Bits

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00 6</td>
<td>20 66</td>
<td>40 65</td>
<td>60 3</td>
<td>80 64</td>
<td>A0 3</td>
<td>00 0/1</td>
<td>00 32</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 71 7</td>
<td>21 3</td>
<td>41 3</td>
<td>61 3</td>
<td>81 3</td>
<td>A1 3</td>
<td>C1 3</td>
<td>E1 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>02 70 7</td>
<td>22 3</td>
<td>42 3</td>
<td>62 3</td>
<td>82 3</td>
<td>A2 3</td>
<td>C2 3</td>
<td>E2 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>03 67 7</td>
<td>23 3</td>
<td>43 3</td>
<td>63 3</td>
<td>83 3</td>
<td>A3 3</td>
<td>C3 3</td>
<td>E3 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>04 69 7</td>
<td>24 3</td>
<td>44 3</td>
<td>64 3</td>
<td>84 3</td>
<td>A4 3</td>
<td>C4 3</td>
<td>E4 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>05 67 7</td>
<td>25 3</td>
<td>45 3</td>
<td>65 3</td>
<td>85 3</td>
<td>A5 3</td>
<td>C5 3</td>
<td>E5 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>06 67 7</td>
<td>26 3</td>
<td>46 3</td>
<td>66 3</td>
<td>86 3</td>
<td>A6 3</td>
<td>C6 3</td>
<td>E6 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>07 24 7</td>
<td>27 3</td>
<td>47 3</td>
<td>67 3</td>
<td>87 3</td>
<td>A7 29 3</td>
<td>C7 27 3</td>
<td>E7 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>08 68 7</td>
<td>28 3</td>
<td>48 3</td>
<td>68 3</td>
<td>88 3</td>
<td>A8 3</td>
<td>C8 3</td>
<td>E8 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09 29 7</td>
<td>29 3</td>
<td>49 3</td>
<td>69 3</td>
<td>89 3</td>
<td>A9 3</td>
<td>C9 3</td>
<td>E9 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0A 2A 7</td>
<td>2A 3</td>
<td>4A 3</td>
<td>6A 3</td>
<td>8A 3</td>
<td>AA 3</td>
<td>CA 3</td>
<td>FA 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0B 18 7</td>
<td>2B 3</td>
<td>48 3</td>
<td>6B 22 3</td>
<td>8B 3</td>
<td>A8 21 3</td>
<td>CB 19 3</td>
<td>FB 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0C 4B 7</td>
<td>2C 3</td>
<td>4C 3</td>
<td>6C 3</td>
<td>8C 3</td>
<td>AC 3</td>
<td>CC 3</td>
<td>EC 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D 2D 7</td>
<td>2D 3</td>
<td>4D 3</td>
<td>6D 14 3</td>
<td>8D 3</td>
<td>AD 13 3</td>
<td>CD 11 3</td>
<td>FD 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0E 0 2E 7</td>
<td>2E 3</td>
<td>4E 3</td>
<td>6E 6 3</td>
<td>8E 3</td>
<td>AE 5 3</td>
<td>CE 3</td>
<td>EE 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 2F 7</td>
<td>2F 3</td>
<td>4F 3</td>
<td>6F 3</td>
<td>8F 3</td>
<td>AF 3</td>
<td>CF 3</td>
<td>EF 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 67 8</td>
<td>30 2/3 7</td>
<td>50 3</td>
<td>70 56 3</td>
<td>90 3</td>
<td>B0 48 3</td>
<td>D0 40 3</td>
<td>F0 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 31 8</td>
<td>31 3</td>
<td>51 3</td>
<td>71 3</td>
<td>91 3</td>
<td>B1 3</td>
<td>D1 3</td>
<td>F1 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12 32 8</td>
<td>32 3</td>
<td>52 3</td>
<td>72 3</td>
<td>92 3</td>
<td>B2 3</td>
<td>D2 3</td>
<td>F2 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13 33 8</td>
<td>33 3</td>
<td>53 3</td>
<td>73 60 3</td>
<td>93 3</td>
<td>B3 52 3</td>
<td>D3 44 3</td>
<td>F3 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14 34 8</td>
<td>34 3</td>
<td>54 3</td>
<td>74 3</td>
<td>94 3</td>
<td>B4 3</td>
<td>D4 3</td>
<td>F4 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15 35 8</td>
<td>35 3</td>
<td>55 3</td>
<td>75 58 3</td>
<td>95 3</td>
<td>B5 59 3</td>
<td>D5 42 3</td>
<td>F5 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16 36 8</td>
<td>36 3</td>
<td>56 3</td>
<td>76 62 3</td>
<td>96 3</td>
<td>B6 54 3</td>
<td>D6 46 3</td>
<td>F6 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17 37 8</td>
<td>37 3</td>
<td>57 52 3</td>
<td>77 3</td>
<td>97 25 3</td>
<td>B7 3</td>
<td>D7 3</td>
<td>F7 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18 38 8</td>
<td>38 3</td>
<td>58 3</td>
<td>78 3</td>
<td>98 3</td>
<td>B8 3</td>
<td>D8 3</td>
<td>F8 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19 39 8</td>
<td>39 3</td>
<td>59 3</td>
<td>79 57 3</td>
<td>99 3</td>
<td>B9 49 3</td>
<td>D9 41 3</td>
<td>F9 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1A 3A 8</td>
<td>3A 3</td>
<td>5A 3</td>
<td>7A 61 3</td>
<td>9A 3</td>
<td>BA 53 3</td>
<td>DA 45 3</td>
<td>FA 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1B 3B 8</td>
<td>3B 3</td>
<td>5B 3</td>
<td>7B 3</td>
<td>9B 17 3</td>
<td>BB 3</td>
<td>DB 3</td>
<td>FB 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1C 3C 8</td>
<td>3C 3</td>
<td>5C 3</td>
<td>7C 59 3</td>
<td>9C 3</td>
<td>BC 51 3</td>
<td>DC 43 3</td>
<td>FC 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1D 3D 8</td>
<td>3D 3</td>
<td>5D 3</td>
<td>7D 3</td>
<td>9D 3</td>
<td>BD 3</td>
<td>DD 3</td>
<td>FD 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1E 3E 8</td>
<td>3E 3</td>
<td>5E 3</td>
<td>7E 3</td>
<td>9E 3</td>
<td>BE 3</td>
<td>DE 3</td>
<td>FE 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1F 3F 8</td>
<td>3F 3</td>
<td>5F 3</td>
<td>7F 63 3</td>
<td>9F 3</td>
<td>BF 55 3</td>
<td>DF 47 3</td>
<td>FF 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Corrected single-bit error.
2. Syndrome code bit failed (single code bit set).
3. Double error or multiple error (even number of code bits set).
4. Multiple error reported as a single error.
5. Double error or multiple error or forced double error due to a partial write parity error on one of the 2 bytes indicated.
6. No error detected.
CM Layout

Central memory contains an area that is reserved for special software called Virtual State software. Along with the hardware and microcode, this software handles the operations of Virtual State as described in chapter 5. Virtual State software is located at the higher end of memory. The remaining memory is available to the CYBER 170 State and may be allocated as central memory (accessible via RAC and FLC) or as unified extended memory (accessible via RAE, FLE, and the 011, 012, 014, and 015 instructions). Refer to figure 2-3.

![Figure 2-3. CM Layout](image)

CM Bounds Register

The CM bounds register limits the write access to CM from specified ports. The ports are limited to the area between an upper and lower bound as specified in the CM bounds register. Bits in byte 0 specify the port(s) from which the write access is limited. The CM bounds register is set through the maintenance channel. For further information, refer to Maintenance Channel Programming in chapter 5.

Central Memory Reconfiguration

Central memory reconfiguration is a manually performed function that permits the computer operator to restructure the CM addresses so that a failing part of CM can be quickly locked out to provide a continuous block of usable CM. To accomplish CM reconfiguration, set the switches on the memory unit to manipulate the upper address bits.

When each configuration switch is set, it inverts a CM address bit. This inversion effectively moves blocks of bad memory to the highest memory block and moves blocks of good memory down, thereby, providing a sequentially addressable block of error-free memory. In case of CM malfunctions, the remaining good memory can be reconfigured so it is accessible by contiguous addresses from zero to the maximum remaining addresses. For further information, refer to chapter 3.
Input/Output Unit

The input/output unit (IOU) performs the functions required to locate, select, and initialize the external devices connected to the system. The IOU controls the transfer of data between a selected device and CM. The IOU also performs system maintenance functions.

The IOU contains the following functional areas.

- Peripheral processor (PP).
- I/O channels.
- Real-time clock.
- Two-port multiplexer.
- Maintenance channel.
- CM access.

Peripheral Processor

The basic IOU contains 20 PPs and 24 I/O channels. Each PP is a logically independent computer with its own memory. Each 5-PP group is organized into a multiplexing system that allows the PPs to share common hardware for arithmetic, logical, and I/O operations without losing independence. This multiplexing system comprises five ranks of registers, which is termed a barrel. Each rank contains information related to the instruction being executed by one PP.

Each PP can communicate with the CP by issuing a CYBER 170 exchange request to a specific CYBER 170 exchange package associated with the issuing PP. In addition, a PP can also communicate with the CP via CM read and write operations. PPs can communicate with each other over the I/O channels and through CM.

Each PP executes programs alone or with other PPs to control data transfers between external devices and CM. These programs are comprised of instructions from the IOU instruction set and respond to requests issued through CM by the operating system. The programs translate generalized operating system requests into control functions for accessing the external devices and may also perform device scheduling and optimization. The programs use PP memory as a buffer for the data transfer between external devices and CM to isolate IOU data transfer from variations in CM transfer rate.

An IOU upgrade is available which is an optional, concurrent input/output (CIO) subsystem consisting of five or ten PPs. Optional intelligent standard interface (ISI), intelligent peripheral interface (IPI), and CYBER 170 DMA (direct memory access) I/O channel adapters can be installed in the CIO.
Deadstart

A deadstart sequence allows the IOU to initialize itself. This deadstart sequence is initiated by the DEAD START switch on the system console (CC634 system console uses Control G Control R to initiate the deadstart sequence). The display includes controls for assigning any PPM to PP0. For further information, refer to chapter 3.

Barrel and Slot

The barrel consists of the R, A, P, Q, and K registers, each of which has five ranks (0 through 4). Refer to figure 2-4. Information in these registers moves from one rank to the next at a uniform 20-MHz rate, providing a multiplexed system of five PPs, each operating at a 4-MHz rate. The registers are stationary while the PPs rotate. For example, rank 4 registers contain PP0, PP1, PP2, PP3, and PP4 in succession, each of which consumes 50 ns of the total cycle time of 250 ns.

Each time data enters the slot, a portion of the instruction for that data is executed. The slot performs tasks such as arithmetic and logic operations and program address manipulation. Complete execution of an instruction may require the R, A, P, Q, and K register quantities to go more than one trip around the barrel and through the slot.

The PPM may be referenced once each time the PP passes around the barrel and through the slot. During its slot time, the PP may also communicate with CM or with any of the I/O channels.

PP Registers

The PP registers, which are discussed in the following paragraphs, are:

- R register.
- A register.
- P register.
- Q register.
- K register.
Figure 2-4. Barrel and Slot
**R Register**

The 22-bit R register, in conjunction with the A register, forms an absolute CM address for CM read/write instructions. When bit 17 of the A register is set, the absolute CM address is formed by appending six 0's to the lower end of the contents of the R register and adding to the result bits 0 through 16 of the contents of the A register (refer to figure 2-5).

![Figure 2-5. Formation of Absolute CM Address](image)

**A Register**

The 18-bit A register holds one operand for arithmetic, logic, or selected I/O operations. The content of A may be an arithmetic or logical operand, CM address or part of a CM address (depending on bit 17), I/O function, I/O data word, or a word count for block I/O instructions. Various instructions operate on 6, 12, 16, or 18 bits of the A register.

When the A register is used as the CM address, parity is generated for transmission with the address to memory control. At deadstart, the A register is set to 10000 (octal). When bit 17 of the A register is clear, the A register is used as the CM address; however, when bit 17 is set, the R register is added to the A register (as described in the R register description) to obtain the absolute CM address for CM read/write instructions.

**P Register**

The 16-bit P register is the program address register, except during the execution of instructions 61, 63, 71, and 73. For these instructions, the P register contains the PPM address of the data transfer. At deadstart, the P register is set to 0.
Input/Output Unit

Q Register

The 16-bit Q register holds data for several functions such as the address of the operand during direct addressing and indirect addressing, the peripheral address of data used during 1-word central read or write instructions, the upper 6 bits during constant mode instructions, the channel number on all I/O and channel instructions, the shift count, and the relative jump designator. At deadstart, each rank of the Q register is set to a corresponding PP number. Rank 0 is set to PP0, rank 2 is set to PP2, and so on.

K Register

The 7-bit K register is visible to the programmer through the maintenance channel only. This register holds the operation code field of an instruction for display on the IOU deadstart console and for deadstart console interrogation. When a PP is halted (idled), this register contains all 1's.

PP Numbering

PPs are numbered as follows:

<table>
<thead>
<tr>
<th>Barrel</th>
<th>PPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00 to 04</td>
</tr>
<tr>
<td>1</td>
<td>05 to 11 (octal)</td>
</tr>
<tr>
<td>2</td>
<td>20 to 24 (octal)</td>
</tr>
<tr>
<td>3</td>
<td>25 to 31 (octal)</td>
</tr>
</tbody>
</table>

The deadstart sequence is used to determine PP numbering within a barrel. The sequence assigns barrel numbers according to the IOU barrel reconfiguration parameter. During the first minor cycle after deadstart, the sequence loads a 0 into the Q register in barrel 0. This defines all the data in that rank of the barrel as belonging to PP0, and since Q is the channel selector, it assigns PP0 to channel 0. During the next minor cycle, Q loads with a 1. This defines PP1 and assigns it to channel 1. This process occurs in parallel in all barrels until the IOU assigns each rank of each barrel with a PP number and a channel number. Reassignment can be done only during a deadstart.
PP Memory

Each PP has an independent 4K or 8K word memory. Each word contains 16 data bits, with the upper 4 bits set to 0, and 6 SECDED bits. PPO executes the deadstart program from the microprocessor RAM during the deadstart operation. PP memory 0, therefore, must be operational. A PP memory reconfiguration feature allows the user to restore IOU operation if the IOU detects a fault in the PP memory normally assigned to PPO.

To reconfigure, the operator assigns a good PP memory to PPO and the operating system removes the failing PP memory. Computer operation can continue without the failing PP memory, and repairs can be made during scheduled maintenance. The system must be deadstarted to reconfigure PPMs.

I/O Channels

The I/O channels are composed of:

- An internal interface that allows common hardware and software to control the external devices, and

- An external interface that allows the IOU to communicate with the external devices using 12-bit data channels. The internal interface can transfer 16-bit data words between two PPs or between a PP and an external device at a maximum rate of 1 word every 250 ns.

This rate can be sustained for the maximum practical channel transfer (4096 words). During transfers between PPs, if the PPs are in the slot at the same time, the transfer rate is 500 ns.

Any PP can access any of the CYBER 170 bidirectional I/O channels. All PPs communicate with external devices through the independent I/O channels. Each channel may be connected to one or more pieces of external equipment, but only one piece of equipment can use a channel at one time. All channels can be active simultaneously. Available channels are:

- Twenty-four CYBER 170 compatible I/O channels available with a maximum data transfer rate of 3 Mbytes/second.

- An optional, DMA-enhanced, intelligent standard interface (ISI) channel adapter, intelligent peripheral interface (IFP) channel adapter or CYBER 170 channel adapter that can be installed in any one of ten channel locations in the CIO cabinet. The adapters transfer data between the ISI or CYBER 170 channel and PP memory using standard I/O instructions. They also support DMA transfer in which data goes directly between CM and an external device without going through the PP. There are two types of CYBER 170 DMA transfers, fast and normal. Fast transfers are used with the Extended Semiconductor Memory-II (ESM-II), and normal transfers are used with other CYBER 170 external devices.
The display station controller (DSC) is attached to CYBER 170 channel 108. The DSC is the IOU interface between the PPs and the system console, servicing both the keyboard and the cathode-ray tube (CRT). It transmits function words and digital symbol size/position data to the system console, and receives digital character codes from the keyboard. It also receives digital symbol codes from the PPs and converts these to analog signals to the CRT.

Real-Time Clock

The real-time clock is a 12-bit, free-running counter, incrementing at a 1-MHz rate. It is permanently attached to channel 148. This channel may be read at any time because its active and full flags are always set.

Two-Port Multiplexer

The two-port multiplexer provides communication capability between a PP and two attached terminals. One port is reserved for maintenance purposes, and the other port is reserved for future use. The two-port multiplexer is permanently attached to channel 158.

Maintenance Channel

The maintenance channel is used for initialization of the CP and CM maintenance registers and monitoring of error status.

The maintenance channel consists of the maintenance channel interface on channel 178, a maintenance access control in each system element, and a set of interconnecting cables.

Central Memory Access

Any PP can access CM. During a write from the IOU to CM, the IOU assembles five successive 12-bit PP words into a 64-bit CM word with the leftmost 4 bits undefined. During a CM read, the IOU disassembles the rightmost 60 bits of the 64-bit CM word into five PP words. To find the CM address, a PP reads the A register. If bit 17 of the A register is clear, the PP uses the contents of the A register for the CM address. If bit 17 of the A register is set, the PP adds the relocation address from the R register to the A register to form the CM address.

A maximum of 20 PPs in various stages of assembly/disassembly can simultaneously read CM words, and five PPs can write CM words.
3

Operating Instructions
This chapter describes mainframe controls and indicators and the operating procedures that are hardware-dependent. Software-dependent procedures are in system software reference manuals listed in the preface.

Controls and Indicators

This chapter describes IOU deadstart controls and indicators and CM configuration switches that the system operator uses. Other controls that maintenance personnel use are described in the hardware operator's guide and the power distribution and warning system, the cooling system, and the CDC 721 manuals, which are listed in the preface.

Deadstart Displays/Controls

Pressing the deadstart pushbutton on the CC545 system console or pressing the CTRL G and CTRL R keys on the CC634B system console initiates deadstart and an initial deadstart display appears on the system control screen. The display is created by an independent microcomputer in the mainframe and does not rely on any program being operational in the PPs. The initial deadstart display is used to select a 16-word deadstart program for PPO and to initiate the deadstart sequence for PPO. The display is also used to reconfigure PPMs and barrels, and to display error status and maintenance information.

Figure 3-1 shows the format of the deadstart options display, and figure 3-2 shows the deadstart display. Table 3-1 describes the two operator-selectable options and table 3-2 describes the operator entries and functions for the deadstart display. Other deadstart displays are available for maintenance use. Refer to the CYBER Instruction Package (CIP) listed in the preface for additional information.

<table>
<thead>
<tr>
<th>DEADSTART OPTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
</tr>
<tr>
<td>M</td>
</tr>
<tr>
<td>(CR)</td>
</tr>
</tbody>
</table>

PROGRAM X SELECTED

Figure 3-1. Deadstart Options Display
DEADSTART - REV. 01

XX YYYY=CHANGE DS PRG
XX+YYYY=CHANGE DS PRG INC
S=SHORT DS
L=LONG DS
H=HELP

PPM CONF = 00
N1O BRL CONF = 0
DLY LOOP = 0
LDS ADDR = 6000
CLK FREQ = NORMAL
N1O MEM SIZE = 4K

PROGRAM 1

01 001402
02 007306
03 000017
04 007546
05 007706
06 000120
07 007406
10 007106
11 007301
12 000710
13 000000
14 000000
15 000000
16 000000
17 000000
20 007112

Figure 3-2. Initial Deadstart Display
Table 3-1. Deadstart Options Display

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>Selects a short deadstart sequence using the deadstart program identified at the bottom of the display. Upon completion of the deadstart sequence a display for loading system software appears.</td>
</tr>
<tr>
<td>M</td>
<td>Causes the deadstart display to appear on the screen.</td>
</tr>
</tbody>
</table>

Table 3-2. Deadstart Display Operator Entries and Functions

<table>
<thead>
<tr>
<th>Operator Entry</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>xx yyyy</td>
<td>Enters a single word in the deadstart program at xx to a new value yyyy (octal).</td>
</tr>
<tr>
<td>xx+yyyy</td>
<td>Changes words in the deadstart program in sequence starting at xx.</td>
</tr>
<tr>
<td>S</td>
<td>Selects a short deadstart sequence.</td>
</tr>
<tr>
<td>L</td>
<td>Selects a long deadstart sequence.</td>
</tr>
<tr>
<td>H</td>
<td>Brings up a display that lists and explains all available commands. Refer to the Hardware Operator's Guide for detailed information about these commands.</td>
</tr>
</tbody>
</table>
Central Memory Controls

The CM contains six two-position configuration switches (figure 3-3). These switches are located along the address interface pak switch in the A section of the memory cabinet.

The switches are used to eliminate CM sections with malfunctions. Each switch, SW0 through SW5, inverts the corresponding CM address bit (37 through 42). The inversion effectively moves blocks of bad memory to the highest memory block and moves blocks of good memory down, thereby providing a sequentially addressable block of error-free memory. Refer to table 3-3.

In case of CM malfunctions, the remaining good memory can be reconfigured so it is accessible by contiguous addresses from zero to the maximum remaining address. This is accomplished by setting configuration switches (figure 3-3) as listed in table 3-3. Refer to the hardware operator's guide listed in the preface for further information.

![Figure 3-3. CM Configuration Switches](image-url)
## Table 3-3. Central Memory Reconfiguration

<table>
<thead>
<tr>
<th>Size Words (MB)</th>
<th>Address Range</th>
<th>Error-Free Size</th>
<th>Reconfiguration Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>2097 K (16 MB)</td>
<td>0-7 777 777</td>
<td>1049 K (8 MB)</td>
<td>D</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>D</td>
</tr>
<tr>
<td>4195 K (32 MB)</td>
<td>0-17 777 777</td>
<td>2097 K (16 MB)</td>
<td>D</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>D</td>
</tr>
<tr>
<td>8390 K (64 MB)</td>
<td>0-37 777 777</td>
<td>4195 K (32 MB)</td>
<td>D</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>U</td>
</tr>
<tr>
<td>16780 K (128 MB)</td>
<td>0-77 777 777</td>
<td>8390 K (64 MB)</td>
<td>U</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>D</td>
</tr>
</tbody>
</table>

**Notes:**

1. CM remaining can be further reconfigured to obtain larger contiguous blocks of error-free memory by setting additional configuration switches. See examples shown in figure 3-4.

2. U equals up; D equals down. Normal setting of all switches is down.
SET SW0 UP TO MOVE BLOCK OF MEMORY CONTAINING ERROR TO UPPER HALF OF MEMORY.

64 MBYTES

SW0=UP

64 MBYTES

64 MBYTES OF ERROR-FREE MEMORY

128 MBYTES

ERROR IN LOWER 64-MBYTE BLOCK OF 128-MBYTE MEMORY.

SET SW1 UP TO MOVE 32-MBYTE BLOCK CONTAINING ERROR TO NEXT HIGHER 32 MBYTES. THEN SET SW0 UP TO MOVE BLOCK CONTAINING ERROR TO HIGHEST BLOCK OF MEMORY.

32 MBYTES

SW1=UP

32 MBYTES

32 MBYTES

32 MBYTES

32 MBYTES

32 MBYTES

128 MBYTES

SW0=UP

32 MBYTES

32 MBYTES

32 MBYTES

32 MBYTES

96-MBYTE OF ERROR-FREE MEMORY

ERROR IN LOWEST 32-MBYTE BLOCK OF 128-MBYTE MEMORY.

SET SW2 UP TO MOVE 16-MBYTE BLOCK CONTAINING ERROR TO NEXT HIGHER BLOCK. THEN SET SW1 UP TO MOVE 32-MBYTE BLOCK CONTAINING ERROR TO HIGHEST BLOCK OF MEMORY.

16 MBYTES

SW2=UP

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

128 MBYTES

SW1=UP

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

16 MBYTES

112-MBYTE OF ERROR-FREE MEMORY

ERROR IN LOWEST 16-MBYTE BLOCK OF UPPER HALF OF 128-MBYTE MEMORY.

Figure 3-4. Reconfiguration Examples
Power-On and Power-Off Procedures

In case of an emergency, use the system EMERGENCY OFF switch. The power-on and power-off procedures are described in the hardware operator's guide listed in the preface.

**CAUTION**

Improper application or removal of power may damage system circuits and/or air-conditioning system. Power must be turned on/off by designated personnel only, except for the system EMERGENCY OFF switch. Use only for extreme emergency and not for normal shutdown.

Operating Procedures

Refer to the hardware operator's guide. The system is initialized by setting its deadstart display control parameters and then by running either a long or short deadstart sequence (defined later in this chapter). After initialization, the keyboard is used to instruct the system further under program control.

Control Checks

Before activating a long or short deadstart sequence, check the deadstart display parameters against their intended use. The normal settings of these parameters are:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPM CONF</td>
<td>00</td>
</tr>
<tr>
<td>NIO BRL CONF</td>
<td>0</td>
</tr>
<tr>
<td>LDS ADDR</td>
<td>6000</td>
</tr>
<tr>
<td>Error messages</td>
<td>None</td>
</tr>
</tbody>
</table>
Deadstart Sequences

In response to a keyboard command (L or S) to the deadstart display, the IOU performs a deadstart sequence. Depending on the command (L or S), either the long or the short deadstart sequence is performed. The short deadstart sequence is used when hardware integrity verification is not required. The long deadstart sequence performs all the tasks performed by the short deadstart sequence and some additional tasks. The main additional task is the running of a diagnostic program, from a read-only memory (ROM) in the IOU on logical PPO. The diagnostic program takes approximately 15 seconds to run.

Both deadstart sequences begin with a master clear, which sets up all PPs except logical PPO, for a 4096-word block input starting at PP location 0. The input into each PP is from the channel with the same number as the logical number of the PP concerned. The master clear also resets all external devices and sets maintenance channel connect code bit 52. The individual registers are set as follows:

<table>
<thead>
<tr>
<th>Register</th>
<th>Initialization</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>K</td>
<td>0071008</td>
<td>Instruction display.</td>
</tr>
<tr>
<td>P</td>
<td>0077778</td>
<td>Causes block input to start from location 0.</td>
</tr>
<tr>
<td>A</td>
<td>10,0008</td>
<td>Count of 4096 words.</td>
</tr>
<tr>
<td>Q</td>
<td>0, 1, 2...</td>
<td>I/O channel numbers (PPO: 0, PPl: 1, and so on).</td>
</tr>
</tbody>
</table>

All registers in both barrels are set to these values, except the registers of PPO.

If the long deadstart sequence is being performed, hardware clears location 77778 in all PP memories and sets the P register of PPO to the value indicated by the parameter LDS ADDR = XXXX (normally 60006). PPO starts performing a test program from a read-only memory in IOU. Hardware errors cause the LDS program to hang before completion. In the absence of errors, execution proceeds until the test program reaches location 77768. When this happens, the unique part of the long deadstart sequence ends with a master clear.

Next, both deadstart sequences clear PPO location 0, write the deadstart program on the display into PPO memory locations 1 to 208, and clear PPO location 218. PPO then starts executing the program entered from the deadstart display, which is normally a bootstrap program to input more data from an assigned external device.

The short deadstart sequence does not disturb PP memory other than PPO locations 0 to 218. Both deadstart sequences leave all PPs, except PPO, waiting for a block input or for action through the maintenance channel. After the block input is completed, each PP starts executing the program entered from whatever address was entered into location 0 of that PP.
IOU Reconfiguration

The logical PP numbers and hardware are assigned to physical PPs circularly from the settings of IOU deadstart display PPM CONF and BRL CONF parameters, specifying which physical barrel and PPM is PPO. Maximum values for these parameters depend on the number of PPs installed (table 3-4). Illegal values entered in RB X and RP XX commands are rejected by the deadstart display and cause error messages to appear on the screen (refer to the hardware operator's guide). Reconfiguration is discussed in detail in the hardware operator's guide. Tables 3-5 and 3-6 show allowable values for the PPM CONF and BRL CONF parameters and reconfiguration examples.

Table 3-4. Barrel Numbering Table

<table>
<thead>
<tr>
<th>Barrels Installed</th>
<th>Physical Barrel</th>
<th>Logical PPs in Physical Barrel With BARREL RECONFIGURATION Switch Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Four Barrels (20 PPs)</td>
<td>0</td>
<td>0-4</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>5-11</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>20-24</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>25-31</td>
</tr>
</tbody>
</table>
### Table 3-5. PP and Barrel Reconfiguration Example, RP=0

<table>
<thead>
<tr>
<th>No. of PPs</th>
<th>Physical PPMs in Each Barrel</th>
<th>Logical PP RB=0</th>
<th>Logical PP RB=1</th>
<th>Logical PP RB=2</th>
<th>Logical PP RB=3</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>00</td>
<td>00 05 20 25</td>
<td>25 00 05 20</td>
<td>20 25 00 05</td>
<td>05 20 25 00</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>01 06 21 26</td>
<td>26 01 06 21</td>
<td>21 26 01 06</td>
<td>06 21 26 01</td>
</tr>
<tr>
<td></td>
<td>02</td>
<td>02 07 22 27</td>
<td>27 02 07 22</td>
<td>22 27 02 07</td>
<td>07 22 27 02</td>
</tr>
<tr>
<td></td>
<td>03</td>
<td>03 10 23 30</td>
<td>30 03 10 23</td>
<td>23 30 03 10</td>
<td>10 23 30 03</td>
</tr>
<tr>
<td></td>
<td>04</td>
<td>04 11 24 31</td>
<td>31 04 11 24</td>
<td>24 31 04 11</td>
<td>11 24 31 04</td>
</tr>
</tbody>
</table>

**Notes:**
1. RP = PP Configuration.
2. KB = NIO Barrel Configuration only.
3. BAR 0-3 are the physical barrels.

### Table 3-6. PP and Barrel Reconfiguration Example, RP=2

<table>
<thead>
<tr>
<th>No. of PPs</th>
<th>Physical PPMs in Each Barrel</th>
<th>Logical PP RB=0</th>
<th>Logical PP RB=1</th>
<th>Logical PP RB=2</th>
<th>Logical PP RB=3</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>00</td>
<td>03 10 23 30</td>
<td>30 03 10 23</td>
<td>23 30 03 10</td>
<td>10 23 30 03</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>04 11 24 31</td>
<td>31 04 11 24</td>
<td>24 31 04 11</td>
<td>11 24 31 04</td>
</tr>
<tr>
<td></td>
<td>02</td>
<td>00 05 20 25</td>
<td>25 00 05 20</td>
<td>20 25 00 05</td>
<td>05 20 25 00</td>
</tr>
<tr>
<td></td>
<td>03</td>
<td>01 06 21 26</td>
<td>26 01 06 21</td>
<td>21 26 01 06</td>
<td>06 21 26 01</td>
</tr>
<tr>
<td></td>
<td>04</td>
<td>02 07 22 27</td>
<td>27 02 07 22</td>
<td>22 27 02 07</td>
<td>07 22 27 02</td>
</tr>
</tbody>
</table>

**Notes:**
1. RP = PP Configuration.
2. KB = IOU Barrel Configuration only.
3. BAR 0-3 are the physical barrels.
4

Instruction Descriptions
This chapter contains the CYBER 170 State CP instruction descriptions and PP instruction descriptions.

CP Instruction Formats

NOTE

CYBER 170 CP instructions use the rightmost 60 bits in the 64-bit word. The leftmost 4 bits are undefined. For these instructions, the most-significant bit is bit 59 and the least-significant bit is bit 0.

Program instruction words are divided into 15-bit fields called parcels. The first parcel (parcel 0) is the highest-order 15 bits of the 60-bit word. The second, third, and fourth parcels (parcels 1, 2, and 3) follow in order. Figure 4-1 shows possible parcel arrangements for instructions within a program instruction word.

An instruction may occupy one, two, or four parcels. This arrangement depends on the instruction format. When an instruction occupies two parcels, it must occupy two parcels within the same program word. A program word may be filled with a one-parcel pass instruction or an instruction acting as a two-parcel pass instruction. These instructions are used to fill a program word when necessary to place a particular instruction in the first parcel of a program word or to avoid starting a two-parcel instruction in the fourth parcel of a program word. Pass instructions may also be used for branch entry points because a branch instruction destination address must begin with a new word. One-parcel pass instructions are 460xx through 463xx. Instructions 60xxxx through 62xxxx may be used as two-parcel pass instructions by setting the i instruction designator to 0. Refer to table 4-1 for CP instruction designators.

CP instructions 011 and 012 have special properties. They are 60-bit double instructions that must start at parcel 0. The programmer has the option of providing a branch instruction at parcels 2 and 3 in the same instruction word (to an error-handling software routine) or filling this space with pass instructions. Refer to instructions 011 and 012.

Instructions 013 and 464 through 467 are 60-bit instructions which must start at parcel 0. They ignore any information in parcels 2 and 3; however, these parcels are normally set to all 0's.
Figure 4-1. CP Instruction Parcel Arrangement

INSTRUCTION COMBINATIONS

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>0</td>
</tr>
</tbody>
</table>

PARCEL 0

<table>
<thead>
<tr>
<th>59</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>15</td>
<td>15</td>
<td>0</td>
</tr>
</tbody>
</table>

PARCEL 3

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>30</td>
<td>15</td>
<td>15</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>29</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>15</td>
<td>30</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>29</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>30</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>60</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>i</th>
<th>j</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>8</td>
<td>5</td>
<td>2</td>
<td>0</td>
</tr>
</tbody>
</table>

60 BITS

| 15 | 6 | 3 | 3 | 3 | 3 |

15 BITS

2nd OPERAND REGISTER (1 of 8)

1st OPERAND REGISTER (1 of 8)

RESULT REGISTER (1 of 8)

OPERATION CODE

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>i</th>
<th>j</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td>29</td>
<td>23</td>
<td>20</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>

30 BITS

| 18 | 6 | 3 | 3 |

1st OPERAND REGISTER (1 of 8)

RESULT REGISTER (1 of 8)

OPERATION CODE
Instruction Description Nomenclature

The instruction descriptions in this chapter use the following instruction designators.

<table>
<thead>
<tr>
<th>Designator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>6-bit/9-bit field specifying instruction operation code.</td>
</tr>
<tr>
<td>i,j,k</td>
<td>3-bit code specifying one of eight registers.</td>
</tr>
<tr>
<td>jk</td>
<td>6-bit code specifying amount of shift or mask.</td>
</tr>
<tr>
<td>K</td>
<td>18-bit operand or address.</td>
</tr>
<tr>
<td>x</td>
<td>Unused designator.</td>
</tr>
<tr>
<td>A</td>
<td>One of eight 18-bit address registers.</td>
</tr>
<tr>
<td>B</td>
<td>One of eight 18-bit index registers; B0 is fixed and equal to 0.</td>
</tr>
<tr>
<td>X</td>
<td>One of eight 60-bit operand registers.</td>
</tr>
<tr>
<td>()</td>
<td>Content of the word at a central memory address.</td>
</tr>
<tr>
<td>C1†</td>
<td>Offset (character address) of the first character in the first word of the source field.</td>
</tr>
<tr>
<td>C2†</td>
<td>Character address of the first character in the first word of the result field.</td>
</tr>
<tr>
<td>K1†</td>
<td>18-bit address indicating the central memory location of the first (leftmost) character of the source field.</td>
</tr>
<tr>
<td>K2†</td>
<td>18-bit address indicating the central memory location of the first (leftmost) character of the result field.</td>
</tr>
<tr>
<td>LL†</td>
<td>Lower 4 bits of the field length (character count) for a move or compare instruction; used with LU to specify field length.</td>
</tr>
<tr>
<td>LU†</td>
<td>Upper 9 bits of the field length; (character count) for indirect move instruction or the upper 3 bits for direct instructions; used with LL to specify field length.</td>
</tr>
</tbody>
</table>

† Applicable to compare/move instructions only.
CP Operating Modes

The CP executes instructions in CYBER 170 job mode, CYBER 170 monitor mode, and executive state. Changes between CYBER 170 job mode and CYBER 170 monitor mode are caused by CYBER 170 exchange jumps (CP instruction 013 and PP instructions 2600, 2610, and 2620). A hardware flag called the CYBER 170 monitor flag (MF) indicates whether the CP is in CYBER 170 job mode (flag is clear) or in CYBER 170 monitor mode (flag is set).

The executive state is invisible to the applications programmer. It sets up the CYBER 170 environment during initialization, executes certain instructions, and handles hardware-detected error conditions. Hardware-caused exchanges are called error exits. Most of these can be enabled or disabled by setting or clearing bits in the CYBER 170 exchange package. For further information on CP operating modes, refer to CYBER 170 Exchange Jump, Executive State, and Error Response in chapter 5.
CP Instruction Descriptions

The CP general instructions are divided into 16 subgroups as follows:

- Integer Arithmetic
- Branch
- Block Copy
- Shift
- Logical
- Floating Point
- Jump
- Exchange/Jump
- Compare/Move
- Set
- Normalize
- Pass
- Illegal Instruction
- Mask
- Pop Count
- Read Free Running Counter

CP Integer Arithmetic Instructions

The integer arithmetic instructions (table 4-l) perform integer arithmetic on signed two's complement words or half words in Xk or XkR. The sign bit is bit 0 for full-word integers or bit 32 for half-word integers.

Table 4-l. CP Integer Arithmetic Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>27</td>
<td>ijk</td>
<td>Pack (Xk) and (Bj) to Xi</td>
<td>PXi Bj Xk</td>
</tr>
<tr>
<td>26</td>
<td>ijk</td>
<td>Unpack (Xk) to Xi and Bj</td>
<td>UXi Bj Xk</td>
</tr>
<tr>
<td>36</td>
<td>ijk</td>
<td>Integer sum of (Xj) and (Xk) to Xi</td>
<td>IXi Xj+Xk</td>
</tr>
<tr>
<td>37</td>
<td>ijk</td>
<td>Integer difference of (Xj) and (Xk) to Xi</td>
<td>IXi Xj-Xk</td>
</tr>
</tbody>
</table>
Integer Pack/Unpack

27ijk  Pack (Xk) and (Bj) to Xi  PXi Bj, Xk

This instruction reads the contents of Xk and Bj, packs them into a single word in floating-point format, and delivers this result to Xi. The coefficient for the value in Xi is obtained from the content of Xk, which is treated as a signed integer. The exponent for the value in Xi is obtained from the content of Bj, which is treated as a signed integer.

The lowest-order 48 bits in Xi are copied directly from the lowest-order 48 bits in Xk. The sign bit in Xi is copied directly from the sign bit in Xk. The exponent field in Xi is derived from the value in Bj by extracting the lowest-order 11 bits in Bj and modifying this quantity for exponent bias and coefficient sign.

Four sample sets of operands and packed results are listed in octal notation to illustrate the operation performed. These examples contain the four combinations of coefficient sign and exponent sign.

(Xk) = 0000 4500 3333 2000 0077
(Bj) = 00 0034
(Xi) = 2034 4500 3333 2000 0077
(Xk) = 0000 4500 3333 2000 0077
(Bj) = 77 7743
(Xi) = 1743 4500 3333 2000 0077
(Xk) = 7777 3277 4444 5777 7700
(Bj) = 00 0034
(Xi) = 5743 3277 4444 5777 7700
(Xk) = 7777 3277 4444 5777 7700
(Bj) = 77 7743
(Xi) = 6034 3277 4444 5777 7700

This instruction converts a number in fixed-point format to floating-point format. For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
This instruction reads one operand from \( X_k \), unpacks this word from floating-point format, and delivers the coefficient and exponents to \( X_i \) and \( Bj \), respectively. The 60-bit word delivered to \( X_i \) consists of the lowest 48 bits unaltered from the original operand plus the upper 12 bits, each equal to the original sign bit. This is a signed integer equal to the value of the coefficient in the original operand. The 18-bit quantity delivered to \( Bj \) is a signed integer equal to the value of the exponent in the original operand. The 11-bit exponent field in the operand is altered to remove the bias and then sign-extended to fill out the 18-bit quantity. The sign of the coefficient is removed in this process.

Four sample sets of operands and unpacked results are listed in octal notation to illustrate the operation performed. These examples contain the four combinations of coefficient sign and exponent sign.

\[
\begin{align*}
(X_k) &= 2034 \ 4500 \ 3333 \ 2000 \ 0077 \\
(X_i) &= 0000 \ 4500 \ 3333 \ 2000 \ 0077 \\
(Bj) &= 00 \ 0034 \\
(X_k) &= 1743 \ 4500 \ 3333 \ 2000 \ 0077 \\
(X_i) &= 0000 \ 4500 \ 3333 \ 2000 \ 0077 \\
(Bj) &= 77 \ 7743 \\
(X_k) &= 5743 \ 3277 \ 4444 \ 5777 \ 7700 \\
(X_i) &= 7777 \ 3277 \ 4444 \ 5777 \ 7700 \\
(Bj) &= 00 \ 0034 \\
(X_k) &= 6034 \ 3277 \ 4444 \ 5777 \ 7700 \\
(X_i) &= 7777 \ 3277 \ 4444 \ 5777 \ 7700 \\
(Bj) &= 77 \ 7743
\end{align*}
\]

This instruction converts a number from floating-point format to fixed-point format. For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
**CP Integer Arithmetic Instructions**

**36ijk**

Integer sum of \((X_j)\) and \((X_k)\) to \(X_i\)

\[ \text{IX}_i \ X_j + X_k \]

This instruction reads operands from two X registers, operates on them to form a 60-bit integer sum, and delivers this result to a third X register. The operands for this instruction are in \(X_j\) and \(X_k\). These operands are signed integers. The resulting integer sum is delivered to \(X_i\). Overflow is not detected.

This instruction adds integers too large for handling by 50 through 77 instructions. The instruction also merges and compares data fields during data processing.

For further information, refer to Integer Arithmetic under CP Programming in chapter 5.

**37ijk**

Integer difference of \((X_j)\) and \((X_k)\) to \(X_i\)

\[ \text{IX}_i \ X_j - X_k \]

This instruction reads operands from two X registers, operates on them to form a 60-bit integer difference, and delivers this result to a third X register. The operands for this instruction are in \(X_j\) and \(X_k\). These operands are signed integers. The result of subtracting the quantity in \(X_k\) from the quantity in \(X_j\) is delivered to \(X_i\). Overflow is not detected.

This instruction subtracts integers too large for handling by 50 through 77 instructions. The instruction also compares data fields during data processing.

For further information, refer to Integer Arithmetic under CP Programming in chapter 5.
CP Branch Instructions

The branch instructions (table 4-2) consist of both conditional and unconditional branch instructions. Each conditional branch instruction compares the contents of two general registers to determine whether a normal or a branch exit is taken.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>030</td>
<td>JK</td>
<td>Branch to (K) if ((Xj) = 0)</td>
<td>ZR</td>
</tr>
<tr>
<td>031</td>
<td>JK</td>
<td>Branch to (K) if ((Xj) \neq 0)</td>
<td>NZ</td>
</tr>
<tr>
<td>032</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is positive</td>
<td>PL</td>
</tr>
<tr>
<td>033</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is negative</td>
<td>NG</td>
</tr>
<tr>
<td>034</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is in range</td>
<td>IR</td>
</tr>
<tr>
<td>035</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is out of range</td>
<td>OR</td>
</tr>
<tr>
<td>036</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is definite</td>
<td>DF</td>
</tr>
<tr>
<td>037</td>
<td>JK</td>
<td>Branch to (K) if ((Xj)) is indefinite</td>
<td>ID</td>
</tr>
<tr>
<td>041</td>
<td>JK</td>
<td>Branch to (K) if ((B1) = (Bj))</td>
<td>EQ</td>
</tr>
<tr>
<td>051</td>
<td>JK</td>
<td>Branch to (K) if ((B1) \neq (Bj))</td>
<td>NE</td>
</tr>
<tr>
<td>061</td>
<td>JK</td>
<td>Branch to (K) if ((B1) &gt; (Bj))</td>
<td>GE</td>
</tr>
<tr>
<td>071</td>
<td>JK</td>
<td>Branch to (K) if ((B1) &lt; (Bj))</td>
<td>LT</td>
</tr>
</tbody>
</table>
Branch

030jK  Branch to K if \((X_j) = 0\)  

This two-parcel instruction uses the lower-order 18 bits as operand \(K\). Execution of this instruction causes the program sequence to terminate with a jump to address \(K\) in CM or to continue with the current program sequence, depending on the content of \(X_j\). The branch to address \(K\) occurs only on the following conditions. The current program sequence continues for all other cases.

- Jump to \(K\) if:  
  - \((X_j) = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ \text{(positive zero)}\)  
  - \((X_j) = 7777\ 7777\ 7777\ 7777\ 7777\ 7777\ \text{(negative zero)}\)

This instruction branches on a zero result from either a fixed-point or a floating-point operation.

031jK  Branch to K if \((X_j) \neq 0\)  

This two-parcel instruction uses the lower-order 18 bits as operand \(K\). Execution of this instruction causes the program sequence to terminate with a jump to address \(K\) in CM or to continue with the current program sequence, depending on the content of \(X_j\). The program sequence continues only on the following conditions. The branch to address \(K\) occurs for all other cases.

- Continue if:  
  - \((X_j) = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ \text{(positive zero)}\)  
  - \((X_j) = 7777\ 7777\ 7777\ 7777\ 7777\ 7777\ \text{(negative zero)}\)

This instruction branches on a nonzero result from either a fixed-point or a floating-point operation.
Branch to K if (Xj) is Positive

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of Xj. The branch decision for this instruction is based on the value of the sign bit in Xj.

Jump to K if: Bit 59 of Xj = 0 (positive)
Continue if: Bit 59 of Xj = 1 (negative)

This instruction branches on a positive result from either a fixed-point or a floating-point operation.

Branch to K if (Xj) is Negative

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of Xj. The branch decision for this instruction is based on the value of the sign bit in Xj.

Jump to K if: Bit 59 of Xj = 1 (negative)
Continue if: Bit 59 of Xj = 0 (positive)

This instruction branches on a negative result from either a fixed-point or a floating-point operation.
034jK  Branch to K if (Xj) is in range  IR Xj, K

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of Xj. The program sequence continues only on the following conditions. The branch to address K occurs for all other cases.

Continue if:  
- (Xj) = 3777 xxxx xxxx xxxx xxxx (positive overflow)
- (Xj) = 4000 xxxx xxxx xxxx xxxx (negative overflow)

This instruction branches on a floating-point quantity within the floating-point range. The value of the coefficient is ignored in making this branch test. An underflow quantity is considered in range for purposes of this test.

035jK  Branch to K if (Xj) is out of range  OR Xj, K

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of Xj. The branch to address K occurs only on the following conditions. The current program sequence continues for all other cases.

Jump to K if:  
- (Xj) = 3777 xxxx xxxx xxxx xxxx (positive overflow)
- (Xj) = 4000 xxxx xxxx xxxx xxxx (negative overflow)

036jK  Branch to K if (Xj) is definite  DF Xj, K

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of Xj. The program sequence continues only on the following conditions. The branch to address K occurs for all other cases.

Continue if:  
- (Xj) = 1777 xxxx xxxx xxxx xxxx (positive indefinite)
- (Xj) = 6000 xxxx xxxx xxxx xxxx (negative indefinite)

This instruction branches on a floating-point quantity that may be out of range but is still defined. The value of the coefficient is ignored in making this branch test. An overflow quantity or an underflow quantity is considered defined for purposes of this test.
CP Branch Instructions

037jK Branch to K if (Xj) is indefinite ID Xj, K

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on the content of the Xj register. The branch to address K occurs only on the following conditions. The current program sequence continues for all other cases.

Jump to K if: (Xj) = 1777 xxxx xxxx xxxx xxxx (positive indefinite)
(Xj) = 6000 xxxx xxxx xxxx xxxx (negative indefinite)

This instruction branches on a floating-point quantity that is not defined. The value of the coefficient is ignored in making this branch test. An overflow quantity or an underflow quantity is considered defined for purposes of this test.

04iJK Branch to K if (Bi) = (Bj) EQ Bi, Bj, K

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on a comparison of the contents of the Bi and Bj registers. The branch to address K occurs only if the two quantities are identical on a bit-by-bit comparison basis. The current program sequence continues for all other cases.

This instruction branches on an index equality test. A quantity consisting of all 0's and a quantity consisting of all 1's are not equal for this test.
CP Branch Instructions

05i jK
Branch to K if \((Bi) \neq (Bj)\)          NE Bi, Bj, K

```
29 2423 2120 18 17
  05  i  i    K
```

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on a comparison of the contents of the Bi and Bj registers. The program sequence continues only if the two quantities are identical on a bit-by-bit comparison basis. The branch to address K occurs for all other cases.

This instruction branches on an index inequality test. A quantity consisting of all 0's and a quantity consisting of all 1's are not equal for this test.

06i jK
Branch to K if \((Bi) \geq (Bj)\)          GE Bi, Bj, K

```
29 2423 2120 18 17
  06  i  i    K
```

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on a comparison of the contents of Bi and Bj. Both quantities are treated as signed integers. The branch to address K occurs if the content of Bi is greater than or equal to the content of Bj. The current program sequence continues if the content of Bi is less than Bj.

This instruction branches on an index threshold test. A +0 quantity is considered greater than a \(-0\) quantity.

07i jK
Branch to K if \((Bi) < (Bj)\)          LT Bi, Bj, K

```
29 2423 2120 18 17
  07  i  i    K
```

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending on a comparison of the contents of Bi and Bj. Both quantities are treated as signed integers. The branch to address K occurs if the content of Bi is less than the content of Bj. The current program sequence continues if the content of Bi is greater than or equal to the content of Bj.

This instruction branches on an index threshold test. A +0 quantity is considered greater than a \(-0\) quantity.
CP Block Copy Instructions

The block copy instructions (table 4-3) transfer 60-bit words between fields in CM and UEM.

Table 4-3. CP Block Copy Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>011</td>
<td>JK</td>
<td>Block copy ((Bj + K)) words from UEM to CM</td>
<td>RE Bj+K</td>
</tr>
<tr>
<td>012</td>
<td>JK</td>
<td>Block copy ((Bj + K)) words from CM to UEM</td>
<td>WE Bj+K</td>
</tr>
</tbody>
</table>
This instruction copies a block of Bj plus K consecutive words from unified extended memory (UEM) to CM. The source UEM address is XO plus RAE where the bits used depend on the setting of the expanded addressing select flag in the CYBER 170 exchange package. If the flag is clear (UEM is in standard addressing mode), the UEM address is calculated using bits 0 through 22 of XO; bits 24 through 59 are ignored. If the flag is set (UEM is in expanded addressing mode), the UEM address is calculated using bits 0 through 28 of XO; bits 30 through 59 are ignored.

The destination CM address is either A0 plus RAC, or XO plus RAC, depending on the setting of the block copy flag in the CYBER 170 exchange package. When the block copy flag is clear, the CM address is A0 plus RAC. When the block copy flag is set, the CM address is calculated using bits 30 through 50 of XO. Bits 51 through 59 must be set to 0; results are undefined if these bits are not 0.

The operation leaves Bj, XO, and A0 unchanged. Bj and K are both signed 18-bit one's complement numbers, making it possible to transfer a maximum of 131,071 60-bit words. If Bj plus K is 0, the instruction acts as a 60-bit pass instruction.

If bit 21 or 22 of the result of XO plus RAE is a 1, 0's are transferred, and the next instruction is taken from parcel 2 of the same instruction word. If this is not the case, the next instruction is taken from parcel 0 of the next instruction word. If execution of the 0lljK instruction is interrupted, it is restarted from the beginning.

This instruction is illegal if it does not start in parcel 0 or the UEM enable flag in the CYBER 170 exchange package is clear.

In standard addressing mode, 24 bits of XO are checked against 23 bits of FLE with bit 23 of FLE equal to 0. In expanded addressing mode, 30 bits of XO are checked against 29 bits of FLE with bit 29 equal to 0. If the XO bits are greater than or equal to FLE, an address-out-of-range condition is detected.

If Bj plus K is negative, an address range error exit takes place. If the source field and the destination field overlap in physical memory, the final contents of the destination field are undefined.

For further information, refer to Block Copy Instructions in chapter 5.
012jK  Block copy (Bj + K) words from CM to UEM  WE Bj + K

This instruction copies a block of Bj plus K consecutive words from CM to UEM. The source CM address is either A0 plus RAC or XO plus RAC, depending on the setting of the block copy flag in the CYBER 170 exchange package. When the block copy flag is clear, the CM address is A0 plus RAC. When the block copy flag is set, the CM address is calculated using bits 30 through 50 of XO. Bits 51 through 59 must be set to 0; results are undefined if these bits are not 0.

The destination UEM address is XO plus RAE where the bits used depend on the setting of the expanded addressing select flag in the CYBER 170 exchange package. If the flag is clear (UEM is in standard addressing mode), the UEM address is calculated using bits 0 through 22 of XO; bits 24 through 59 are ignored. If the flag is set (UEM is in expanded addressing mode), the UEM address is calculated using bits 0 through 28 of XO; bits 30 through 59 are ignored.

The operation leaves Bj, XO, and A0 unchanged. Bj and K are both signed 18-bit one's complement numbers, making it possible to transfer a maximum of 131,071 60-bit words. If Bj plus K is 0, the instruction acts as a 60-bit pass instruction.

If bit 21 or 22 of the result of XO plus RAE is a 1, 0's are transferred and the next instruction is taken from parcel 2 of the same instruction word. If this is not the case, the next instruction is taken from parcel 0 of the next instruction word. If execution of the 012jK instruction is interrupted, it is restarted from the beginning.

This instruction is illegal if it does not start in parcel 0 or the UEM enable flag in the CYBER 170 exchange package is clear.

In standard addressing mode, 24 bits of XO are checked against 23 bits of FLE with bit 23 of FLE equal to 0. In expanded addressing mode, 30 bits of XO are checked against 29 bits of FLE with bit 29 equal to 0. If the XO bits are greater than or equal to FLE, an address-out-of-range condition is detected.

If Bj plus K is negative, an address range error exit takes place. If the source field and the destination field overlap in physical memory, the final contents of the destination field are undefined.

For further information, refer to Block Copy Instructions in chapter 5.
CP Shift Instructions

The shift instructions (table 4-4) shift the Xi 60-bit word through the number of bit positions determined from a computed shift count.

Table 4-4. CP Shift Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>ijk</td>
<td>Left shift (Xi) by jk</td>
<td>LXi jk</td>
</tr>
<tr>
<td>22</td>
<td>ijk</td>
<td>Left shift (Xk) nominally (Bj) places to Xi</td>
<td>LXi Bj Xk</td>
</tr>
<tr>
<td>21</td>
<td>ijk</td>
<td>Right shift (Xi) by jk</td>
<td>AXi jk</td>
</tr>
<tr>
<td>23</td>
<td>ijk</td>
<td>Right shift (Xk) nominally (Bj) places to Xi</td>
<td>AXi Bj Xk</td>
</tr>
</tbody>
</table>

Left Shift

20ijk  Left shift (Xi) by jk  LXi jk

This instruction reads one operand from Xi, shifts the 60-bit word left circularly by jk bit positions, and writes the resulting 60-bit word back into the same Xi register. The j and k designators are treated as a single 6-bit positive integer operand in this instruction.

A left-circular shift implies that the bit pattern in the 60-bit word is displaced towards the highest-order bit positions. The bits shifted off the upper end of the 60-bit word are inserted in the lowest-order bit positions in the same sequence. The resulting 60-bit word has the same quantity of bits with values of 1 and 0 as in the original operand.

A sample computation is listed in octal notation to illustrate the operation performed.

Initial (Xi) = 2323 6600 0000 0000 0111
jk = 12 (octal)
Final (Xi) = 7540 0000 0000 0022 2464

This instruction, together with instruction 21, may be used whenever a data word is to be shifted by a predetermined amount. If the amount of shift is derived in the execution of the program, use instruction 22 or 23.
22ijk  Left shift (Xk) nominally (Bj) places to Xi

14  9 8 6 5 3 2 0

This instruction reads a 60-bit operand from Xk, shifts the data either left or right as specified by Bj, and writes the resulting 60-bit word into Xi. If the value in Bj is positive, the data is left-shifted circularly the number of bit positions designated by the value in Bj. If the value in Bj is negative, the data is right-shifted with sign extension the number of bit positions designated by the value in Bj. Bj bit 17 determines the sign of Bj.

A left-circular shift implies that the bit pattern in the 60-bit word is displaced towards the highest-order bit positions. The bits shifted off the upper end are inserted in the lowest-order bit positions in the same sequence. The resulting 60-bit word has the same quantity of bits with values of 1 and 0 as in the original operand.

A right shift with sign extension implies that the bit pattern in the 60-bit word is displaced towards the lowest-order positions. The bits shifted off the lower end are discarded. The highest-order bit positions are filled with copies of the original sign bit.

Two sample computations are listed in octal notation to illustrate the operation performed. An example of a positive shift count resulting in a left-circular shift is as follows:

(Xk) = 2323 6600 0000 0000 0111
(Bj) = 00 0012
(Xi) = 7540 0000 0000 0022 2464

An example of the right shift with sign extension is as follows:

(Xk) = 1327 6000 0000 3333 2422
(Bj) = 77 7771
(Xi) = 0013 2760 0000 0033 3324

If Bj bits 6 through 10 are different from Bj bit 17 and Bj bit 17 is set, the shift count is greater than 63 (decimal) places right, and a result of +0 is returned to Xi. Bj bits 11 through 16 are not tested by this instruction.

This instruction is used when the amount of shift is derived in the computation. The instruction is also used for correcting the coefficient of a floating-point number when the exponent has been unpacked into a B register.
Right Shift

This instruction reads one operand from Xi, shifts the 60-bit word right with sign extension by jk bit positions, and writes the resulting 60-bit word back into the same Xi register. The j and k designators are treated as a single 6-bit positive integer operand in this instruction.

A right shift with sign extension implies that the bit pattern in the 60-bit word is displaced toward the lowest-order bit positions. The bits shifted off the lower end of the word are discarded. The highest-order bit positions are filled with copies of the original sign bit.

Two sample computations are listed in octal notation to illustrate the operation performed. An example of a positive operand is as follows:

Initial (Xi) = 2004 7655 0002 3400 0004
jk = 30 (octal)
Final (Xi) = 0000 0000 2004 7655 0002

An example of a negative operand is as follows:

Initial (Xi) = 6000 4420 2222 0000 5643
jk = 10 (octal)
Final (Xi) = 7774 0011 0404 4440 0013

This instruction, together with instruction 20, may be used whenever a data word is to be shifted by a predetermined amount. If the amount of shift is derived in the execution of the program, use instruction 22 or 23.
23ijk  Right shift (Xk) nominally (Bj)  AX1 Bj, Xk
places to Xi

This instruction reads a 60-bit operand from Xk, shifts the data either left or
right as specified by the content of Bj, and writes the resulting 60-bit word
into Xi. If the value in Bj is positive, the data is right-shifted with sign
extension the number of bit positions designated by the value in Bj. If the
value in Bj is negative, the data is left-shifted circularly the number of bit
positions designated by the value in Bj. Bj bit 17 determines the sign of Bj.

A left-circular shift implies that the bit pattern in the 60-bit word is
displaced towards the highest-order bit positions. The bits shifted off the
upper end are inserted in the lowest-order bit positions in the same sequence.
The resulting 60-bit word has the same quantity of bits with values of 1 and 0
as in the original operand.

A right shift with sign extension implies that the bit pattern in the 60-bit
words is displaced towards the lowest-order bit positions. The bits shifted
off the lower end of the word are discarded. The highest-order bit positions
are filled with copies of the original sign bit.

Two sample computations are listed in octal notation to illustrate the
operation performed. The following example contains a positive shift count
resulting in a right shift with sign extension.

(Xk) = 1327 6000 0000 3333 2422
(Bj) = 00 0006
(Xi) = 0013 2760 0000 0033 3324

The following example contains a negative shift count resulting in a left-
circular shift.

(Xk) = 2323 6600 0000 0000 0111
(Bj) = 77 7765
(Xi) = 7540 0000 0000 0022 2464

If Bj bits 6 through 10 are different from Bj bit 17, and Bj bit 17 is clear,
the shift count is greater than 63 (decimal) places right, and a result of +0
is returned to Xi. This instruction does not test Bj bits 11 through 16.

This instruction is used when the amount of shift is derived in the
computation. The instruction is also used for correcting the coefficient of a
floating-point number when the exponent has been unpacked into a B register.
CP Logical Instructions

The logical instructions (table 4-5) perform logical (Boolean) operations in the X registers.

Table 4-5. CP Logical Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>ijk</td>
<td>Logical sum of (Xj) and (Xk) to Xi</td>
<td>BX1 Xj+Xk</td>
</tr>
<tr>
<td>16</td>
<td>ijk</td>
<td>Logical sum of (Xj) with complement of (Xk) to Xi</td>
<td>BX1 -Xk+Xj</td>
</tr>
<tr>
<td>13</td>
<td>ijk</td>
<td>Logical difference of (Xj) and (Xk) to Xi</td>
<td>BX1 Xj-Xk</td>
</tr>
<tr>
<td>17</td>
<td>ijk</td>
<td>Logical difference of (Xj) with complement of (Xk) to Xi</td>
<td>BX1 -Xk-Xj</td>
</tr>
<tr>
<td>11</td>
<td>ijk</td>
<td>Logical product of (Xj) and (Xk) to Xi</td>
<td>BX1 Xj*Xk</td>
</tr>
<tr>
<td>15</td>
<td>ijk</td>
<td>Logical product of (Xj) with complement of (Xk) to Xi</td>
<td>BX1 -Xj*Xj</td>
</tr>
</tbody>
</table>
Logical Sum

\[
\begin{array}{cccccc}
12 & i & j & k & 14 & 9865320
\end{array}
\]

This instruction reads operands from two X registers, operates on them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical sum of the two operands. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
\begin{align*}
(Xj) &= 0000\ 7777\ 0123\ 4567\ 1010 \\
(Xk) &= 0123\ 4567\ 7777\ 0000\ 1100 \\
(Xi) &= 0123\ 7777\ 7777\ 4567\ 1110
\end{align*}
\]

This instruction merges portions of a 60-bit word into a composite word during data processing.

\[
\begin{array}{cccccc}
16 & i & j & k & 14 & 9865320
\end{array}
\]

This instruction reads operands from two X registers, operates on them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical sum of the value in Xj and the complement of the value in Xk. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
\begin{align*}
(Xj) &= 0000\ 7777\ 0123\ 4567\ 1010 \\
(Xk) &= 0123\ 4567\ 7777\ 0000\ 1100 \\
(Xi) &= 7654\ 7777\ 0123\ 7777\ 7677
\end{align*}
\]

This instruction merges portions of a 60-bit word into a composite word during data processing.
Logical Difference

13i,j,k Logical difference of \((X_j)\) and \((X_k)\) to \(X_i\)  
BXi \(X_j - X_k\)

<table>
<thead>
<tr>
<th>14</th>
<th>98</th>
<th>65</th>
<th>32</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>i</td>
<td>j</td>
<td>k</td>
<td></td>
</tr>
</tbody>
</table>

This instruction reads operands from two X registers, operates on them to form a result, and delivers this result to a third X register. The operands for this instruction are in \(X_j\) and \(X_k\). The result delivered to \(X_i\) is the bit-by-bit logical difference of the two operands. Each of the 60 bits in \(X_j\) is compared with the corresponding bit in \(X_k\) to form a single bit in \(X_i\). A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
(X_j) = 0123\ 7777\ 0123\ 4567\ 1010 \\
(X_k) = 0123\ 4567\ 7777\ 3210\ 1100 \\
(X_i) = 0000\ 3210\ 7654\ 7777\ 0110
\]

This instruction compares bit patterns or complements bit patterns during data processing.

17i,j,k Logical difference of \((X_j)\) with complement of \((X_k)\) to \(X_i\)  
BXi \(-X_k - X_j\)

<table>
<thead>
<tr>
<th>14</th>
<th>98</th>
<th>65</th>
<th>32</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>i</td>
<td>j</td>
<td>k</td>
<td></td>
</tr>
</tbody>
</table>

This instruction reads operands from two X registers, operates on them to form a result, and delivers this result to a third X register. The operands for this instruction are in \(X_j\) and \(X_k\). The result delivered to \(X_i\) is the bit-by-bit logical difference of the value in \(X_j\) and the complement of the value in \(X_k\). Each of the 60 bits in \(X_j\) is compared with the corresponding bit in \(X_k\) to form a single bit in \(X_i\). A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible combinations that may occur.

\[
(X_j) = 0123\ 7777\ 0123\ 4567\ 1010 \\
(X_k) = 0123\ 4567\ 7777\ 3210\ 1100 \\
(X_i) = 7777\ 4567\ 0123\ 0000\ 7667
\]

This instruction compares bit patterns or complements bit patterns during data processing.
Logical Product

li jk
Logical product of \((X_j)\) and \((X_k)\) to \(X_i\)

\[
\begin{array}{c|ccc|c}
14 & 9 & 8 & 6 & 5 & 3 & 2 & 0 \\
\hline
11 & & i & j & k
\end{array}
\]

This instruction reads operands from two \(X\) registers, operates on them to form a result, and delivers this result to a third \(X\) register. The operands for this instruction are in \(X_j\) and \(X_k\). The result delivered to \(X_i\) is the bit-by-bit logical product of the two operands. Each of the 60 bits in \(X_j\) is compared with the corresponding bit in \(X_k\) to form a single bit in \(X_i\). A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
(X_j) = 7777\ 7000\ 0123\ 4567\ 1010 \\
(X_k) = 0123\ 4567\ 0077\ 7700\ 1100 \\
(X_i) = 0123\ 4000\ 0023\ 4500\ 1000
\]

This instruction extracts portions of a 60-bit word during data processing.

15 i j k
Logical product of \((X_j)\) with complement of \((X_k)\) to \(X_i\)

\[
\begin{array}{c|ccc|c}
14 & 9 & 8 & 6 & 5 & 3 & 2 & 0 \\
\hline
15 & & i & j & k
\end{array}
\]

This instruction reads operands from two \(X\) registers, operates on them to form a result, and delivers this result to a third \(X\) register. The operands for this instruction are in \(X_j\) and \(X_k\). The result delivered to \(X_i\) is the bit-by-bit logical product of the value in \(X_j\) and the complement of the value in \(X_k\). Each of the 60 bits in \(X_j\) is compared with the corresponding bit in \(X_k\) to form a single bit in \(X_i\). A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
(X_j) = 7777\ 7000\ 0123\ 4567\ 1010 \\
(X_k) = 0123\ 4567\ 0007\ 7700\ 1100 \\
(X_i) = 7654\ 3000\ 0120\ 0067\ 0010
\]

This instruction extracts portions of a 60-bit word during data processing.
The floating-point instructions (table 4-6) perform arithmetic operations on floating-point numbers.

Table 4-6. CP Floating-Point Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>ijk</td>
<td>Floating sum of (Xj) and (Xk) to Xi</td>
<td>FXi Xj+Xk</td>
</tr>
<tr>
<td>32</td>
<td>ijk</td>
<td>Floating double-precision sum of (Xj) and (Xk) to Xi</td>
<td>DXi Xj+Xk</td>
</tr>
<tr>
<td>34</td>
<td>ijk</td>
<td>Round floating sum of (Xj) and (Xk) to Xi</td>
<td>RXi Xj+Xk</td>
</tr>
<tr>
<td>31</td>
<td>ijk</td>
<td>Floating difference of (Xj) and (Xk) to Xi</td>
<td>FXi Xj-Xk</td>
</tr>
<tr>
<td>33</td>
<td>ijk</td>
<td>Floating double-precision difference of (Xj) and (Xk) to Xi</td>
<td>DXi Xj-Xk</td>
</tr>
<tr>
<td>35</td>
<td>ijk</td>
<td>Round floating difference of (Xj) and (Xk) to Xi</td>
<td>RXi Xj-Xk</td>
</tr>
<tr>
<td>40</td>
<td>ijk</td>
<td>Floating product of (Xj) and (Xk) to Xi</td>
<td>FXi Xj*Xk</td>
</tr>
<tr>
<td>41</td>
<td>ijk</td>
<td>Round floating product of (Xj) and (Xk) to Xi</td>
<td>RXi Xj*Xk</td>
</tr>
<tr>
<td>42</td>
<td>ijk</td>
<td>Floating double-precision product of (Xj) and (Xk) to Xi</td>
<td>DXi Xj*Xk</td>
</tr>
<tr>
<td>44</td>
<td>ijk</td>
<td>Floating divide (Xj) by (Xk) to Xi</td>
<td>FXi Xj/Xk</td>
</tr>
<tr>
<td>45</td>
<td>ijk</td>
<td>Round floating divide (Xj) by (Xk) to Xi</td>
<td>RXi Xj/Xk</td>
</tr>
</tbody>
</table>
Floating Sum

This instruction reads operands from two X registers, operates on them to form a floating-point sum, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The sum of the quantities in Xj and Xk is delivered to X1 in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right-shifted by the difference of the two exponents such that both coefficients are the same significance. The two coefficients are then added to form a 96-bit result. The upper half of the result is then selected as a coefficient and packed along with the larger exponent to form the result sent to X1. If coefficient overflow occurs, the sum is right-shifted one place, and the exponent is increased by one.

If the two operands have unlike signs, the result coefficient may have leading zeros. No normalize operation is built into this instruction to correct this situation. A separate normalize instruction must be programmed if the result is to be kept in a normalized form.

When the difference between the exponents is greater than 128 (decimal), the shifted sign bit is extended to the entire shifted operand. Infinite (377xxxx...x or 4000xxxx...x) or indefinite (177xxxx...x or 6000xxxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Floating-Point Arithmetic Instructions

32ijk

Floating double-precision sum of (Xj) and (Xk) to Xi

DXi Xj + Xk

This instruction reads operands from two X registers, operates on them to form a double-precision, floating-point sum, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The sum of the quantities in Xj and Xk is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right-shifted by the difference of the two exponents such that both coefficients are the same significance. The two coefficients are then added to form a 96-bit result. The lower half of the result is then selected and packed along with the larger exponent minus 48 (decimal) to form the result sent to Xi. If coefficient overflow occurs, the result is right-shifted by one place, and the exponent is increased by 1. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.

34ijk

Round floating sum of (Xj) and (Xk) to Xi

RXi Xj + Xk

This instruction reads operands from two X registers, operates on them to form a rounded floating-point sum, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result is delivered to Xi in floating-point format and is not necessarily normalized.

The round floating-point sum is a single-precision floating-point sum with a round bit (or bits) inserted before the add operation takes place. A round bit is always inserted in the coefficient with the larger exponent. If the two exponents are equal, the round bit is inserted in the coefficient for Xk. The round bit is equal to the complement of the sign bit and is inserted immediately to the right of the lowest-order bit in the coefficient. This has the effect of increasing the magnitude of the coefficient by one-half of the least-significant bit. A second round bit is inserted in a corresponding manner to the other coefficient if both operands are normalized or have unlike signs. The second round bit is inserted before the coefficient is shifted by the difference of the exponents. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Floating Difference

Floating difference of \((X_j)\) and \((X_k)\) to \(X_i\)

This instruction reads operands from two X registers, operates on them to form a floating-point difference, and delivers this result to a third X register. The operands for this instruction are in \(X_j\) and \(X_k\). These operands are in floating-point format and are not necessarily normalized. The result of subtracting the quantity in \(X_k\) from the quantity in \(X_j\) is delivered to \(X_i\) in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right-shifted by the difference of the two exponents such that both coefficients are the same significance. The \(X_k\) coefficient is then subtracted from the \(X_j\) coefficient to form a 96-bit result. The upper half of the result is then selected and packed along with the larger exponent to form the result sent to \(X_i\). If coefficient overflow occurs, the result is right-shifted one place, and the exponent is increased by one.

If the two operands have like signs, the result coefficient may have leading zeros. No normalize operation is built into this instruction to correct this situation. A separate normalize instruction must be programmed if the result is to be kept in a normalized form. Infinite \((3777xxx...x\ or\ 4000xxx...x)\) or indefinite \((1777xxx...x\ or\ 6000xxx...x)\) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
This instruction reads operands from two X registers, operates on them to form a double-precision, floating-point difference, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result of subtracting the quantity in Xk from the quantity in Xj is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right-shifted by the difference of the two exponents such that both coefficients are the same significance. The Xk coefficient is then subtracted from the Xj coefficient to form a 96-bit result. The lower half of the result is then selected and packed along with the larger exponent minus 48 (decimal) to form the result sent to Xi. If coefficient overflow occurs, the result is right-shifted one place, and the exponent is increased by one.

Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
35ijk \hspace{1cm} \text{Round floating difference of} \hspace{1cm} RXi \ Xj - Xk

\begin{array}{cccccc}
14 & 9 & 8 & 6 & 5 & 3 & 2 & 0 \\
35 & i & i & k & \\
\end{array}

This instruction reads operands from two X registers, operates on them to form a rounded floating-point difference, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result of subtracting the quantity in Xk from the quantity in Xj is delivered to Xi in floating-point format and is not necessarily normalized.

The round floating-point difference is a single-precision, floating-point difference with a round bit (or bits) inserted before the subtract operation takes place. A round bit is always inserted in the coefficient with the larger exponent. If the two exponents are equal, the round bit is added to the coefficient for Xk. The round bit is equal to the complement of the sign bit and is inserted immediately to the right of the lowest-order bit in the coefficient. This has the effect of increasing the magnitude of the coefficient by one-half of the least-significant bit. A second round bit is inserted in a corresponding manner to the other coefficient if both operands are normalized or have like signs. The second round bit is inserted before the coefficient is shifted by the difference of the exponents. Infinite (377xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Floating Product

40ijk  Floating product of (Xj) and (Xk) to Xi  FXi Xj * Xk

This instruction reads operands from two X registers, operates on them to form a floating-point product, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result is delivered to Xi in floating-point format. If both operands are normalized, the result is also normalized. If both operands are not normalized, the result is not normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the product has only 95 significant bits, a 1-bit left shift is done to normalize the result coefficient. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most-significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient.

This instruction is used in floating-point calculations where rounding of operands is not desired, such as in multiple-precision arithmetic and in calculations involving error analysis. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
41ijk  Round floating product of (Xj) and (Xk) to Xi

RXi Xj \times Xk

This instruction reads operands from two X registers, operates on them to form a rounded floating-point product, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result is delivered to Xi in floating-point format. If both operands are normalized, the result is also normalized. If both operands are not normalized, the result is not normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. A rounding bit is added to bit position 46 of this product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the product has only 95 significant bits, a 1-bit left shift is done to normalize the result coefficient. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most-significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient.

This instruction is used in single-precision, floating-point calculations. For multiple-precision calculations, the 40 and 42 instructions must be used. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Floating double-precision product of \((X_j)\) and \((X_k)\) to \(X_i\)

\[
\text{DX}_1 \ X_j \times X_k
\]

This instruction reads operands from two \(X\) registers, operates on them to form a double-precision, floating-point product, and delivers the lower half of this result to a third \(X\) register. The operands for this instruction are in \(X_j\) and \(X_k\). These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to \(X_i\) in floating-point format and is not necessarily normalized.

The operands are not rounded in this operation. The two operands are unpacked from floating-point format. The exponents are added to determine the exponent for the result. The result exponent is exactly 48 less than the exponent for a 40 instruction. The coefficients are multiplied as signed integers to form a 96-bit integer product. The lower half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift is done to normalize the result coefficient. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most-significant bit. The lower 48 bits are always read from the 96-bit product register.

This instruction is used in multiple-precision, floating-point calculations. This instruction also provides for integer multiplication capabilities where both operands have an exponent value of plus or minus zero, and neither coefficient has been normalized. The integer result sent to \(X_i\) is 48 bits with 60-bit sign extension. If the result exceeds 48 bits, the hardware does not detect an overflow. An overflow check can be made by executing a 40 instruction using the same two operands. If the result is nonzero, overflow is then indicated. An integer multiply operation is not intended for use with normalized operands. Infinite (3777xxx...x and 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Floating Divide

44ijk  Floating divide (Xj) by (Xk) to Xi  FXi Xj/Xk

This instruction reads operands from two X registers, operates on them to form a floating-point quotient, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format. The result of dividing the content of Xj by the content of Xk is delivered to Xi. If both operands are normalized, the quotient is also normalized. The remainder from the division process is discarded.

The two operands are unpacked from floating-point format. The exponents are subtracted with a correction factor to determine the exponent for the result. The coefficient from Xj is positioned in a dividend register. The coefficient from Xk is trial-subtracted repeatedly from the dividend. The quotient bits are assembled in a quotient register. When 48 bits of the quotient are assembled, they are packed with the result exponent into floating-point format and delivered to Xi.

If the exponent subtraction causes an underflow or overflow, an underflow or overflow result is returned even with the occurrence of a divide fault.

If the dividend is not normalized, the quotient cannot be normalized. However, the quotient is correct even though there may be leading zeros in the coefficient. If the divisor is not normalized, the quotient may be incorrect. If the coefficient for the content of Xj is larger than the coefficient for the content of Xk by a factor of two or more, a divide fault causes an indefinite result to be returned to Xi.

This instruction is used in floating-point calculations where rounding of operands is not desired. In multiple-precision division, this instruction must be followed by a multiplication of the quotient by the divisor and subtracted from the dividend to reconstruct the remainder.

If infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands are used, corresponding exit conditions are set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
This instruction reads operands from two X registers, operates on them to form a rounded floating-point quotient, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format. The result of dividing the content of Xj by the content of Xk is delivered to Xi. If both operands are normalized, the quotient is also normalized. The remainder from the division process is discarded.

The two operands are unpacked from floating-point format in this operation. The exponents are subtracted with a correction factor to determine the exponent for the result. The coefficient from Xj is positioned in a dividend register. The Xj quantity is modified by inserting a 2525...25 round pattern below the lowest-order bit of the dividend coefficient. The coefficient from Xk is trial-subtracted repeatedly from the dividend. The quotient bits are assembled in a quotient register. When 48 bits of the quotient are assembled, they are packed with the result exponent into floating-point format and delivered to Xi.

If the dividend is not normalized, the quotient cannot be normalized. However, the quotient is correct even though there may be leading zeros in the coefficient. If the divisor is not normalized, the quotient may be incorrect. If the coefficient for the content of Xj is larger than the coefficient for the content of Xk by a factor of two or more, a divide fault occurs. A divide fault causes an indefinite result to be returned to Xi.

This instruction is used in single-precision, floating-point calculations where rounding of operands is desired to reduce truncation errors.

If infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands are used, corresponding exit conditions are set in the CP for exit mode action.

For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
CP Jump Instructions

The jump instructions (table 4-7) allow departure from sequential instruction execution.

Table 4-7. CP Jump Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>010</td>
<td>xK</td>
<td>Return jump to K</td>
<td>RJ</td>
</tr>
<tr>
<td>02</td>
<td>ixK</td>
<td>Jump to (Bi) + K</td>
<td>JP</td>
</tr>
</tbody>
</table>

Jump

010xK  Return jump to K  RJ K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction writes a special word into CM at relative address K. The current program sequence then terminates by a jump to address K plus 1. The word stored in memory contains a jump instruction which causes an unconditional jump to the address of this return jump instruction plus 1.

This instruction calls a subroutine and inserts execution of the subroutine between execution of this instruction word and the following instruction word. Instructions appearing after the return jump instruction in the instruction word are not executed. The called subroutine exit must be at address K. The called subroutine entrance address must be K plus 1.

This instruction stores a 60-bit word at address K in memory. The upper half of this word contains an unconditional jump (0400) instruction with an address that is equal to the current program address plus 1. The lower half of the stored word is all 0's. The octal digits in the stored word then appear as illustrated with the x field indicating the location of the current program address plus 1.

K  0400x  xxxxx  00000  00000  Subroutine exit
K + 1  yyyy  yyyy  yyyy  yyyy  Subroutine entrance
02ixK   Jump to \((Bi) + K\)       JP Bi + K

This two-parcel instruction uses the lower-order 18 bits as operand K. The instruction causes the current program sequence to terminate with a jump to address Bi plus K in CM.

This instruction allows computed branch point destinations. This is the only instruction in which a computed parameter can specify a program branch destination address. All other jump instructions have preassigned destination addresses.

The quantities in Bi and operand K are added in an 18-bit one's complement mode. The result is treated as an 18-bit positive integer that specifies the beginning address in CM for the new program sequence. The remaining instructions, if any, in the instruction word do not execute.
CP Exchange Jump Instructions

The exchange jump instructions (table 4-8) exchange the current process registers (formatted as an exchange package) with another set stored in CM, and do the following:

- When executed with CP in Virtual State monitor mode, the processor switches from monitor to job mode.

- When executed in Virtual State job mode, the processor switches from mob to monitor mode and the system call bit sets in the monitor condition register (MCR 10).

In either case, the P register stored in the outgoing exchange package points to the next instruction that would have executed if the exchange had not occurred.

This instruction can cause the following exception conditions.

- Environment specification error.
- System call.

Refer to chapter 5 for programming information.

Table 4-8. CP Exchange Jump Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>013</td>
<td>jK</td>
<td>Central exchange jump to (Bj) +K (CYBER 170 monitor flag set)</td>
<td>XJ Bj+K</td>
</tr>
<tr>
<td>013</td>
<td>xx</td>
<td>Monitor exchange jump to MA (CYBER 170 monitor flag clear)</td>
<td>XJ</td>
</tr>
</tbody>
</table>
Exchange Jump

013jK Central exchange jump to (Bj) + K when CYBER 170 MF set XJ Bj + K

013xx Monitor exchange jump to MA when CYBER 170 MF clear XJ

This instruction must start at parcel 0. Also, a CYBER 170 exchange package must be ready at address Bj plus K or at address MA.

This instruction stores P plus 1 into the outgoing CYBER 170 exchange package in hardware and then exchanges this CYBER 170 exchange package with the CYBER 170 exchange package stored in memory. If the CYBER 170 MF is set at the beginning of the instruction, the incoming CYBER 170 exchange package starts at absolute address Bj plus K. If the CYBER 170 MF is clear at the beginning, then the j and K fields of the instruction are ignored, and the incoming CYBER 170 exchange package starts at absolute address MA, which is obtained from the outgoing CYBER 170 exchange package. In either case, the CYBER 170 MF is toggled, and the outgoing CYBER 170 exchange package is stored beginning at the same CM address from where the incoming CYBER 170 exchange package is obtained. Also, the jump is always to relative address P, parcel 0, from the new CYBER 170 exchange package. Refer to CYBER 170 Exchange Jump in chapter 5.
CP Compare/Move Instructions

The compare/move instructions (table 4-9) move characters from one CM location to another and compare fields of characters either directly or through a collate table. The transmit instructions move words from one CM register to another.

Table 4-9. CP Compare/Move Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction Description</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>i,jx</td>
<td>Transmit (Xj) to Xi</td>
<td>BXi Xj</td>
</tr>
<tr>
<td>14</td>
<td>i,xk</td>
<td>Transmit complement of (Xk) to Xi</td>
<td>BXi -Xk</td>
</tr>
<tr>
<td>464</td>
<td>j,K</td>
<td>Move indirect</td>
<td>IM</td>
</tr>
<tr>
<td>465</td>
<td></td>
<td>Move direct</td>
<td>DM</td>
</tr>
<tr>
<td>466</td>
<td></td>
<td>Compare collated</td>
<td>CC</td>
</tr>
<tr>
<td>467</td>
<td></td>
<td>Compare uncollated</td>
<td>CU</td>
</tr>
</tbody>
</table>

Transmit

10ijx Transmit (Xj) to Xi BXi Xj

14 98 65 32 0

This instruction transfers a 60-bit word from Xj into Xi.

This instruction moves data from one X register to another X register. No logical function is performed on the data.

14i,xk Transmit complement of (Xk) to Xi BXi -Xk

14 98 65 32 0

This instruction reads a 60-bit word from Xk, complements the word, and writes the result into Xi.

This instruction changes the sign of a fixed-point or floating-point quantity. The instruction also inverts an entire 60-bit field during data processing.
Compare/Move

The compare/move instructions (also referred to as CMU instructions) are provided for compatibility with previous systems. For better performance, recompile jobs to avoid use of CMU instructions.

CMU instructions must appear in parcel 0 or they are treated as illegal instructions.

Data fields consisting of 6-bit characters may start or end with any character position (offset) of the ten 6-bit positions in each word. The character positions are designated as follows:

<table>
<thead>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For move instructions, a Kl designator specifies which CM word contains the first character of the source data field, and a C1 designator specifies the character position (offset) of the first character. The K2 designator specifies the CM location in which the first character of the result data field is placed, and the C2 designator specifies the first character position. For compare instructions, both data field addresses specify source fields.

Example:

If the instruction is Kl=1000 and C1=3, the first character of the source field is in position 3 of location 1000.

Therefore, the first character of the source field is 71.

An address is out of range if C1 or C2 is greater than 9, Kl plus N1 is greater than the program field length for CM (FLC), or K2 plus N2 is greater than FLC. N1 equals the number of CM references made to the source data field starting at Kl, and N2 equals the number of CM references made to the result data field starting at K2. When an address-out-of-range condition occurs, the CMU instruction is not executed.

LL is the lower 4 bits, and LU is the upper 9 bits of the field length designator in numbers of characters. The maximum length of the data fields for the move direct and the compare instructions is 127 (177 8) characters. The maximum data field length for the move indirect instruction is 8191 (17777 8) characters. If L (LU and L combined) is 0, the instruction becomes a pass.

For overlapping move instructions, the address of the source field (specified by Kl) must be greater than the address of the result field (specified by K2) to provide proper field overlap. If Kl is less than K2, part of the source field is changed during execution. The amount of change is determined by the number of CM conflicts encountered. Overlapping fields should not contain more than 377 (octal) characters because an exchange jump interrupts any compare/move operation having a decremented field length greater than 377 (octal).
464
jK

Move indirect

IM Bj + K

Any instructions located in the lower two parcels of the instruction word do not execute.

Bj plus K specifies a relative address in CM for the following descriptor word.

The descriptor word specifies the movement of the source field to the result field. The movement is from left to right through the field. Register XO clears at the end of the execution.

465

Move direct

DM

This instruction moves the source field to the result field as specified by the 60-bit instruction word. The field length is limited to a 7-bit count.
This instruction compares the field designated by \( K_1, C_1 \) with the field designated by \( K_2, C_2 \) as specified by the 60-bit instruction word.

The compare is from left to right through the fields until two unequal characters are found. These two characters are then collated and referenced in the collate table beginning at address \( A_0 \) (table 4-10). If the table values found for the two unequal characters are equal, the compare continues until another pair of characters is unequal or until the field length is exhausted. If the table values found for the two unequal characters are unequal, \( X_0 \) is set prior to instruction termination as follows:

- If field \( K_1 \) is greater than field \( K_2 \), set \( X_0 \) to 0000 0000 0000 0000 0xxx.
- If field \( K_1 \) is equal to field \( K_2 \), set \( X_0 \) to 0000 0000 0000 0000 0000.
- If field \( K_1 \) is less than field \( K_2 \), set \( X_0 \) to 7777 7777 7777 7777 7yyy where yyyy is the complement of xxx.

The value of the three octal numbers xxx that are stored in \( X_0 \) is determined by the equation \( L - N = xxx \) (\( L \) is the length of the field, and \( N \) is the number of pairs of characters that were collated equal prior to instruction termination). In other words, xxx is the number of pairs of characters not yet compared plus 1.

The \( A_0 \) register contains the starting word address of an 8-word, 64-character collate table (table 4-10). This table must have been previously stored in consecutive CM locations.

The collated value of a character is found by examining the collate table. The upper 3 bits of the character to be collated are added to \( A_0 \) to obtain the relative address of the word containing the collated value. The lower 3 bits of the character to be collated specify the character address of the collated value.

Example:

Suppose the character under examination is an octal 63. The 6 is added to the \( A_0 \) to form the word address. The 3 is used to pick the correct character from that word. The value of 63 is 63 in the collate table.
Table 4-10. Collate Table

<table>
<thead>
<tr>
<th>Address</th>
<th>Collating Character Locations</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>00 01 02 03 04 05 06 07 xx xx</td>
</tr>
<tr>
<td>A0+1</td>
<td>10 11 12 13 14 15 16 17 xx xx</td>
</tr>
<tr>
<td>A0+2</td>
<td>20 21 22 23 24 25 26 27 xx xx</td>
</tr>
<tr>
<td>A0+3</td>
<td>30 31 32 33 34 35 36 37 xx xx</td>
</tr>
<tr>
<td>A0+4</td>
<td>40 41 42 43 44 45 46 47 xx xx</td>
</tr>
<tr>
<td>A0+5</td>
<td>50 51 52 53 54 55 56 57 xx xx</td>
</tr>
<tr>
<td>A0+6</td>
<td>60 61 62 63 64 65 66 67 xx xx</td>
</tr>
<tr>
<td>A0+7</td>
<td>70 71 72 73 74 75 76 77 xx xx</td>
</tr>
</tbody>
</table>

467 Compare uncollated

59 5150 48 47 3029 2625 2221 1817 0

466 LU K1 LL CI C2 K2

This instruction is similar to the 466 instruction except that the collate table is not used. The X0 register is set when the first pair of unequal characters is encountered or when the field length is exhausted.
Table 4-11 lists the CP set instructions. Opcodes 50 through 57 obtain operands from CM for computation and deliver the results back into CM. The remaining opcodes operate on B or X registers only.

Table 4-11. CP Set Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>iJK</td>
<td>Set A_i to (A_j) + K</td>
<td>SA_i Aj+K</td>
</tr>
<tr>
<td>51</td>
<td>iJK</td>
<td>Set A_i to (B_j) + K</td>
<td>SA_i Bj+K</td>
</tr>
<tr>
<td>52</td>
<td>iJK</td>
<td>Set A_i to (X_j) + K</td>
<td>SA_i Xj+K</td>
</tr>
<tr>
<td>53</td>
<td>iJK</td>
<td>Set A_i to (X_j) + (B_k)</td>
<td>SA_i Xj+Bk</td>
</tr>
<tr>
<td>54</td>
<td>iJK</td>
<td>Set A_i to (A_j) + (B_k)</td>
<td>SA_i Aj+Bk</td>
</tr>
<tr>
<td>55</td>
<td>iJK</td>
<td>Set A_i to (A_j) - (B_k)</td>
<td>SA_i Aj-Bk</td>
</tr>
<tr>
<td>56</td>
<td>iJK</td>
<td>Set A_i to (B_j) + (B_k)</td>
<td>SA_i Bj+Bk</td>
</tr>
<tr>
<td>57</td>
<td>iJK</td>
<td>Set A_i to (B_j) - (B_k)</td>
<td>SA_i Bj-Bk</td>
</tr>
<tr>
<td>60</td>
<td>iJK</td>
<td>Set B_i to (A_j) + K</td>
<td>SB_i Aj+K</td>
</tr>
<tr>
<td>61</td>
<td>iJK</td>
<td>Set B_i to (B_j) + K</td>
<td>SB_i Bj+K</td>
</tr>
<tr>
<td>62</td>
<td>iJK</td>
<td>Set B_i to (X_j) + K</td>
<td>SB_i Xj+K</td>
</tr>
<tr>
<td>63</td>
<td>iJK</td>
<td>Set B_i to (X_j) + (B_k)</td>
<td>SB_i Xj+Bk</td>
</tr>
<tr>
<td>64</td>
<td>iJK</td>
<td>Set B_i to (A_j) + (B_k)</td>
<td>SB_i Aj+Bk</td>
</tr>
<tr>
<td>65</td>
<td>iJK</td>
<td>Set B_i to (A_j) - (B_k)</td>
<td>SB_i Aj-Bk</td>
</tr>
<tr>
<td>66</td>
<td>iJK</td>
<td>Set B_i to (B_j) + (B_k)</td>
<td>SB_i Bj+Bk</td>
</tr>
<tr>
<td>67</td>
<td>iJK</td>
<td>Set B_i to (B_j) - (B_k)</td>
<td>SB_i Bj-Bk</td>
</tr>
<tr>
<td>70</td>
<td>iJK</td>
<td>Set X_i to (A_j) + K</td>
<td>SX_i Aj+K</td>
</tr>
<tr>
<td>71</td>
<td>iJK</td>
<td>Set X_i to (B_j) + K</td>
<td>SX_i Bj+K</td>
</tr>
<tr>
<td>72</td>
<td>iJK</td>
<td>Set X_i to (X_j) + K</td>
<td>SX_i Xj+K</td>
</tr>
<tr>
<td>73</td>
<td>iJK</td>
<td>Set X_i to (X_j) + (B_k)</td>
<td>SX_i Xj+Bk</td>
</tr>
<tr>
<td>74</td>
<td>iJK</td>
<td>Set X_i to (A_j) + (B_k)</td>
<td>SX_i Aj+Bk</td>
</tr>
<tr>
<td>75</td>
<td>iJK</td>
<td>Set X_i to (A_j) - (B_k)</td>
<td>SX_i Aj-Bk</td>
</tr>
<tr>
<td>76</td>
<td>iJK</td>
<td>Set X_i to (B_j) + (B_k)</td>
<td>SX_i Bj+Bk</td>
</tr>
<tr>
<td>77</td>
<td>iJK</td>
<td>Set X_i to (B_j) - (B_k)</td>
<td>SX_i Bj-Bk</td>
</tr>
<tr>
<td>660</td>
<td>jK</td>
<td>Read CM at (X_k) to X_j</td>
<td>CRXj Xk</td>
</tr>
<tr>
<td>670</td>
<td>jK</td>
<td>Write X_j into CM at (X_k)</td>
<td>CWXj Xk</td>
</tr>
</tbody>
</table>
Set Ai

50ijk  Set Ai to (Aj) + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Aj, forms the sum of the operand plus K, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

1 = 0  No CM reference
1 = 1,2,3,4,5  Read from CM to Xi
1 = 6,7  Write into CM from Xi

This instruction obtains operands from CM for computation and delivers the result back into CM.

51ijk  Set Ai to (Bj) + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Bj, forms the sum of the operand plus K, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

1 = 0  No CM reference
1 = 1,2,3,4,5  Read from CM to Xi
1 = 6,7  Write into CM from Xi

This instruction obtains operands from CM for computation and delivers the result back into CM.
This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

\[
\begin{align*}
\text{i} = 0 & \quad \text{No CM reference} \\
\text{i} = 1,2,3,4,5 & \quad \text{Read from CM to Xi} \\
\text{i} = 6,7 & \quad \text{Write into CM from Xi}
\end{align*}
\]

This instruction obtains operands from CM for computation and delivers the result back into CM.

This instruction reads operands from Xj and Bk, forms the sum of the operands, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

\[
\begin{align*}
\text{i} = 0 & \quad \text{No CM reference} \\
\text{i} = 1,2,3,4,5 & \quad \text{Read from CM to Xi} \\
\text{i} = 6,7 & \quad \text{Write into CM from Xi}
\end{align*}
\]

This instruction obtains operands from CM for computation and delivers the result back into CM.
This instruction reads operands from Aj and Bk, forms the sum of the operands, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

- $i = 0$: No CM reference
- $i = 1, 2, 3, 4, 5$: Read from CM to Xi
- $i = 6, 7$: Write into CM from Xi

This instruction obtains operands from CM for computation and delivers the result back into CM.

$54ijk \quad \text{Set Ai to } (Aj) + (Bk) \quad \text{SAi Aj + Bk}$

$14 \quad 98 \ 65 \ 32 \ 0$

$\begin{array}{c}
\text{i} \\
54 \\
\text{j} \\
\text{k} \\
\end{array}$

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

- $i = 0$: No CM reference
- $i = 1, 2, 3, 4, 5$: Read from CM to Xi
- $i = 6, 7$: Write into CM from Xi

This instruction obtains operands from CM for computation and delivers the results back into CM.

$55ijk \quad \text{Set Ai to } (Aj) - (Bk) \quad \text{SAi Aj - Bk}$

$14 \quad 98 \ 65 \ 32 \ 0$

$\begin{array}{c}
\text{i} \\
55 \\
\text{j} \\
\text{k} \\
\end{array}$
56ijk Set Ai to (Bj) + (Bk)  SAi Bj + Bk

This instruction reads operands from Bj and Bk, forms the sum of the operands, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

\[ \begin{align*}
  & i = 0 & \text{No CM reference} \\
  & i = 1, 2, 3, 4, 5 & \text{Read from CM to Xi} \\
  & i = 6, 7 & \text{Write into CM from Xi}
\end{align*} \]

This instruction obtains operands from CM for computation and delivers the results back into CM.

57ijk Set Ai to (Bj) - (Bk)  SAi Bj - Bk

This instruction reads operands from Bj and Bk, subtracts the Bk operand from the Bj operand, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM, using the result as the relative address. The type of reference is a function of the i designator value.

\[ \begin{align*}
  & i = 0 & \text{No CM reference} \\
  & i = 1, 2, 3, 4, 5 & \text{Read from CM to Xi} \\
  & i = 6, 7 & \text{Write into CM from Xi}
\end{align*} \]

This instruction obtains operands from CM for computation and delivers the result back into CM.
Set Bi

60ijK  Set Bi to (Aj) + K  SBi Aj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Aj, forms the sum of the operand plus K and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode. This instruction is for address modification in the increment registers.

61ijK  Set Bi to (Bj) + K  SBi Bj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Bj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

62ijK  Set Bi to (Xj) + K  SBi Xj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.
63ijk Set Bi to (Xj) + (Bk)  

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

64ijk Set Bi to (Aj) + (Bk)  

This instruction reads operands from Aj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

65ijk Set Bi to (Aj) - (Bk)  

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Bi. The difference is formed in an 18-bit one's complement mode. If the i designator is 0, this becomes a pass instruction.
Set Bi to (Bj) + (Bk)  
SBi Bj + Bk

This instruction reads operands from Bj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode. If the i designator is 0, this becomes a read central memory instruction.

Set Bi to (Bj) - (Bk)  
SBi Bj - Bk

This instruction reads operands from Bj and Bk, subtracts the Bk operand from the Bj operand, and delivers the result to Bi. The difference is formed in an 18-bit one's complement mode. If the i designator is 0, this becomes a write central memory instruction.
Set Xi

70ijk

Set Xi to (Aj) + K

SXi Aj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Aj, forms the sum of the operand plus K, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

71ijk

Set Xi to (Bj) + K

SXi Bj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Bj, forms the sum of the operand plus K, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

72ijk

Set Xi to (Xj) + K

SXi Xj + K

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.
This instruction reads operands from $X_j$ and $B_k$, adds the operands, and delivers the result to $X_i$. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in $X_i$.

This instruction reads operands from $A_j$ and $B_k$, adds the operands, and delivers the result to $X_i$. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in $X_i$.

This instruction reads operands from $A_j$ and $B_k$, subtracts the $B_k$ operand from the $A_j$ operand, and delivers the result to $X_i$. The difference is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in $X_i$. 
CP Set Instructions

76ijk  Set Xi to (Bj) + (Bk)  SX1 Bj + Bk

This instruction reads operands from Bj and Bk, adds the operands, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

77ijk  Set Xi to (Bj) - (Bk)  SX1 Bj - Bk

This instruction reads operands from Bj and Bk, subtracts the Bk operand from the Bj operand, and delivers the result to Xi. The difference is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.
Read/Write

660jk Read central memory at \((X_k)\) to \(X_j\) CR \(X_j\), \(X_k\)

This instruction loads into \(X_j\) the word at location \((X_k)\), where \(X_k\) is a right-justified 21-bit relative word address. Bits 21 through 59 of \(X_k\) are ignored. If the 21 bits of \(X_k\) are greater than or equal to FLC, an address-out-of-range condition is detected.

670jk Write \(X_j\) into central memory at \((X_k)\) CW \(X_j\), \(X_k\)

This instruction stores \(X_j\) in location \((X_k)\), where \(X_k\) is a 21-bit relative word address. Bits 21 through 59 of \(X_k\) are ignored. If the 21 bits of \(X_k\) are greater than or equal to FLC, an address-out-of-range condition is detected.

**CP Normalize Instructions**

The normalize instructions (table 4-12) perform normalizing operations in floating-point format and deliver the normalized result to \(X_i\).

Table 4-12. CP Normalize Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>ijk</td>
<td>Normalize ((X_k)) to (X_i) and (B_j)</td>
<td>NX(X_i) (B_j) (X_k)</td>
</tr>
<tr>
<td>25</td>
<td>ijk</td>
<td>Round normalize ((X_k)) to (X_i) and (B_j)</td>
<td>Z(X_i) (B_j) (X_k)</td>
</tr>
</tbody>
</table>
CP Normalize Instructions

Normalize

24ijk Normalize (Xk) to Xi and Bj NXi Bj, Xk

<table>
<thead>
<tr>
<th>14</th>
<th>98 65 32 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>i j k</td>
</tr>
</tbody>
</table>

This instruction reads one operand from Xk, performs a normalizing operation on this word in floating-point format, and delivers the normalized result to Xi. In addition, a positive integer shift count is sent to Bj. This shift count is the number of bit positions of shift required to normalize the original operand coefficient.

The normalizing operation consists of repositioning the coefficient portion of the operand and then adjusting the exponent portion of the operand to leave the value of the result unaltered. The coefficient is shifted towards the higher-order bit positions of the word. The coefficient is shifted the minimum number of bit positions required to make bit 47 different from sign bit 59. This places the most-significant bit of the coefficient in the highest-order position. The exponent is then decreased by the number of bit positions shifted.

Two sample computations are listed in octal notation to illustrate the operation performed. The following example involves a positive floating-point number.

\[(X_k) = 2034 \ 0047 \ 6500 \ 0000 \ 2262\]
\[(X_i) = 2026 \ 4765 \ 0000 \ 0022 \ 6200\]
\[(B_j) = 00 \ 0006\]

The following example involves a negative floating-point number.

\[(X_k) = 5743 \ 7730 \ 1277 \ 7777 \ 5515\]
\[(X_i) = 5751 \ 3012 \ 7777 \ 7755 \ 1577\]
\[(B_j) = 00 \ 0006\]

Normalizing a number with either a +0 or a -0 coefficient sets a shift count in Bj to 48 (decimal) and enters Xi with +0. If Xk contains an infinite quantity (3777xxx...x or 4000xxx...x) or an indefinite quantity (1777xxx...x or 6000xxx...x), no shift takes place. The content of Xk is copied to Xi, and Bj is set to 0. Corresponding infinite and indefinite exit conditions are also set in the CP for exit mode action. If the exponent is less than negative 1777 with a zero coefficient, the contents of Xi and Bj are set to 0. For further information, refer to Floating-Point Arithmetic under CP Programming in chapter 5.
Round Normalize

This instruction reads one operand from Xk, performs a rounding and then a normalizing operation in floating-point format, and delivers the round normalized result to Xi. In addition, a positive integer shift count is sent to Bj. This shift count is the number of bit positions of shift required to normalize the original operand coefficient.

The rounding operation consists of adding a bit to the coefficient portion of the operand in a bit position immediately below the least-significant bit position. This round bit has a value equal to the complement of the operand sign bit. The result increases the magnitude of the coefficient by one-half the value of the least-significant bit.

The normalizing operation consists of repositioning the coefficient and adjusting the exponent to leave the value of the resulting floating-point quantity unaltered. The coefficient is shifted towards the higher-order bit positions. The round bit is shifted along with the coefficient. The displacement is the minimum number of bit positions required to make bit 47 different from sign bit 59. This places the most-significant bit of the coefficient in the highest-order bit position. The exponent is decreased by the number of bit positions shifted.

Two sample computations are listed in octal notation to illustrate the normalizing operation performed.

An example that involves a positive floating-point number is as follows.

\[
\begin{align*}
(Xk) &= 2034 \ 0047 \ 6500 \ 0000 \ 2262 \\
(Xi) &= 2026 \ 4765 \ 0000 \ 0022 \ 6420 \\
(Bj) &= 00 \ 0006 
\end{align*}
\]

The following example involves a negative number.

\[
\begin{align*}
(Xk) &= 5743 \ 7730 \ 1277 \ 7777 \ 5515 \\
(Xi) &= 5751 \ 3012 \ 7777 \ 7755 \ 1537 \\
(Bj) &= 00 \ 0006 
\end{align*}
\]

If Xk contains either an infinite quantity (3777xxx...x or 4000xxx...x) or an indefinite quantity (1777xxx...x or 6000xxx...x), no shift takes place. The content of Xk is copied to Xi, and Bj is set to 0. Corresponding infinite and indefinite exit conditions are also set in the CP for exit mode action.

Refer to Floating-Point Arithmetic under CP Programming in chapter 5.
CP Pass Instructions

The pass instructions (table 4-13) perform no operation and are used for filling words to get the next instruction properly positioned.

Table 4-13. CP Pass Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>460</td>
<td>xx</td>
<td>Pass</td>
<td>NO</td>
</tr>
<tr>
<td>461</td>
<td>xx</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>462</td>
<td>xx</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>463</td>
<td>xx</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>

Pass

460xx Pass NO
thru 463xx

These instructions fill program instruction words where necessary to match jump destinations with word boundaries. The j and k designators are ignored, and a nonzero value has no effect in this instruction.
The illegal instructions (table 4-14) cause an exchange to CYBER 170 monitor mode, when in CYBER 170 job mode, and cause a jump to executive state when in CYBER 170 monitor mode.

Table 4-14. CP Illegal Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xxx</td>
<td></td>
<td>Error exit to MA or interrupt to executive mode</td>
<td></td>
</tr>
<tr>
<td>017</td>
<td>jK</td>
<td>Illegal instruction (Trap 180)</td>
<td>RT</td>
</tr>
<tr>
<td>014</td>
<td>jK</td>
<td>Read one word from UEM to Xj</td>
<td>RXj Xk</td>
</tr>
<tr>
<td>015</td>
<td>jK</td>
<td>Write one word from Xj to UEM</td>
<td>WXj Xk</td>
</tr>
</tbody>
</table>

Error Exit

Error exit to MA when CYBER 17 MF clear
Interrupt to executive mode when CYBER 170 MF set

This instruction causes an illegal instruction error exit. CYBER 170 MF is the hardware monitor flag. Refer to Illegal Instructions in chapter 5.

Illegal Instruction

017jk Illegal Instruction

Refer to Illegal Instructions in chapter 5.
Illegal Read/Write

014jk  Read one word from \((X_k + \text{RAE})\) to \(X_j\)  
        \(RX_j X_k\)

\[
\begin{array}{cccc}
14 & 6 & 5 & 3 & 2 & 0 \\
014 & j & k \\
\end{array}
\]

This instruction is illegal if the UEM enable flag in the CYBER 170 exchange package is clear. This instruction reads the 60-bit word from UEM location \(X_k\) plus RAE into \(X_j\). \(X_k\) is less than \(FLE\).

The number of bits checked for an address-out-of-range condition varies, depending on the addressing mode of UEM. In standard addressing mode, 24 bits of \(X_k\) are checked against 23 bits of \(FLE\) with bit 23 of \(FLE\) equal to 0. In expanded addressing mode, 30 bits of \(X_k\) are checked against 29 bits of \(FLE\) with bit 29 of \(FLE\) equal to 0. If \(X_k\) is greater than or equal to \(FLE\), an address-out-of-range condition is detected.

015jk  Write one word from \(X_j\) to \((X_k + \text{RAE})\)  
        \(WX_j X_k\)

\[
\begin{array}{cccc}
14 & 6 & 5 & 3 & 2 & 0 \\
015 & j & k \\
\end{array}
\]

This instruction is illegal if the UEM enable flag in the CYBER 170 exchange package is clear. This instruction writes the 60-bit word from \(X_j\) into the UEM location \(X_k\) plus RAE. \(X_k\) is less than \(FLE\).

The number of bits checked for an address-out-of-range condition varies, depending on the addressing mode of UEM. In standard addressing mode, 24 bits of \(X_k\) are checked against 23 bits of \(FLE\) with bit 23 of \(FLE\) equal to 0. In expanded addressing mode, 30 bits of \(X_k\) are checked against 29 bits of \(FLE\) with bit 29 of \(FLE\) equal to 0. If \(X_k\) is greater than or equal to \(FLE\), an address-out-of-range condition is detected.
CP Mask Instruction

Form Mask

\[ \text{43ijk} \quad \text{Form mask of } jk \text{ bits to } Xi \quad \text{MXi jk} \]

\begin{array}{cccc}
\hline
14 & 9 & 8 & 6 \\
\hline
43 & i & j & k
\end{array}

This instruction generates a masking word using the \( j \) and \( k \) designators as parameters. No operands are read from operating registers. The \( j \) and \( k \) designators are treated as a single, 6-bit octal quantity to designate the width of the masking field. A field of 1's, beginning at the highest-order end of the word, is extended downward on a background of 0's. The completed masking word consists of 1 bits in the highest-order \( jk \) bit positions and 0 bits in the remainder of the word. This masking word is then delivered to \( Xi \). The following are sample parameters.

\[ j = 2 \]
\[ k = 4 \]
\[ Xi = 7777\ 7760\ 0000\ 0000\ 0000 \]

This instruction generates variable width masks for logical operations. This instruction, together with a shift instruction, generally creates an arbitrary field mask faster than reading a pregenerated mask from CM.
CP Pop Count Instruction

Population Count

47ixk  Population count of (Xk) to Xi  CXi Xk

This instruction reads one operand from Xk, counts the number of one bits in the operand, and stores the count in Xi. The count delivered to Xi is a positive integer. If the operand is all 1's, a count of 60 (decimal) is delivered to Xi. If operand is all zeros, a 0's word is delivered to Xi.

CP Read Free Running Counter Instruction

Read Free-Running Counter

016jk  Read free running counter  RC Xj

This instruction transfers the current contents of the 48-bit free running counter to the Xj register. The leftmost 12 bits of Xj are set to 0. The k field is ignored.

This instruction is a single parcel instruction that can be located in any parcel.
**PP Instruction Descriptions**

The peripheral processor (PP) instruction set comprises the following eight subgroups.

- Load/Store.
- Arithmetic.
- Logical.
- Replace.
- Branch.
- Central Memory Access.
- Input/Output.
- Other.
PP Instruction Descriptions

**PP Instruction Formats**

Figure 4-2 shows PP instruction formats. PP instructions are 16 or 32 bits long. In instruction descriptions, the operation code is given either by two or three octal digits. The third digit, when used, indicates the state of the s-bit (0 or 1) in I/O instructions (refer to table 4-15).

The upper 4 bits of the PP instructions must be 0 to ensure that the instructions operate as defined in this chapter.

Table 4-15. PP Nomenclature

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>Specifies instruction operation code.</td>
</tr>
<tr>
<td>s</td>
<td>Specifies I/O instruction subcode.</td>
</tr>
<tr>
<td>c</td>
<td>Specifies channel number.</td>
</tr>
<tr>
<td>A</td>
<td>Refers to the A register (arithmetic register) or the content of the A register.</td>
</tr>
<tr>
<td>(A)</td>
<td>Refers to the content of the word at the CM address specified by the A register.</td>
</tr>
<tr>
<td>P</td>
<td>Refers to the P register or to the content of the P register (program address register).</td>
</tr>
<tr>
<td>R</td>
<td>Refers to the R register or to the content of the R register (relocation register).</td>
</tr>
<tr>
<td>(d)</td>
<td>Refers to the content of the word at the PP memory address specified by the d field (direct mode).</td>
</tr>
<tr>
<td>((d))</td>
<td>Refers to the content of the word at the PP memory address specified by the content of the word at the PP memory address specified by the d field (indirect mode).</td>
</tr>
<tr>
<td>m + (d)</td>
<td>Refers to the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field.</td>
</tr>
<tr>
<td>(m + (d))</td>
<td>Refers to the content of the word at the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field (memory mode).</td>
</tr>
</tbody>
</table>
Figure 4-2. PP Instruction Formats

PP Data Format

Figure 4-3 shows PP data format and how 12-bit data is packed into 64-bit CM words or unpacked from 64-bit CM words.
PP Load/Store Instructions

PP Relocation Register Format

Figure 4-4 shows PP relocation (R) register format. This register is loaded-from/stored-into PP memory by instructions 24 and 25 (load/store R register).

![Diagram of PP Relocation Register Format]

Table 4-16. PP Load/Store Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>d</td>
<td>Load d</td>
<td>LDN d</td>
</tr>
<tr>
<td>15</td>
<td>d</td>
<td>Load complement d</td>
<td>LCH d</td>
</tr>
<tr>
<td>20</td>
<td>dm</td>
<td>Load dm</td>
<td>LDC m,d</td>
</tr>
<tr>
<td>24</td>
<td>d</td>
<td>Load R</td>
<td>LRD d</td>
</tr>
<tr>
<td>30</td>
<td>d</td>
<td>Load (d)</td>
<td>LDD d</td>
</tr>
<tr>
<td>40</td>
<td>d</td>
<td>Load ((d))</td>
<td>LDI d</td>
</tr>
<tr>
<td>50</td>
<td>dm</td>
<td>Load (m+(d))</td>
<td>LDM m,d</td>
</tr>
<tr>
<td>25</td>
<td>d</td>
<td>Store R</td>
<td>SRD d</td>
</tr>
<tr>
<td>34</td>
<td>d</td>
<td>Store (d)</td>
<td>STD d</td>
</tr>
<tr>
<td>44</td>
<td>d</td>
<td>Store ((d))</td>
<td>STL d</td>
</tr>
<tr>
<td>54</td>
<td>dm</td>
<td>Store (m+(d))</td>
<td>STM m,d</td>
</tr>
</tbody>
</table>
Load

14d  Load d  

15 12 11  65  0

00  14  d

LDN d

This instruction clears the A register and loads d. The upper 12 bits of A are 0.

15d  Load complement d  

15 12 11  65  0

00  15  d

LCN d

This instruction clears the A register and loads the complement of d. The upper 12 bits of A are 1.

20dm  Load dm  

31 28 27  22 21  16 15 12 11  0

00  20  d  00  m

(P)  (P+1)

LDC dm

This instruction clears the A register and loads an 18-bit quantity consisting of d as the upper 6 bits and m as the lower 12 bits. The content of the location (P plus 1) which follows the present program address (P) is read to provide m.

24d  Load R register  

15 12 11  65  0

00  24  d

LRD d

Figure 4-4 shows R register format. If d is not equal to 0, this instruction loads the upper 10 bits of the R register (bits 18-27) from the rightmost 10 bits of PP memory location d. The 12 bits contained in PP memory location d plus 1 are loaded into the next 12 bits of the R register (bits 6 through 17). If d equals 0, the instruction is a pass.
Load (d)

This instruction clears the A register and loads the content at location d. The upper 6 bits of A are 0.

Load ((d))

This instruction clears the A register and loads a 12-bit quantity that is obtained by indirect addressing. The upper 6 bits of A are 0. Location d is read from PPM, and the word read is used as the operand address.

Load (m + (d))

This instruction clears the A register and loads a 12-bit quantity. The upper 6 bits of A are 0's. The 12-bit operand is obtained by indexed direct addressing.

In indexed direct addressing, the quantity m, which is read from PPM, location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
Store

25d  Store R register
    SRD d
    15 12 11 65 0
    00 25 d

Figure 4-4 shows R register format. If d is not equal to 0, this instruction stores the upper 10 bits of the R register (bits 18 through 27) into the rightmost 10 bits of PP memory location d. The 12 bits contained in PP memory location d plus 1 are stored into the next 12 bits of the R register (bits 6 through 17). If d equals 0, the instruction is a pass.

34d  Store (d)
    STD d
    15 12 11 65 0
    00 34 d

This instruction stores the lower 12 bits of the A register at location d.

44d  Store ((d))
    STI d
    15 12 11 65 0
    00 44 d

This instruction stores the lower 12 bits of the A register at the location specified by the content of location d.

54dm Store (m + (d))
    STM m,d
    31 28 27 22 21 16 15 12 11 0
    00 54 d 00 m (P) (P+1)

This instruction stores the lower 12 bits of the A register in the location determined by indexed direct addressing.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
PP Arithmetic Instructions

The PP arithmetic instructions (table 4-17) perform integer arithmetic using the PP A register contents as one operand, with the other operand specified by the instruction. The result replaces the original contents of A. The PP considers the operands as one’s complement integers and performs the arithmetic in one’s complement.

Table 4-17. PP Arithmetic Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>d</td>
<td>Add d</td>
<td>ADN d</td>
</tr>
<tr>
<td>21</td>
<td>dm</td>
<td>Add dm</td>
<td>ADC m,d</td>
</tr>
<tr>
<td>31</td>
<td>d</td>
<td>Add (d)</td>
<td>ADD d</td>
</tr>
<tr>
<td>41</td>
<td>d</td>
<td>Add ((d))</td>
<td>ADI d</td>
</tr>
<tr>
<td>51</td>
<td>dm</td>
<td>Add (m+(d))</td>
<td>ADM m,d</td>
</tr>
<tr>
<td>17</td>
<td>d</td>
<td>Subtract d</td>
<td>SBN d</td>
</tr>
<tr>
<td>32</td>
<td>d</td>
<td>Subtract (d)</td>
<td>SBD d</td>
</tr>
<tr>
<td>42</td>
<td>d</td>
<td>Subtract ((d))</td>
<td>SBI d</td>
</tr>
<tr>
<td>52</td>
<td>dm</td>
<td>Subtract (m+(d))</td>
<td>SMB m,d</td>
</tr>
</tbody>
</table>

Arithmetic Add

16d Add d ADN d

15 12 11 6 5 0

\[
\begin{array}{c|c|c}
00 & 16 & d \\
\end{array}
\]

This instruction adds d (treated as a 6-bit positive quantity) to the content of the A register.

21dm Add dm ADC dm

31 28 27 22 21 16 15 12 11 0

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c|c}
00 & 21 & d & 00 & m \\
(P) & (P+1) \\
\end{array}
\]

This instruction adds to the A register the 18-bit quantity consisting of d as the upper 6 bits and m as the lower 12 bits. The content of the location (P plus 1) which follows the present program address (P) is read to provide m.
**PP Arithmetic Instructions**

31d Add (d) 

```
15 12 11 6 5 0
00 31 d
```

This instruction adds the content at location d (treated as a 12-bit positive quantity) to the A register.

41d Add ((d)) 

```
15 12 11 6 5 0
00 41 d
```

This instruction adds to the content of the A register a 12-bit operand (treated as a positive quantity) obtained by indirect addressing. Location d is read from PPM, and the word read is used as the operand address.

51dm Add (m + (d)) 

```
31 28 27 22 21 16 15 12 11 0
00 51 d 00 m
(P) (P+1)
```

This instruction adds the 12-bit operand (treated as a positive quantity) read by indexed direct addressing to the A register.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
Arithmetic Subtract

17d  Subtract d  SBN d
15 12 11  65  0
  00  17  d

This instruction subtracts d (treated as a 6-bit positive quantity) from the content of the A register.

32d  Subtract (d)  SBD d
15 12 11  65  0
  00  32  d

This instruction subtracts the content at location d (treated as a 12-bit positive quantity) from the A register.

42d  Subtract ((d))  SBI d
15 12 11  65  0
  00  42  d

This instruction subtracts from the A register a 12-bit operand (treated as a positive quantity) obtained by indirect addressing. Location d is read from PPM, and the word read is used as the operand address.

52dm  Subtract (m + (d))  SBM m,d
31 28 27  22 21  16 15 12 11  0
  00  52  d  00  m

(P)  (P+1)

This instruction subtracts the 12-bit operand (treated as a positive quantity) read by indexed direct addressing from the A register.

In indexed direct addressing, the quantity m, which is read from PPM location P plus l, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
**PP Logical Instructions**

The logical instructions (table 4-18) perform operations with one operand as the PP A register contents, and the other as specified by the instruction. The result replaces the original contents of A.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>d</td>
<td>Shift d</td>
<td>SHN d</td>
</tr>
<tr>
<td>13</td>
<td>d</td>
<td>Selective clear d</td>
<td>SCN d</td>
</tr>
<tr>
<td>11</td>
<td>d</td>
<td>Logical difference d</td>
<td>LMD d</td>
</tr>
<tr>
<td>23</td>
<td>dm</td>
<td>Logical difference dm</td>
<td>LMC m,d</td>
</tr>
<tr>
<td>33</td>
<td>d</td>
<td>Logical difference (d)</td>
<td>LMD d</td>
</tr>
<tr>
<td>43</td>
<td>d</td>
<td>Logical difference (d)</td>
<td>LMI d</td>
</tr>
<tr>
<td>53</td>
<td>dm</td>
<td>Logical difference (m+(d))</td>
<td>LMM m,d</td>
</tr>
<tr>
<td>12</td>
<td>d</td>
<td>Logical product d</td>
<td>LPN d</td>
</tr>
<tr>
<td>22</td>
<td>dm</td>
<td>Logical product dm</td>
<td>LPC m,d</td>
</tr>
</tbody>
</table>

**Shift**

10d  Shift d  SHN d

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>5</td>
<td>0</td>
</tr>
</tbody>
</table>

This instruction shifts the content of the A register right or left d places. If d is positive (00 through 37), the shift is left circular. If d is negative (40 through 77), the shift is right circular (end-off with no sign extension). Thus, d equal to 06 requires a left-shift of six places; d equal to 71 requires a right-shift of six places.

**Selective Clear**

13d  Selective clear d  SCN d

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>5</td>
<td>0</td>
</tr>
</tbody>
</table>

This instruction clears any of the lower 6 bits of the A register where corresponding bits of d are 1. The upper 12 bits of A are not altered.
Logical Difference

1ld  Logical difference d  
\[
\begin{array}{cccc}
15 & 12 & 11 & 6 & 5 & 0 \\
00 & 11 & d \\
\end{array}
\]

This instruction forms the bit-by-bit logical difference of d and the lower 6 bits of A in the register in A. This is equivalent to complementing individual bits of A that correspond to bits of d that are 1. The upper 12 bits of A are not altered.

23dm  Logical difference dm  
\[
\begin{array}{cccccccc}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 0 \\
00 & 23 & d & 00 & m \\
\end{array}
\]

This instruction forms the bit-by-bit logical difference of the content of the A register and the 18-bit quantity dm in A. This is equivalent to complementing individual bits of A which correspond to bits of dm that are 1. The upper 6 bits of the quantity consist of d, and the lower 12 bits are the content of the location (P plus 1), which follows the present program address (P).

33d  Logical difference (d)  
\[
\begin{array}{cccc}
15 & 12 & 11 & 6 & 5 & 0 \\
00 & 33 & d \\
\end{array}
\]

This instruction forms in the A register the bit-by-bit logical difference of the lower 12 bits of the A register and the content at location d. This is equivalent to complementing individual bits of A that correspond to bits in location d that are 1's. The upper 6 bits are not altered.
This instruction forms in the A register the bit-by-bit logical difference of the lower 12 bits of the A register and the 12-bit operand read by indirect addressing. Location d is read from PPM, and the word read is used as the operand address. The upper 6 bits of A are not altered.

This instruction forms the bit-by-bit logical difference of the lower 12 bits of the A register and a 12-bit operand obtained by indexed direct addressing in the A register. The upper 6 bits of A are not altered.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
Logical Product

12d  Logical product d  LPN  d

This instruction forms the bit-by-bit logical product of d and the lower 6 bits of the A register and leaves this quantity in the lower 6 bits of A. The upper 12 bits of A are 0.

22dm  Logical product dm  LPC  dm

This instruction forms the bit-by-bit logical product of the content of the A register and the 18-bit quantity dm in A. The upper 6 bits of this quantity consist of d, and the lower 12 bits are the content of the location (P plus 1), which follows the present program address (P).
The replace instructions (table 4-19) perform integer arithmetic with one operand as the contents of A and the other as specified by the instruction. The result replaces the original contents of A and the contents of the other operands location. The result stored in location d is either the rightmost 12 bits (for the normal instructions) or the rightmost 16 bits (for the long instructions) of the A register. Therefore, since A contains 18 bits, the value remaining in A cannot equal the value stored in PP memory location d. The PP considers the operands as one's complement integers and performs one's complement arithmetic.

Table 4-19. PP Replace Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>d</td>
<td>Replace add (d)</td>
<td>RAD d</td>
</tr>
<tr>
<td>36</td>
<td>d</td>
<td>Replace add 1 (d)</td>
<td>AOD d</td>
</tr>
<tr>
<td>45</td>
<td>d</td>
<td>Replace (d)</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>d</td>
<td>Replace add (d+1)</td>
<td>AOD d</td>
</tr>
<tr>
<td>55</td>
<td>d</td>
<td>Replace add (m+(d))</td>
<td>RAM m,d</td>
</tr>
<tr>
<td>56</td>
<td>d</td>
<td>Replace add 1 (m+(d))</td>
<td>AOM m,d</td>
</tr>
<tr>
<td>57</td>
<td>d</td>
<td>Replace subtract 1 (m+(d))</td>
<td>SOM m,d</td>
</tr>
<tr>
<td>37</td>
<td>d</td>
<td>Replace subtract 1 (d)</td>
<td>SOD d</td>
</tr>
<tr>
<td>47</td>
<td>d</td>
<td>Replace subtract 1 (d)</td>
<td>SOD d</td>
</tr>
</tbody>
</table>
Replace Add

35d  Replace add (d)  RAD d

This instruction adds the quantity at location d to the content of the A register and stores the lower 12 bits of the result at location d. The result remains in A at the end of the operation, and the original content of A is destroyed.

36d  Replace add 1 (d)  AOD d

This instruction replaces the quantity at location d with its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

45d  Replace add ((d))  RAI d

This instruction adds the operand, which is obtained from the location specified by the content at location d, to the content of the A register. The lower 12 bits of the sum replace the original operand. The result remains in A at the end of the operation.
This instruction replaces the operand, which is obtained from the location specified by the content at location d, by its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.

This instruction replaces the operand, which is obtained from the location determined by indexed direct addressing, by its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
Replace Subtract

37d  Replace subtract 1 (d)  SOD d

This instruction replaces the quantity at location d with its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

47d  Replace subtract 1 ((d))  SOI d

This instruction replaces the operand, which is obtained from the location specified by the content at location d, by its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

57dm   Replace subtract 1 (m + (d))  SOM m,d

This instruction replaces the operand, which is obtained from the location determined by indexed direct addressing, by its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

In indexed direct addressing, the quantity m, which is read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Therefore, location d may be used as an index quantity to modify operand addresses.
**PP Branch Instructions**

The branch instructions (table 4-20) allow departure from sequential instruction execution.

Table 4-20. PP Branch Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>dm</td>
<td>Long jump to m + (d)</td>
<td>LJM m,d</td>
</tr>
<tr>
<td>02</td>
<td>dm</td>
<td>Return jump to m + (d)</td>
<td>RJM m,d</td>
</tr>
<tr>
<td>03</td>
<td>d</td>
<td>Unconditional jump d</td>
<td>UJN d</td>
</tr>
<tr>
<td>04</td>
<td>d</td>
<td>Zero jump d</td>
<td>ZJN d</td>
</tr>
<tr>
<td>05</td>
<td>d</td>
<td>Nonzero jump d</td>
<td>NJN d</td>
</tr>
<tr>
<td>06</td>
<td>d</td>
<td>Plus jump d</td>
<td>PJN d</td>
</tr>
<tr>
<td>07</td>
<td>d</td>
<td>Minus jump d</td>
<td>MJN d</td>
</tr>
<tr>
<td>640</td>
<td>cm</td>
<td>Jump to m if channel c active</td>
<td>AJM m,c</td>
</tr>
<tr>
<td>650</td>
<td>cm</td>
<td>Jump to m if channel c inactive</td>
<td>IJM m,c</td>
</tr>
<tr>
<td>660</td>
<td>cm</td>
<td>Jump to m if channel c full</td>
<td>FJM m,c</td>
</tr>
<tr>
<td>661</td>
<td>cm</td>
<td>Jump to m if channel c error flag set</td>
<td>SFM m,40B+c</td>
</tr>
<tr>
<td>670</td>
<td>cm</td>
<td>Jump to m if channel c empty</td>
<td>EM m,c</td>
</tr>
<tr>
<td>671</td>
<td>cm</td>
<td>Jump to m if channel c error flag clear</td>
<td>CFM m,40B+c</td>
</tr>
</tbody>
</table>

**Long Jump**

0ldm Long jump to m + (d)  
LJM m,d

```
  31 28 27 22 21 16 15 12 11  0
  00    01  d  00    m
      (P)       (P+1)
```

This instruction jumps to the address given by m plus the content of location d. If d equals 0, m is not modified.
**PP Branch Instructions**

**Return Jump**

02dm  
Return jump to m + (d)  
RJM  m,d

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>02</td>
<td>d</td>
<td>00</td>
<td>m</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This instruction jumps to the address given by m plus the content of location d. If d equals zero, m is not modified. The current program address (P) plus 2 is stored at the jump address. The next instruction starts at the jump address plus 1. The subprogram exits with a long jump or normal sequencing to the jump address minus 1, which in turn contains a long jump, 0100. This returns the original program address plus 2 to the P register.

**Unconditional Jump**

03d  
Unconditional jump d  
UJN  d

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>65</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>03</td>
<td>d</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This instruction provides an unconditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. The value of d is added to the current program address. If d is positive (01 through 37), 0001 through 0037 is added, and the jump is forward. If d is negative (40 through 76), 7740 through 7776 is added, and the jump is backward. When d equals 00 or 77, the PP hangs. A deadstart is required to restart the PP.
Zero/Nonzero Jump

04d  Zero jump d  ZJN  d

15 12 11  65  0
  00  04  d

This instruction provides a conditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. If the content of the A register is 0, the jump is taken. If the content of A is nonzero, the next instruction executes from P plus 1. A -0 (777777) is treated as nonzero. For interpretation of d, refer to the 03 instruction.

05d  Nonzero jump d  NJN  d

15 12 11  65  0
  00  05  d

This instruction provides a conditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. If the content of the A register is nonzero, the jump is taken. If the content of A is 0, the next instruction executes from P plus 1. A -0 (777777) is treated as nonzero. If d is positive (01 through 37), 0001 through 0037 is added, and the jump is forward. If d is negative (40 through 76), 7740 through 7776 is added, and the jump is backward. When d equals 00 or 77, the PP hangs. A deadstart is required to restart the PP.
PP Branch Instructions

Plus/Minus Jump

06d  Plus jump d  PJN d

This instruction provides a conditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. If the sign of the A register is positive, the jump is taken. If the sign of A is negative, the next instruction executes from P plus 1. A +0 is treated as a positive quantity. A -0 is treated as a negative quantity. If d is positive (01 through 37), 0001 through 0037 is added, and the jump is forward. If d is negative (40 through 76), 7740 through 7776 is added, and the jump is backward. When d equals 00 or 77, the PP hangs. A deadstart is required to restart the PP.

07d  Minus jump d  MJN d

This instruction provides a conditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. If the content of the A register is negative, the jump is taken. If the content of A is positive, the next instruction executes from P plus 1. A +0 is treated as a positive quantity. A -0 is treated as a negative quantity. If d is positive (01 through 37), 0001 through 0037 is added, and the jump is forward. If d is negative (40 through 76), 7740 through 7776 is added, and the jump is backward. When d equals 00 or 77, the PP hangs. A deadstart is required to restart the PP.
Jump To m

640cm Jump to m if channel c active AJM m,c

If channel c is active, this instruction causes a jump to m; otherwise, it is a pass.

650cm Jump to m if channel c inactive IJM m,c

This instruction provides a conditional jump to a new address specified by m. The jump is taken if the channel specified by c is inactive. The next instruction is at P plus 2 if the channel is active.

660cm Jump to m if channel c full FJM m,c

This instruction provides a conditional jump to a new address specified by m. The jump is taken if the channel designated by c is full. The next instruction is at P plus 2 if the channel is empty.

An input channel is full when the input equipment places a word in the channel and no PP has accepted that word. The channel is empty when a word has been accepted. An output channel is full when a PP places a word on the channel. The channel is empty when the output equipment accepts the word.
661cm Jump to m if channel c error flag set SFM m,c

If the channel c error flag is set, this instruction clears the error flag and causes a jump to m. If this error flag is clear, the instruction is a pass. When m is set to P plus 2, the channel error flag is unconditionally cleared when the program reaches P plus 2.

670cm Jump to m if channel c empty EJM m,c

This instruction provides a conditional jump to a new address specified by m. The jump is taken if the channel specified by c is empty. The next instruction is at P plus 2 if the channel is full. An input channel is full when the input equipment places a word in the channel and no PP has accepted that word. The channel is empty when a word has been accepted. An output channel is full when a PP places a word on the channel. The channel is empty when the output equipment accepts the word.

671cm Jump to m if channel c error flag clear CFM m,c

If the channel c error flag is clear, this instruction causes a jump to m. If this error flag is set, the instruction clears the error flag and proceeds with the next instruction. When m is set to P plus 2, the channel error flag is unconditionally cleared when the program reaches P plus 2.
PP Central Memory Access Instructions

The PP central memory access instructions (table 4-21) provide the capability to read and write CM words to and from PP memory. The PPs have read access to all CM storage locations, while the OS bounds register controls write and exchange accesses. The IOU performs CM addressing with real memory word addresses. To address all locations in the larger CM sizes available, the IOU uses address relocation to modify the CM address in the A register of the PP. If bit 46 in A is 1 during a PP central memory read or write instruction, the IOU adds the R register contents to A register bits 47 through 63 to produce the CM address. If bit 46 of A is 0, the IOU does not perform address relocation but uses the A address. The R register contains an absolute 64-word starting boundary within CM. When relocation is desired, an absolute CM address is formed by concatenating six 0's to the rightmost end of the R contents and adding bits 47 through 63 of A.

Table 4-21. PP Central Memory Access Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>d</td>
<td>Central read from (A) to d</td>
<td>CRD d</td>
</tr>
<tr>
<td>61</td>
<td>dm</td>
<td>Central read (d) words from (A) to m</td>
<td>CRM m,d</td>
</tr>
<tr>
<td>62</td>
<td>d</td>
<td>Central write to (A) from d</td>
<td>CWD d</td>
</tr>
<tr>
<td>63</td>
<td>dm</td>
<td>Central write (d) words to (A) from m</td>
<td>CWM m,d</td>
</tr>
</tbody>
</table>

Central Read

60d  Central read from (A) to d  CRD d

15 12 11 65 0

This instruction disassembles one 60-bit word from central memory into five 12-bit words and stores these in five consecutive PP memory locations, beginning with the leftmost 12 bits of the 60-bit word.

The parameters of the transfer are as follows: If bit 17 of A is 0, A bits 0 through 16 contain the absolute address of the 60-bit word transferred. If bit 17 of A is 1, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the 60-bit word transferred. For further information, refer to R Register under Input/Output Unit in chapter 2, and PP Relocation Register Format at the beginning of this section on PP Instruction Descriptions. Field d gives the PP location that receives the first 12-bit word transferred. PP memory addressing is cyclic, and location 0000 follows location 7777.
Central Memory Access Instructions

61dm  Central read (d) words from (A) to m  CRM  d,m

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00</td>
<td></td>
<td></td>
<td>61</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(P)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(P+1)</td>
</tr>
</tbody>
</table>

PP location 0000 is used by hardware. This instruction disassembles 60-bit words from central memory into 12-bit words, and places these in consecutive PP memory locations, beginning with the leftmost 12 bits of the first 60-bit word.

The parameters of the transfer are as follows: If bit 17 of A is 0, A bits 0 through 16 contain the absolute address of the first 60-bit word transferred. If bit 17 of A is 1, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the first 60-bit word transferred. For further information, refer to R Register under Input/Output Unit in chapter 2, and PP Relocation Register Format under PP Instruction Descriptions. PP location d must contain the number of 60-bit words transferred. Field m gives the PP location into which the first 12-bit word is placed.

This instruction stores P plus 1 into PP location 0000 before beginning the transfer. After the transfer is completed, the next instruction is taken from 1 plus whatever address is stored in location 0000. If the transfer overwrites location 0000, execution resumes at the location specified by (0000) plus 1 and results are undefined. (PP memory addressing is cyclic, and location 0000 follows location 7777.)

The A register is incremented by 1 after each 60-bit word is read from central memory. If the incrementing changes A bit 17, the central memory addressing is switched between direct address and relocation address modes. Refer to Central Memory Addressing by PPs in chapter 5.

After the transfer is completed, the A register contains either the address of the last word transferred plus 1 (direct addressing) or the same address less the contents of the relocation address register (relocation addressing), except as follows: If the last word transferred is from a relative address 3777768 and relocation is in effect, then the A register is cleared, and the value returned in A may not point to the last word transferred plus 1.
Central Write

62d  Central write to (A) from d  

CWD  d

This instruction assembles five 12-bit words from consecutive PP memory locations into one 60-bit word and stores the 60-bit word in central memory. The first 12-bit word is stored in the leftmost 12 bits of the 60-bit word. (PP memory addressing is cyclic, and location 0000 follows location 7777.)

The parameters of the transfer are as follows: If bit 17 of A is 0, A bits 0 through 16 contain the absolute address of the 60-bit word stored. If bit 17 of A is 1, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the 60-bit word stored. For further information, refer to R Register under Input/Output Unit in chapter 2, and PP Relocation Register Format under PP Instruction Descriptions. Field d gives the PP location of the first 12-bit word transferred. The transfer is subject to the CM bounds test.
Central write (d) words to (A) from m

\[
\begin{array}{cccccc|c}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 0 \\
\hline
00 & 63 & d & 00 & m & \hline
(P) & (P+1)
\end{array}
\]

Hardware uses PP location 0000. This instruction assembles 12-bit words from consecutive PP memory locations into 60-bit words and stores these in central memory. The first 12-bit word is stored in the leftmost 12 bits of the 60-bit word. (PP memory addressing is cyclic, and location 0000 follows location 7777.)

The parameters of the transfer are as follows: If bit 17 of A is 0, A bits 0 through 16 contain the absolute address of the first 60-bit word transferred. If bit 17 of A is 1, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the first 60-bit word transferred. For further information, refer to R Register under Input/Output Unit in chapter 2 and in PP Relocation Register Format at the beginning of this section on PP Instruction Descriptions. PP location d must contain the number of 60-bit words transferred. Field m gives the PP location from where the first 12-bit word is obtained. The transfer is subject to the CM bounds test. This instruction stores P plus 1 into PP location 0000 before beginning the transfer. After the transfer is completed, the next instruction is taken from 1 plus whatever address is stored in location 0000.

The A register is incremented by 1 after each 60-bit word is written into central memory. If the incrementing changes A bit 17, the central memory addressing is switched between direct address and relocation address modes. Refer to Central Memory Addressing by PPs in chapter 5.

After the transfer is completed, the A register contains either the address of the last word transferred plus 1 (direct addressing) or the same address less the contents of the relocation address register (relocation addressing), except as follows: If the last word transferred is from a relative address 3777768 and relocation is in effect, then the A register is cleared, and the value returned in A may not point to the last word transferred plus 1.
PP Input/Output Instructions

The PP input/output instructions (table 4-22) direct activity on the I/O channels. They select an external device and transfer data to or from that device. The instructions also determine whether a channel or external device is available and ready to transfer data. The preparatory steps ensure that the channels carry out an orderly data transfer. Each external device has a set of external function codes that the PP uses to establish operation modes, and to start and stop data transfer. The devices can also detect certain errors that are indicated to the controlling PP.

Table 4-22. PP Input/Output Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>641</td>
<td>cm</td>
<td>Test and set channel c flag</td>
<td>SCF m,408+c</td>
</tr>
<tr>
<td>651</td>
<td>cm</td>
<td>Clear channel c flag</td>
<td>CCF c</td>
</tr>
<tr>
<td>70</td>
<td>d</td>
<td>Input to A from channel d</td>
<td>IAM d</td>
</tr>
<tr>
<td>71</td>
<td>dm</td>
<td>Input A words to m from channel d</td>
<td>IAM m,d</td>
</tr>
<tr>
<td>72</td>
<td>d</td>
<td>Output from A on channel d</td>
<td>OAN d</td>
</tr>
<tr>
<td>73</td>
<td>dm</td>
<td>Output (A) words from m on channel d</td>
<td>OAM m,d</td>
</tr>
<tr>
<td>74</td>
<td>d</td>
<td>Activate channel d</td>
<td>ACN d</td>
</tr>
<tr>
<td>75</td>
<td>d</td>
<td>Deactivate channel d</td>
<td>DCN d</td>
</tr>
<tr>
<td>76</td>
<td>d</td>
<td>Function A on channel d</td>
<td>FAN d</td>
</tr>
<tr>
<td>77</td>
<td>dm</td>
<td>Function m on channel d</td>
<td>FNC m,d</td>
</tr>
</tbody>
</table>
Test/Clear

Test and set channel c flag

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th>c</th>
<th></th>
<th></th>
<th>m</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>64</td>
<td>1</td>
<td></td>
<td>00</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If the channel c flag is set, this instruction causes a jump to m. If the channel c flag is clear, it sets this flag and continues with the next instruction. When m is set to P plus 2, the channel flag is unconditionally set when the program reaches P plus 2.

If two or more PPs simultaneously issue this instruction for the same channel, the conflict is resolved as follows:

If one of the competing channels is channel 17 (maintenance channel), the PP in the lowest physical level sees the true condition of the flag; the other conflicting PPs see the flag set (and hence take a jump). If the competing channel is any other channel, software must resolve the conflict. Any five consecutively numbered PPs (in the same barrel) issue instructions at different times.

Clear channel c flag

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th>c</th>
<th></th>
<th></th>
<th>m</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>65</td>
<td>1</td>
<td></td>
<td>00</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This instruction clears the channel c flag. The m field is required but is not used.
Input/Output

70d  Input to A from channel d  IAN  d

This instruction transfers a word from input channel d to the lower 12 bits of the A register. The upper 6 bits of A are cleared to 0.

NOTE
If bit 5 of d is clear and the channel is inactive, this instruction hangs the PP, waiting for the channel to go active and full, if executed. If bit 5 of d is set and the channel is inactive or is deactivated before a full is received, the instruction exits. The word is not accepted, and the A register clears.

7ldm  Input A words to m from channel d  IAM  m,d

This instruction transfers a block of 12-bit words from input channel d to PPM. The first word goes to the PPM address specified by m. The A register holds the block length. A reduces by 1 as each word is read. The input operation completes when A equals 0 or the data channel becomes inactive. If the operation terminates by the channel becoming inactive, the next storage location in PPM is set to 0. However, the word count is not affected by this empty word. Therefore, A holds the block length minus the number of real data words read.

During this instruction, address 0000 temporarily holds P while m is held in the P register. P advances by 1 to hold the address for the next word as each word is stored.

NOTE
If this instruction executes when the data channel is inactive, no input operation is accomplished, and the program continues at P plus 2. However, the location specified by m is set to 0.
72d     Output from A on channel d   OAN  d

15 12 11  6 5  0

00  72  d

This instruction transfers a word from the A register (lower 12 bits) to output channel d.

NOTE

If bit 5 of d is clear and the channel is inactive, this instruction hangs the PP, waiting for the channel to go active and full, if executed. If bit 5 of d is set and the channel is inactive, the program continues at P plus 1. The word is not transferred.

73dm    Output A words from m on channel d   OAM  m,d

31 28 27  22 21  16 15 12 11  0

00  73  d

00  m

(P)  (P+1)

This instruction transfers a block of words from PPM to channel d. The first word is read from the address specified by m. The A register holds the number of words to be sent. A reduces by 1 as each word is read. The output operation completes when A equals 0 or the channel becomes inactive.

During this instruction, address 0000 temporarily holds P while m is held in the P register. P advances by 1 to give the address of the next word as each word is read from the PPM.

NOTE

If this instruction executes when the data channel is inactive, no output operation is accomplished, and the program continues at P plus 2.
Activate/Deactivate

74d   Activate channel d   ACN d

15 12 11  6 5  0
00  74  d

This instruction activates the channel specified by d and sends the active signal on the channel to equipment connected to the channel. Activating a channel, which must precede a 70 through 73 instruction, prepares I/O equipment for the exchange of data.

NOTE

If this instruction executes when the data channel is already active and if bit 5 of d is set, the program continues at P plus 1. Otherwise, activating an already active channel causes the PP to wait until the channel goes inactive. The PP hangs if the channel does not go inactive.
This instruction deactivates the channel specified by d. As a result, the I/O data transfer stops.

**NOTES**

If this instruction executes when the data channel is already inactive and bit 5 of d is set, the program continues at P plus 1. The channel remains inactive, and no inactive signal is sent to the I/O equipment. Deactivating an already inactive channel causes the PP to hang until the channel becomes active.

If an output instruction is followed by a disconnect instruction without first establishing that the input device (check for channel empty) has accepted the information, the last word transmitted may be lost.

Do not deactivate a channel before putting a useful program in the associated PP. PPs other than 0 are hung on an input instruction (71) after deadstart. Deactivating a channel after deadstart causes an exit to the address specified by the content of location 0000 plus 1 and execution of that program. If the channel is deactivated without a valid program in that PP, the PP executes whatever program was left in PPM. Therefore, the PP could run wild.
Function

76d | Function A on channel d | FAN d
---|-------------------------|-------
15 12 11 6 5 0
00 76 d

This instruction sends the external function code in the lower 12 bits of the A register on channel d.

NOTE

If this instruction executes with bit 5 of d clear and the channel active, PP execution stops until a deadstart or another PP causes the channel to become inactive. If bit 5 of d is set and the channel is active, the program continues at P plus 1. Neither the function signal nor the function word transmits. The channel remains active, and execution continues.

77dm | Function m on channel d | FNC m,d
---|-------------------------|-------
31 28 27 22 21 16 15 12 11 0
00 77 d 00 m

This instruction sends the external function code specified by m on channel d.

NOTE

If this instruction executes with bit 5 of d clear and the channel active, PP execution stops until a deadstart or another PP causes the channel to become inactive. If bit 5 of d is set and the channel is active, the program continues at P plus 2. Neither the function signal nor the function word transmits. The channel remains active, and execution continues.
Other IOU Instructions

Table 4-23 lists the other IOU instructions.

Table 4-23. Other IOU Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Format</th>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>xx</td>
<td>Pass</td>
<td>-</td>
</tr>
<tr>
<td>27</td>
<td>d</td>
<td>Pass</td>
<td>-</td>
</tr>
<tr>
<td>260</td>
<td>x</td>
<td>Exchange Jump</td>
<td>EXN</td>
</tr>
<tr>
<td>261</td>
<td>x</td>
<td>Monitor exchange jump</td>
<td>MXN</td>
</tr>
<tr>
<td>262</td>
<td>x</td>
<td>Monitor exchange jump to MA</td>
<td>MAN</td>
</tr>
</tbody>
</table>

Pass

00xx Pass  

This instruction specifies that no operation is to be performed. The instruction provides a means of padding out a program.

27d Pass  

This instruction is not an operation. However, it generates a pulse to a testpoint (keypoint) for optional monitoring by external equipment.
Exchange Jump

2600 Exchange jump EXN

15 12 11 6 5 0
00 26 00

This instruction causes an unconditional exchange jump in the CP, leaving the CP CYBER 170 monitor flag unaltered. The new CYBER 170 exchange package begins at central memory location R plus A when the leftmost bit in A is set. When this bit is clear, A specifies the address. The PP waits until the exchange is completed before proceeding with the next instruction.

2610 Monitor exchange jump MXN

15 12 11 6 5 0
00 26 10

If the CP is in the CYBER 170 monitor mode, this instruction is a pass. If the CP is in the CYBER 170 job mode, it causes a CYBER 170 exchange jump in the CP, switching the CP to the CYBER 170 monitor mode (MF equals 1). The new CYBER 170 exchange package begins at central memory location R plus A when the leftmost bit in A is set. When this bit is clear, A specifies the address. The PP waits until the exchange is completed before proceeding with the next instruction.

2620 Monitor exchange jump to MA MAN

15 12 11 6 5 0
00 26 20

If the CP is in CYBER 170 monitor mode, this instruction is a pass. If the CP is in CYBER 170 job mode, it causes a CYBER 170 exchange jump in the CP, switching the CP to CYBER 170 monitor mode (MF equals 1). The new CYBER 170 exchange package begins at the absolute address given in the MA field of the outgoing CYBER 170 exchange package. The PP waits until the exchange is completed before proceeding with the next instruction.
Instruction Execution Timing

Table 4-24 lists approximate execution times for the PP instructions. These times are listed with the assumption that no conflicts occur. The numbers in the timing notes column refer to the notes at the end of the table. Execution times are given in 250-ns major cycles.

NOTE

These execution times are approximations only and are subject to change without notice. Accurate timings can come only from benchmark tests. Control Data Corporation is not responsible for assumptions made based on the times listed here.
<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time in 250-ns Cycles</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xx</td>
<td>Pass</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01dm</td>
<td>Long jump to m + (d)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>02dm</td>
<td>Return jump to m + (d)</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>03d</td>
<td>Unconditional jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>04d</td>
<td>Zero jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>05d</td>
<td>Nonzero jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>06d</td>
<td>Plus jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>07d</td>
<td>Minus jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>10d</td>
<td>Shift d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11d</td>
<td>Logical difference d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>12d</td>
<td>Logical product d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>13d</td>
<td>Selective clear d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>14d</td>
<td>Load d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>15d</td>
<td>Load complement d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>16d</td>
<td>Add d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>17d</td>
<td>Subtract d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>20dm</td>
<td>Load dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>21dm</td>
<td>Add dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>22dm</td>
<td>Logical product dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>23dm</td>
<td>Logical difference dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>24d</td>
<td>Load R register from (d) and (d) + 1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>25d</td>
<td>Store R register at (d) and (d) + 1</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

(Continued)
### Table 4-24. PP Instruction Timing (Continued)

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time in 250-ns Cycles</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>260x</td>
<td>Exchange jump</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>261x</td>
<td>Monitor exchange jump</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>262x</td>
<td>Monitor exchange jump to MA</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>27d</td>
<td>Pass</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>30d</td>
<td>Load (d)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>31d</td>
<td>Add (d)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>32d</td>
<td>Subtract (d)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>33d</td>
<td>Logical difference (d)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>34d</td>
<td>Store (d)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>35d</td>
<td>Replace add (d)</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>36d</td>
<td>Replace add one (d)</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>37d</td>
<td>Replace subtract one (d)</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>40d</td>
<td>Load ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>41d</td>
<td>Add ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>42d</td>
<td>Subtract ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>43d</td>
<td>Logical difference ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>44d</td>
<td>Store ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>45d</td>
<td>Replace add ((d))</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>46d</td>
<td>Replace add one ((d))</td>
<td>6</td>
<td>-</td>
</tr>
</tbody>
</table>

**Timing Notes:**

1. No assembly-disassembly unit (ADU) conflicts and no outstanding CYBER 170 exchange jump request in the ADU.
Table 4-24. PP Instruction Timing (Continued)

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time in 250-ns Cycles</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>47d</td>
<td>Replace subtract one ((d))</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>50dm</td>
<td>Load (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>51dm</td>
<td>Add (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>52dm</td>
<td>Subtract (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>53dm</td>
<td>Logical difference (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>54dm</td>
<td>Store (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>55dm</td>
<td>Replace add (m + d))</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>56dm</td>
<td>Replace add one (m + (d))</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>57dm</td>
<td>Replace subtract one (m + (d))</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>60d</td>
<td>Central read from (A) to d</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>61dm</td>
<td>Central read (d) words from (A) to m</td>
<td>-</td>
<td>2, 3</td>
</tr>
<tr>
<td>62d</td>
<td>Central write to (A) from d</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>63dm</td>
<td>Central write (d) words to (A) from m</td>
<td>-</td>
<td>2, 4</td>
</tr>
<tr>
<td>640cm</td>
<td>Jump to m if channel c active</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>641cm</td>
<td>Test and set channel c flag</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>650cm</td>
<td>Jump to m if channel c inactive</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>651cm</td>
<td>Clear channel c flag</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>660cm</td>
<td>Jump to m if channel c full</td>
<td>2</td>
<td>-</td>
</tr>
</tbody>
</table>

Timing Notes:

2. No ADU conflicts. No central memory conflicts. Add a possible trip due to resynchronization (CM read instructions only).

3. Seven major cycles for instruction set-up and instruction exit. Five major cycles for every CM word.

4. Six major cycles for instruction set-up and instruction exit. Five major cycles for every CM word.
## Table 4-24. PP Instruction Timing (Continued)

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time in 250-ns Cycles</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>661cm</td>
<td>Jump to m if channel c error flag set</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>670cm</td>
<td>Jump to m if channel c empty</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>671cm</td>
<td>Jump to m if channel c error flag clear</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>70d</td>
<td>Input to A from channel d</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>71dm</td>
<td>Input A words to m from channel d</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>72d</td>
<td>Output from A on channel d</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>73dm</td>
<td>Output (A) words from m on channel d</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>74d</td>
<td>Activate channel d</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>75d</td>
<td>Deactivate channel d</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>76d</td>
<td>Function A on channel d</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>77dm</td>
<td>Function m on channel d</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

**Timing Notes:**

5. Five major cycles for instruction set-up and exit. One major cycle per word (nonconflict case) or two major cycles per word (conflict case).

Nonconflict case occurs when two PPs communicating to each other are not in the slot at the same time.

Conflict case occurs when two PPs communicating with each other are in the slot at the same time.
5

Programming Information
CP Programming

CYBER 170 Exchange Jump

The CP operates in either CYBER 170 job mode, which is interruptable, or CYBER 170 monitor mode, which is not interruptable. A hardware flag called the CYBER 170 monitor flag (MF) indicates the mode in which the CP is executing a job.

The CP uses a CYBER 170 exchange jump operation to switch from CYBER 170 job mode to CYBER 170 monitor mode and back again. The execution of a CYBER 170 exchange jump permits the CP to send pertinent information from the operating and control registers to CM and permits CM to send new information to the same registers. The information that flows from and into the operating and control registers during a CYBER 170 exchange jump is called a CYBER 170 exchange package (figure 5-1).

The CP 013 instruction and the PP 2600, 2610, and 2620 instructions initiate a CYBER 170 exchange jump operation. A CYBER 170 exchange jump instruction starts or interrupts the CP and provides CM with the first address of a 16-word exchange package. For the 013 instruction with MF set (CP in monitor mode), the starting address of the CYBER 170 exchange package is Bj plus K. With MF clear (CP in job mode), the address is the monitor address (MA). For the 2600 instruction, the CYBER 170 exchange package address is A plus R when bit 17 of the A register is set. When this bit is clear, the address is A. For the 2610 instruction with MF set, the instruction is a pass. With MF clear, the CYBER 170 exchange package address is A plus R when bit 17 of the A register is set. When this bit is clear, the address is A. For the 2620 instruction with MF set, the instruction is a pass. With MF clear, the CYBER 170 exchange package address is MA of the outgoing CYBER 170 exchange package.
Figure 5-1. CYBER 170 Exchange Package

<table>
<thead>
<tr>
<th>CM LOCATIONS</th>
<th>N</th>
<th>N+1</th>
<th>N+2</th>
<th>N+3</th>
<th>N+4</th>
<th>N+5</th>
<th>N+6</th>
<th>N+7</th>
<th>N+8</th>
<th>N+9</th>
<th>N+10</th>
<th>N+11</th>
<th>N+12</th>
<th>N+13</th>
<th>N+14</th>
<th>N+15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>59</td>
<td>56</td>
<td>53</td>
<td>50</td>
<td>47</td>
<td>41</td>
<td>35</td>
<td>17</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAC</td>
<td></td>
<td>A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLC</td>
<td></td>
<td></td>
<td>A2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EM FLAGS</td>
<td></td>
<td></td>
<td></td>
<td>A3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NO HARDWARE REGISTERS EXIST
The CYBER 170 exchange package contains the following registers which provide information for program execution.

- 18-bit program address (P) register.
- 21-bit reference address for CM (RAC) register.
- 21-bit field length for CM (FLC) register.
- 6-bit exit mode (EM) register.
- 6-bit flag register.
- 21- or 24-bit reference address for UEM (RAE); 21 bits with lower 6 bits assumed to be 0 in standard addressing mode; 24 bits right-shifted with 6 bits assumed to be 0's in expanded addressing mode.
- 21- or 24-bit field length for UEM (FLE); 21 bits in standard addressing mode and 24 bits in expanded addressing mode; lower 6 bits are assumed to be 0.
- 18-bit monitor address (MA) register.
- Initial contents of eight 60-bit X registers.
- Initial contents of eight 18-bit A registers.
- Initial contents of 18-bit B registers B1 through B7; B0 contains a constant 0.

The time that a particular CYBER 170 exchange package resides in the CP hardware registers is the execution interval. The execution interval begins with a CYBER 170 exchange jump that swaps the CYBER 170 exchange package information in CM with the information contained in the CP registers. The execution interval ends with the next CYBER 170 exchange jump.
Executive State

The executive state uses a combination of hardware, software, and microcode to handle the following items.

- System initialization.
- Compare/move instructions.
- Software errors and unimplemented instructions that occur in CYBER 170 monitor mode.
- Processor-detected hardware errors.
- Hardware integrity verification (diagnostics).

In general, executive state determines the cause of an interrupt and decides whether to return the CP to the interrupted mode, to halt the CP, or to simulate a CYBER 170 exchange and return control to CYBER 170 monitor mode. Refer to Error Response in this chapter.

Floating-Point Arithmetic

Format

Floating-point arithmetic expresses a number in the form $kB^n$.

- $k =$ Coefficient
- $B =$ Base number
- $n =$ Exponent or power to which the base number is raised

$B$ is assumed to be 2 for binary-coded quantities. In the 60-bit, floating-point format (figure 5-2), the binary point is considered to be to the right of the coefficient. The lower 48 bits express the integer coefficient, which is the equivalent of 15 decimal digits. The sign of the coefficient is separated from the rest of the coefficient and appears in the highest-order bit of the packed word. Negative numbers are represented in one's complement notation. The exponent is biased by complementing the exponent sign bit.
Table 5-1 summarizes the configurations of bits 58 and 59 and the implications regarding signs of the possible combinations.

Table 5-1. Bits 58 and 59 Configurations

<table>
<thead>
<tr>
<th>Bit 59</th>
<th>Bit 58</th>
<th>Coefficient Sign</th>
<th>Exponent Sign</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>Positive</td>
<td>Positive</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Positive</td>
<td>Negative</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Negative</td>
<td>Positive</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Negative</td>
<td>Negative</td>
</tr>
</tbody>
</table>

Packing

Packing refers to the conversion of numbers in the form $kB^n$ to floating-point format. A shortcut method of packing exponents can be derived by considering the representation of $-0$ and $+0$ exponents. Assuming a positive coefficient, $0$ exponents are packed as follows:

+0 exponent: $2000x,...,x$

-0 exponent: $1777x,...,x$

Since positive exponents are expressed in true form, begin with a bias of 2000 (+0) and add the magnitude of the exponent. The range of positive exponents is 0000 through 1777. In packed form, the range is 2000 through 3777.

When the coefficient is negative, the packed positive exponent is complemented to become 5777 through 4000.
Negative exponents are expressed in complement form by beginning with a bias of 1777 (-0) and then subtracting the magnitude of the exponent. The range of negative exponents is negative 0000 through negative 1777. In packed form, the range is 1777 through 0000.

When the coefficient is negative, the packed negative exponent is complemented to become 6000 through 7777.

Examples of packed and unpacked floating-point numbers are shown in octal notation to illustrate the packing process. Examples 1 and 2 are different forms of the integer positive 1. Example 3 is positive 100 (decimal), and example 4 is negative 100 (decimal). Examples 5 and 6 are large and small positive numbers. The unpacked values are shown as they might appear in the X and B registers prior to a pack operation.

The packed -0 exponent is not used for normal operation. Instead, 1777 is used to indicate the special error condition of indefinite.

<table>
<thead>
<tr>
<th>Unpacked coefficient</th>
<th>Unpacked exponent</th>
<th>Packed format</th>
<th>Unpacked coefficient</th>
<th>Unpacked exponent</th>
<th>Packed format</th>
<th>Unpacked coefficient</th>
<th>Unpacked exponent</th>
<th>Packed format</th>
<th>Unpacked coefficient</th>
<th>Unpacked exponent</th>
<th>Packed format</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
</tr>
</tbody>
</table>

Examples of packed and unpacked floating-point numbers are shown in octal notation to illustrate the packing process. Examples 1 and 2 are different forms of the integer positive 1. Example 3 is positive 100 (decimal), and example 4 is negative 100 (decimal). Examples 5 and 6 are large and small positive numbers. The unpacked values are shown as they might appear in the X and B registers prior to a pack operation.

The packed -0 exponent is not used for normal operation. Instead, 1777 is used to indicate the special error condition of indefinite.
Overflow

Overflow of the floating-point range is indicated by an exponent value of positive 1777 (3777 or 4000 in packed form). This is the largest exponent value that can be represented in the floating-point format. This exponent value may result from the calculation in which this exponent value, together with the computed coefficient value, is a correct representation of the result. This situation is called a partial overflow. However, further computation using this result generates an overflow.

A complete overflow occurs whenever a result requires an exponent larger than positive 1777. In this case, a complete overflow value results. This result has a positive 1777 exponent and a zero coefficient. The sign of the coefficient is the same as that which generates if the result had not overflowed the floating-point range.

Underflow

Underflow of the floating-point range is indicated by an exponent value of negative 1777 (0000 or 7777 in packed form). This is the smallest exponent value that can be represented in the floating-point format. This exponent value may result from the calculation in which this exponent value, together with the computed coefficient value, is a correct representation of the result. This situation is called a partial underflow. Further computation using this result may be detected as an underflow.

A complete underflow occurs whenever a result requires an exponent smaller than negative 1777. In this case, a complete underflow value results. This result has a negative 1777 exponent and a zero coefficient. The complete underflow indicator is a word of all 0's, and it is the same as a zero word in integer format.

Indefinite

An indefinite result indicator generates whenever the calculation is unresolvable. An example is division when the divisor is 0 and the dividend is also 0. Another example is multiplication of an overflow number times an underflow number. The indefinite result indicator is a value that cannot occur in normal floating-point calculations. This indicator corresponds to a -0 exponent and a 0 coefficient (177770,...,0 in packed form).

Any indefinite indicator used as an operand generates an indefinite result no matter what the other operand value is. Although indefinite indicators always generate with a positive sign, they may occur as operands with a negative sign.
Nonstandard Operands

In summary, the special operand forms in octal are:

- Positive overflow (+ ∞) \(3777x, ..., x\)
- Negative overflow (- ∞) \(4000x, ..., x\)
- Positive indefinite (+IND) \(1777x, ..., x\)
- Negative indefinite (-IND) \(6000x, ..., x\)
- Positive underflow (+0) \(0000x, ..., x\)
- Negative underflow (-0) \(7777x, ..., x\)

Tables 5-2 through 5-5 indicate the resulting forms when various combinations of underflow, overflow, and indefinite forms are used in floating-point operations. The designations W and N are defined as follows:

- \(W\) Any word except \(+ ∞\) and \(+ ∞\)
- \(N\) Any word except \(+ ∞\), \(+ ∞\), \(+ ∞\), and \(+ ∞\)

Table 5-2. Xj Plus Xk (30, 32, 34 Instructions)

<table>
<thead>
<tr>
<th>Xj</th>
<th>W</th>
<th>+ ∞</th>
<th>- ∞</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>+ ∞</td>
<td></td>
<td>+ ∞</td>
<td>+ ∞</td>
<td>IND</td>
</tr>
<tr>
<td>- ∞</td>
<td></td>
<td>- ∞</td>
<td>IND</td>
<td>- ∞</td>
</tr>
<tr>
<td>+IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
</tbody>
</table>
Table 5-3. Xj Minus Xk (31, 33, 35 Instructions)

<table>
<thead>
<tr>
<th>Xk</th>
<th>W</th>
<th>+∞</th>
<th>-∞</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>-∞</td>
<td>+∞</td>
<td>+IND</td>
<td></td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td>IND</td>
<td>+IND</td>
<td></td>
</tr>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>+IND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
</tbody>
</table>

Table 5-4. Xj Multiplied by Xk (40, 41, 42 Instructions)

<table>
<thead>
<tr>
<th>Xk</th>
<th>+N</th>
<th>-N</th>
<th>+O</th>
<th>-O</th>
<th>+∞</th>
<th>-∞</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>+N</td>
<td>0</td>
<td>0</td>
<td>+∞</td>
<td>-∞</td>
<td>+IND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-N</td>
<td>0</td>
<td>0</td>
<td>-∞</td>
<td>+∞</td>
<td>+IND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+O</td>
<td>0</td>
<td>0</td>
<td>Integer multiply †</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td></td>
</tr>
<tr>
<td>-O</td>
<td>-O</td>
<td>0</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td>-∞</td>
<td>IND</td>
<td>IND</td>
<td>+∞</td>
<td>-∞</td>
<td>IND</td>
</tr>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>+∞</td>
<td>IND</td>
<td>IND</td>
<td>-∞</td>
<td>+∞</td>
<td>IND</td>
</tr>
<tr>
<td>+IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
</tbody>
</table>

†If both operands used in the integer multiply are normalized, an underflow results.
### Normalized Numbers

A normalized floating-point number has as large a coefficient and as small an exponent as possible. A floating-point number in packed format is normalized if the coefficient sign bit is different from bit 47. This condition indicates that the coefficient has been left-shifted until bit 47 contains the mostsignificant bit in the coefficient; therefore, the floating-point number has no leading sign bits in the coefficient. The normalized instructions perform the coefficient shift. The floating-multiply and floating-divide instructions deliver normalized results when provided with normalized operands. The floating-add instructions may deliver unnormalized results even when both operands are normalized. Therefore, it is necessary to perform the normalize operation after each sequence of floating-add or floating-subtract operations if the result is to be kept in a normalized form.

### Rounding

Floating-point instructions round the results in single-precision computation. These instructions execute in the same amount of time as the unrounded versions. The operands are modified to accomplish the rounding function. The amount of bias introduced by the rounding operation varies and is affected by the coefficient value in the operands. The descriptions of the round instructions define the effects of rounding in detail.

### Double-Precision Results

The floating-point arithmetic instructions generate double-precision results. Use of unrounded instructions allows separate recovery of upper- and lower-half results with proper exponents. Rounded instructions allow only upper-half results to be obtained. Two instructions, one single-precision and one double-precision, are required to retrieve an entire double-precision result.

---

**Table 5-5. Xj Divided by Xk (44, 45 Instructions)**

<table>
<thead>
<tr>
<th>Xk</th>
<th>+N</th>
<th>-N</th>
<th>+0</th>
<th>-0</th>
<th>+∞</th>
<th>-∞</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>+N</td>
<td>+∞</td>
<td>-∞</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>IND</td>
</tr>
<tr>
<td>-N</td>
<td>-∞</td>
<td>+∞</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>IND</td>
</tr>
<tr>
<td>+0</td>
<td>0</td>
<td>0</td>
<td>IND</td>
<td>IND</td>
<td>0</td>
<td>0</td>
<td>IND</td>
</tr>
<tr>
<td>-0</td>
<td>0</td>
<td>0</td>
<td>IND</td>
<td>IND</td>
<td>0</td>
<td>0</td>
<td>IND</td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td>-∞</td>
<td>+∞</td>
<td>-∞</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
<tr>
<td>-∞</td>
<td>-∞</td>
<td>+∞</td>
<td>-∞</td>
<td>+∞</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
<tr>
<td>+IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
<td>IND</td>
</tr>
</tbody>
</table>
To add or subtract two floating-point numbers, the coefficient with the smaller exponent enters the upper half of an accumulator and is right-shifted by the difference of the exponents. The other coefficient is then added into the upper half of the accumulator. The result is a double-length register (figure 5-3).

![Figure 5-3. Floating-Add Result Format](image)

If single precision is selected, the upper 48 bits of the 96-bit result and the larger exponent are returned as the result. Selecting double precision causes only the lower 48 bits of the 96-bit result and the larger exponent minus 60 (octal) to be returned as the result. The subtraction of 60 (octal) is necessary because the binary point is effectively moved from the right of bit 48 to the right of bit 0. A 96-bit product generates from two 48-bit coefficients. The result of a multiply is a double-length register (figure 5-4).

![Figure 5-4. Multiply Result Format](image)

If single precision is selected, the upper 48 bits of the product and the sum of the exponents plus 60 (octal) are returned as the result. The addition of 60 (octal) is necessary because the binary point effectively moves from the right of bit 0 to the right of bit 48 when the upper half of the 96-bit result is selected. If double precision is selected, the result is the lower 48 bits of the product and the sum of the exponents.
Fixed-Point Arithmetic

Fixed-point addition and subtraction of 60-bit numbers are handled by the long-add instructions (36 and 37). Negative numbers are represented in one's complement notation, and overflows are ignored. The sign bit is in the high-order bit position (bit 59), and the binary point is to the right of the low-order bit position (bit 0).

The increment instructions (50 through 77) handle fixed-point addition and subtraction of 18-bit numbers. Negative numbers are represented in one's complement notation, and overflows are ignored. The sign bit is in the high-order bit position (bit 17), and the binary point is to the right of the low-order position (bit 0).

Integer multiplication is handled as a subset operation of the floating-multiply (42) instruction. The integer multiply requires that both 47-bit integer operands have zero exponents and are not normalized. The result is 48 bits with sign extension. Normalized operands cause underflow results to be reported. If the results exceed 48 bits, overflow is not detected.

An integer divide takes several steps. For example, an integer quotient X1 equal to X2/X3 is produced by the following steps.

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Pack X2 from X2 and B0</td>
<td>Pack X2</td>
</tr>
<tr>
<td>2. Pack X3 from X3 and B0</td>
<td>Pack X3</td>
</tr>
<tr>
<td>3. Normalize X3 in X0 and B0</td>
<td>Normalize X3 (divisor)</td>
</tr>
<tr>
<td>4. Normalize X2 in X2 and B0</td>
<td>Normalize X2 (dividend)</td>
</tr>
<tr>
<td>5. Floating quotient of X2 and X0 to X1</td>
<td>Divide</td>
</tr>
<tr>
<td>6. Unpack X1 to X1 and B7</td>
<td>Unpack quotient</td>
</tr>
<tr>
<td>7. Shift X1 nominally left B7 places</td>
<td>Shift to integer position</td>
</tr>
</tbody>
</table>

The divide requires that both integer (247 maximum) operands must be in floating-point format, and the dividend coefficient must be less than two times the divisor coefficient. The normalize X3 instruction ensures this condition.

The normalize X3 instruction left-shifts the divisor n places (n≥0), providing a divisor exponent of negative n. The quotient exponent is then 0 minus (-n) minus 48 equals n minus 48<0.

After unpacking and left-shifting nominally, the negative (or zero) value in B7 right-shifts the quotient 48 minus n places, producing an integer quotient in X1. A remainder may be obtained by an integer multiply of X1 and X3 and subtracting the result from X2.
Integer Arithmetic

Integer divide packs the integers into floating-point format, using the pack instruction with a zero-exponent value.

In integer multiplication, a 48-bit product can be formed by using the double-precision multiply instruction. Both operands must have an exponent value of +0, and the coefficients cannot both be normalized. The result is sign-extended to 60 bits and sent to an X register.

In integer division, the divisor must be normalized, but the dividend does not have to be normalized. The resulting quotient must be unpacked and the coefficient must be shifted by the amount of the unpacked exponent using the left-shift (22) instruction to obtain the integer quotient.

Compare/Move Arithmetic

The compare/move arithmetic provides multiple-character manipulation. The characters are 6 bits long. Characters can be moved from one CM location to another, and fields of characters can be compared either directly or through a collate table.

The move direct instruction moves a field of up to 127 characters from one location to another location as specified in the instruction. The move indirect instruction performs the same kind of move, but a CM reference is used to obtain the parameters. The move indirect instruction moves a field of up to 8181 characters.

The compare collated instruction compares two fields of up to 127 characters. When two characters are unequal, the characters are referenced in a collate table, and the values are compared. If those values are unequal, the field with the larger character is indicated. The compare uncollated instruction compares two fields of up to 127 characters and indicates the larger of the first character pair that is found to be unequal.

CMU instructions are provided for compatibility with previous systems. For better performance, recompile jobs to avoid use of CMU instructions.
Instruction Lookahead Purge Control

Prefetching of instructions at a branch target address by instruction lookahead hardware can lead to program failures if a program modifies its own code dynamically. Under normal conditions, the lookahead registers are purged by execution of a return jump instruction (010), UEM read instruction (011), exchange jump instruction (013), or unconditional branch instruction (02). Selecting extended purge control extends these conditions. When extended purge control is in effect, lookahead registers are also purged by execution of any conditional jump instruction (03 through 07) or any CM store instruction (50 through 57 when i equals 6 or 7). To enable extended purge control, the system sets bit 52 of the flag register in the CYBER 170 exchange package. When self-modifying code is present, it may be helpful to set extended purge control; however, the additional purging causes a degradation in execution and does not cover all cases of code modification.

Purge Control

If normal purge conditions are in effect, a store instruction that modifies a sequential instruction must modify at least $P$ plus 6 words ahead to ensure execution of the modified code. In addition, a store instruction followed by a branch to a modified instruction executes the modified code only if there are at least 12 executed instructions between the store and the modified code.

If the extended purge option is selected, a store instruction can modify the next sequential instruction and be assured of executing the modified instruction. Likewise, a store instruction followed by a branch to a modified instruction always executes the modified code.

Error Response

When the CP detects or is informed of an error, it records the error. Depending on the type of error and the exit mode selection bits set in the EM register, the program in execution may be interrupted. If the error is an illegal instruction or an address-range error on an RNI or branch, the program interruption is unconditional. For other types of errors, the exit mode selection bits determine whether or not the program is interrupted. If the exit mode selection bit is set and the corresponding condition is detected, the program is interrupted. The exit mode selection bits are contained in word N plus 3 of the exchange package. Figure 5-5 shows the format of the exit condition register at (RAC). Table 5-6 describes the possible contents of the register. Tables 5-7 and 5-8 list CP error responses.

The CP has the following error conditions: illegal instructions, hardware errors, and conditional software errors.
Table 5-6. Contents of Exit Condition Register at (RAC)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ec</td>
<td>6-bit exit condition code:</td>
</tr>
<tr>
<td></td>
<td>Code</td>
</tr>
<tr>
<td></td>
<td>008</td>
</tr>
<tr>
<td></td>
<td>018</td>
</tr>
<tr>
<td></td>
<td>028</td>
</tr>
<tr>
<td></td>
<td>048</td>
</tr>
<tr>
<td></td>
<td>208</td>
</tr>
<tr>
<td></td>
<td>678</td>
</tr>
</tbody>
</table>

P When an error exit occurs, the content of the P register may not correspond to the address of the instruction that caused the error exit. The P register may have been incremented prior to the execution of the instruction.

ERROR STATUS Nonzero information in bits 0 through 29 is error status for customer engineering and maintenance.
### Table 5-7. Error Exits in CYBER 170 Monitor Mode (MF=1)

<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illegal instruction or 00 instruction.</td>
<td>1. The instruction is not executed.</td>
<td>1. N/A (exit mode is always selected).</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (00) at location RAC. P equals address of illegal instruction.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. CF stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental read with an address out of range (AOR).</td>
<td>1. The X register is unchanged.</td>
<td>1. Inhibit read, X unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
<td>2. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of increment instruction or address of instruction following the increment.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5. CF stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental write with an address out of range (AOR).</td>
<td>1. Block write operation; content of CM is unchanged.</td>
<td>1. Inhibit write, CM unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
<td>2. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of instruction or address of instruction following the increment.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5. CF stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an RNI or branch address out of range.</td>
<td>1. Inhibit execution.</td>
<td>1. N/A (exit mode is always selected regardless of status of EM register bit 48).</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (01) at location RAC. P equals address of instruction required by RNI or address of branch destination instruction.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. CF stops in executive state.</td>
<td></td>
</tr>
</tbody>
</table>
Table 5-7. Error Exits in CYBER 170 Monitor Mode (MP=1) (Continued)

<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Error Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exit condition bit 48 set on CMU instruction.</td>
<td>Exit Mode Selected</td>
</tr>
<tr>
<td>1. Cl or C2 greater than 9.</td>
<td>1. Detected by executive state during the execution of compare/move instruction.</td>
</tr>
<tr>
<td>2. K1 or K2 address out of range.</td>
<td>2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit bits (01) at RAC.</td>
</tr>
<tr>
<td></td>
<td>4. CP stops in executive state.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 011 and 012.</td>
<td>Exit Mode Not Selected</td>
</tr>
<tr>
<td></td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit bits (01) at RAC.</td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>4. CP stops in executive state.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 014 and 015.</td>
<td>Exit Mode Selected</td>
</tr>
<tr>
<td></td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (01) at RAC. P equals address of following instruction.</td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>4. CP stops in executive state.</td>
</tr>
<tr>
<td>Exit condition bit 49 set by infinite condition, or bit 50 set by indefinite condition.</td>
<td>Exit Mode Not Selected</td>
</tr>
<tr>
<td></td>
<td>1. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>2. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>3. CP stops in executive state.</td>
</tr>
<tr>
<td>Any hardware parity error or double SECDED error.</td>
<td>Exit Mode Selected</td>
</tr>
<tr>
<td></td>
<td>1. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>2. Executive state stores P and exit condition bits (20) at RAC.</td>
</tr>
<tr>
<td></td>
<td>3. CP stops in executive state.</td>
</tr>
</tbody>
</table>
### Table 5-8. Error Exits in CYBER 170 Job Mode (MF=0)

<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Error Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illegal instruction or 00 instruction.</td>
<td>Exit Mode Selected:</td>
</tr>
<tr>
<td></td>
<td>1. The instruction is not executed.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (00) at location RAC. P equals address of illegal instruction.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental read with an address out of range (AOR).</td>
<td>Exit Mode Not Selected:</td>
</tr>
<tr>
<td></td>
<td>1. The X register is unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of increment or instruction following the increment.</td>
</tr>
<tr>
<td></td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental write with an address out of range (AOR).</td>
<td>Exit Mode Not Selected:</td>
</tr>
<tr>
<td></td>
<td>1. Block write operation; content of CM is unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of instruction following the increment.</td>
</tr>
<tr>
<td></td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by an RNI or branch address out of range.</td>
<td>Exit Mode Not Selected:</td>
</tr>
<tr>
<td></td>
<td>1. Inhibit execution.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (01) at location RAC. P equals address of instruction required by RNI or address of branch destination instruction.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
</tbody>
</table>

(Continued)
Table 5-8. Error Exits in CYBER 170 Job Mode (MF=0) (Continued)

<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exit condition bit 48 set on CMU instruction.</td>
<td>1. Detected by executive state during the execution of compare/move instruction.</td>
<td>1. Detected by executive state during the execution of compare/move instruction.</td>
</tr>
<tr>
<td>1. C1 or C2 greater than 9.</td>
<td>2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.</td>
<td>2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.</td>
</tr>
<tr>
<td>2. K1 or K2 address out of range.</td>
<td>3. Store P and exit bits (01) at RAC.</td>
<td>3. Continue with next instruction.</td>
</tr>
<tr>
<td></td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 011 and 012.</td>
<td>1. Execute instruction as a pass.</td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit bits (01) at RAC.</td>
<td>2. Exit to next 60-bit word and continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 014 and 015.</td>
<td>1. Execute instruction as a pass.</td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Stop CP.</td>
<td>2. Exit to next parcel and continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 49 set by infinite condition, or bit 50 set by indefinite condition.</td>
<td>1. Store P and exit condition bits (02 for infinite or 04 for indefinite). P equals address of arithmetic instruction or address of instruction following.</td>
<td>1. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>2. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Any hardware parity error or double SECDED error.</td>
<td>1. Interrupt to executive state.</td>
<td>1. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>2. Executive state stores P and exit condition bits (20) at RAC.</td>
<td>2. Executive state stores P and exit condition bits (20) at RAC.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
</tbody>
</table>
Illegal Instructions

An instruction is illegal when it has an illegal operating code, an illegal operating parameter, or when it is positioned so that it begins in one instruction word and extends into the next instruction word. In the CYBER 170 job mode, illegal instructions cause an exchange to the CYBER 170 monitor mode. In the CYBER 170 monitor mode, illegal instructions cause a jump to executive state. The CP stops. CP illegal instructions are:

- 017.
- 011, 012, 013, 464, 465, 466, 467 if they do not begin at parcel 0.
- 011, 012, 014, 015 if the UEM enable flag in the flag register of the CYBER 170 exchange package is clear.
- Any 30-bit instruction that begins at parcel 3.
Hardware Errors

CP/CM hardware errors are: data parity errors, address parity errors, and double-bit errors. If the CP is in CYBER 170 job mode, a hardware error causes a jump to executive state, which returns to CYBER 170 monitor mode. If the CP is in CYBER 170 monitor mode, a hardware error causes a jump to executive state. The CP halts. The instruction being executed when such a fault is detected is not necessarily connected with the fault.

Conditional Software Errors

Conditional software errors are caused by address-range errors and floating-point infinite/indefinite operands or results. A conditional software error causes action, depending on bits set in the EM field in the current CYBER 170 exchange package. If the bit reserved for use with the specific type of error is clear, the error is ignored in both CYBER 170 job and CYBER 170 monitor modes. If the bit is set and the error occurs in the CYBER 170 job mode, it causes an exchange to the CYBER 170 monitor mode.

If the bit is set and the error occurs in the CYBER 170 monitor mode, it causes an interrupt to executive state.
Memory Programming

All references to CM by the CP for instructions or read/write data are made relative to RAC. The RAC defines the lower limit of the addresses of a program in CM. The upper limit of the program addresses is defined by FLC added to RAC.

All references to UEM by the CP for instructions or read/write data are made relative to RAE. The RAE defines the lower limit of the addresses of a program/data in UEM. The upper limit of the addresses is defined by FLE added to RAE.

The field length is a number of 60-bit words established by the operating system prior to program execution. All references to CM or UEM for a program/data must be within the field established for that program.

During a CYBER 170 exchange jump, RAC and FLC are loaded into respective registers to define the CM limits of the program that is initiated by the CYBER 170 exchange jump. RAE and FLE are loaded to define the UEM limits of a program.

Figure 5-6 shows the absolute and relative memory addresses, RAC, FLC, RAE, and FLE register relationships. For a program to operate within the established limits, the following conditions must exist.

- For absolute memory addresses:
  \[ RAC \leq (RAC + P) < (RAC + FLC) \]

- For relative memory addresses:
  \[ 0 \leq P < FLC \]
Figure 5-6. Memory Map
Addressing Modes

UEM can be used in either of two addressing modes: standard or expanded. Standard addressing mode provides addressing up to 21 bits in a 24-bit format. Expanded addressing mode provides addressing up to 24 bits in a 30-bit format. Addressing mode is determined by the expanded addressing select flag, bit 55 of word 3, in the CYBER 170 exchange package.

Direct Read/Write Instructions (014, 015, 660, 670)

These instructions transfer one 60-bit word between the selected X register and a memory location, using a 21-bit relative address. Instructions 660 and 670 use the memory address Xk (21 bits) plus RAC (21 bits) to address CM. Instructions 014 and 015 use the memory address Xk (21 bits) plus RAE (21 bits) to address UEM.

Block Copy Instructions (011, 012)

These instructions transfer up to 131 071 60-bit words between fields in CM and UEM. The UEM address is X0 plus RAE (bits 0 through 22 in standard addressing mode; bits 0 through 28 in expanded addressing mode). The CM address is A0 plus RAC (if the block copy flag is clear in the CYBER 170 exchange package) or X0 (bits 30 through 50) plus RAC (if the block copy flag is set).

The transfers occur in blocks of up to 64 words, during which other CP activities are suspended.

These instructions are 30-bit instructions that must start at parcel 0. If the UEM address has bit 21 or bit 22 set in standard addressing mode (bit 28 if in expanded addressing mode), 0's are transferred to CM and the next instruction is taken from parcel 2 of the same instruction word. If this is not the case on a block read, the next instruction is taken from parcel 0 of the next instruction word. A transfer of all 0's can be made to central memory using the 011 instruction and setting bit 21 or 22 (or bit 28) of the address (X0 + RAE) when FLE is sufficiently large.
PP Programming

The PPs have access to all CM storage locations. One 64-bit word or a block of 64-bit words can be transferred from a peripheral processor memory (PPM) to CM or from CM to PPM. (Five 12-bit PP words equal one 64-bit CM word, with the leftmost 4 bits undefined.) Data from external devices is read into a PPM, and with additional instructions, is transferred to CM. Conversely, data is transferred from CM to a PPM and is then transferred by additional instructions to external devices. Addresses sent to CM from PPs are absolute or relocation addresses.

Central Memory Addressing by PPs

PPs address central memory using either absolute or relocation addressing. Every PP can read all central memory locations without restriction. Every PP has write access to central memory. The bounds register in central memory may also be set to limit write access from the IOU.

Instructions 24/25 load/store the relocation (R) register. If bit 17 of the A register is 0, bits 0 through 16 of A specify an absolute central memory address 0 through 377 777. If bit 17 of A is 1, bits 0 through 16 of A are added to the 28-bit R register to specify an absolute central memory address 0 through 0 007 777 7778. If bit 17 of A changes during a transfer, the addressing mode also changes accordingly. The leftmost 7 bits of R represent unused extra addressing capacity. The rightmost 6 bits of R are appended 0's. Instruction 24 loads R from two consecutive PP memory locations. Instruction 25 stores R into two PP memory locations. Figure 4-4 shows how R is stored in PP memory.

PP Memory Addressing by PPs

PP instructions use 6-bit or 18-bit direct operands or access PP memory through direct, indirect, or indexed addressing.

Direct 6-Bit Operand

PP instructions in this category are no-address instructions. They have the format OPCODEd. The d field is used as a 6-bit direct operand, zero-extended to 18 bits in calculations.

Direct 18-Bit Operand

PP instructions in this category are constant address instructions. They have the format OPCODEdm. The combined d and m fields are used as an 18-bit operand.
Direct 6-Bit Address

PP instructions in this category are direct-address instructions. They have the format OPCODEd. The d field is used as a 6-bit direct address, accessing PP memory locations 0 to 778.

Direct 12-Bit Address

PP instructions in this category are indexed direct-address instructions with zero index. They have the format OPCODEdm where d equals 0. The m field is used as a 12-bit direct address that accesses PP memory locations 0 through 77778.

Indexed 12-Bit Address

PP instructions in this category are indexed direct-address instructions. They have the format OPCODEdm where d equals 0. The m field is used as a 12-bit direct address (base address). The d field specifies a PP memory location from 1 to 778, the contents of which is a 12-bit one's complement number index. The indexed direct address is formed by adding the index to the base address as signed one's complement numbers. Overflow is ignored. When m plus (d) equals 7777, the result is set to 0000, except as follows: adding 7777 plus 7777 equals 7777. In general, adding 0000 or 7777 leaves the other number unchanged, except when the other number is also 0000 or 7777.

Indirect 6-Bit Address

PP instructions in this category are indirect-address instructions. They have the format OPCODEd. The 6-bit d field is used to read a 12-bit number from PP locations 0 through 778. This number is used as a 12-bit address to access PP memory locations 0 through 77778.
Central Memory Read/Write Instructions

PP instructions can read and write to central memory either single words or blocks of words.

PP Central Memory Read Instructions (60, 61)

Instruction 60 transfers one CM word into five 12-bit PP memory words. Instruction 61 transfers a block of 1 through 811 CM words into 5 through 4095 12-bit PP words. It is possible to transfer up to 4096 CM words overwriting PP memory cyclically; location 0, however, has special properties. The Central Read description in chapter 4 has more information on instruction 61.

PP Central Memory Write Instructions (62, 63)

Instruction 62 transfers five 12-bit PP memory words into 1 CM word. Instruction 63 transfers 5 through 4095 PP memory words into 1 through 811 CM words. It is possible to transfer up to 20480 PP memory words, repeating information from PP memory cyclically.
Input/Output Channel Communications

Data transfers to and from external devices are controlled by PP instructions 64 through 77. The assignment of PPs, transfer priorities, and resolution of conflicts are software responsibilities.

Channel parity and reservation must be provided for, using the channel marker flag and/or software interlocks in central memory. After any conflicts have been resolved, proceed as follows:

<table>
<thead>
<tr>
<th>Action</th>
<th>Typical Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Clear the error flag.</td>
<td>Jump if the error flag is set, and clear the flag (661).</td>
</tr>
<tr>
<td>3. Verify read status:</td>
<td></td>
</tr>
<tr>
<td>Prepare for reading the summary status.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Verify that the device responded.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>Activate the channel.</td>
<td>Activate (74).</td>
</tr>
<tr>
<td>Read the summary status.</td>
<td>Input to A (70).</td>
</tr>
<tr>
<td>Verify the error flag is clear.</td>
<td>Jump if the error flag is set (661).</td>
</tr>
<tr>
<td>Analyze the summary status.</td>
<td>Logical product (12). Zero jump (04).</td>
</tr>
<tr>
<td>4. Enter the number of words to A.</td>
<td>Load d (14).</td>
</tr>
<tr>
<td>5. Prepare for input/output:</td>
<td></td>
</tr>
<tr>
<td>Verify inactive status.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>Prepare for read/write.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Verify that the device responded.</td>
<td>Jump if active (640).</td>
</tr>
</tbody>
</table>
### Action

**6. Read/write data:**
- Activate the channel.
- Read/write data.
- If write, loop until empty.
- Disconnect the channel.
- Verify inactive status.

**Typical Instruction**
- Activate (74).
- Input/output A words (71/73).
- Jump if full (660).
- Deactivate (75).
- Jump if active (640).

**7. Verify transfer integrity:**
- Verify A words were transferred (refer to note).
- Verify the error flag is clear.
- Verify inactive status.
- Prepare for reading device status.
- Verify that the device responded.
- Activate the channel.
- Read the device status.
- Verify the error flag is clear.
- Analyze device status.
- Disconnect the channel.

**Typical Instruction**
- Nonzero jump (05).
- Jump if error flag set (661).
- Jump if active (640).
- Function m (77).
- Jump if active (640).
- Activate (74).
- Input to A (70).
- Jump if error flag set (661).
- Logical product (12). Nonzero jump (05).
- Deactivate (75).

### NOTES

If A equals the original value, no words were transferred.

If A is not equal to 0, the device or another PP ended the transfer.
Inter-PP Communications

Any PP can communicate with any other PP using any channel (except the real-time clock) by omitting the conditioning of the external devices of that channel for a data transfer. Both single-word and block transfers can be used. Either the sending or the receiving PP can activate the channel used, after which the sending PP outputs data into the channel register of the channel concerned and the receiving PP inputs data from the same register. The transfer rate is 1 word every 250 ns, except when the transfer is between PPs in different barrels but in the same time slot. In such a case, the transfer rate is 1 word every 500 ns. PPs that use the same time slots are as follows:

<table>
<thead>
<tr>
<th>Slot</th>
<th>PP Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0, 5, 20, 25</td>
</tr>
<tr>
<td>2</td>
<td>1, 6, 21, 26</td>
</tr>
<tr>
<td>3</td>
<td>2, 7, 22, 27</td>
</tr>
<tr>
<td>4</td>
<td>3, 10, 23, 30</td>
</tr>
<tr>
<td>5</td>
<td>4, 11, 24, 31</td>
</tr>
</tbody>
</table>

Software resolves priority and reservation problems arising in inter-PP communications by interlocks stored in CM or by other means.

PP Program Timing Considerations

Some external equipment may require timing considerations in issuing function, activate, and input instructions. Refer to the applicable external equipment reference manual. Such timing considerations may, for example, be required to ensure that the equipment attains a proper speed before data is sent (required by some magnetic tape equipment). Also, equipment that terminates a data transfer by resetting the active flag to inactive often requires timing considerations in issuing the next function instruction.

Channel Operation

Channel Control Flags

Channel operation is affected by the channel active/inactive and full/empty flags and, depending on the status of these two flags, the channel is said to be active, inactive, full, or empty. Each channel also has a marker flag for software use and an error flag for indicating transmission parity errors.
Channel Active/Inactive Flag

A channel is normally activated by a function (76 or 77) instruction or by an activate channel (74) instruction. An external device can also activate the channel.

A function instruction conditions the external device for a coming data or status information transfer. The instruction places a 12-bit function word plus parity in the channel register and sets the active and full flags. The function word and a function signal are sent to the external device. No active or full signals are sent during a function instruction. The external device accepts the function word and sends an inactive signal, which clears the channel active and full flags, clearing the channel register.

An activate channel instruction prepares a channel for data transfer and sends an active signal to the external device. Subsequent input or output instructions transfer data. A disconnect channel (75) instruction after a data transfer returns the channel to an inactive state, and an inactive signal is sent to the external device.

Register Full/Empty Flag

A register is full when it contains a function or data word for an external device or contains a word received from the external device. The register is empty when the flag clears. The flag is turned on or off as the register changes state. A channel can only be full when it is active.

On data output, the processor places a word in the channel register (the channel should be active and empty) and sets a full flag. The data word plus parity and a full signal are sent to the external device. The external device accepts the word and sends an empty signal to the channel, which clears the full flag, clearing the channel register. The active and empty status of the channel signals the PP to send the next word to the register.

On data input, the external device sends a word and a full signal to the data channel. The word is placed in the channel register, and the full flag sets. The PP stores the word and clears the full flag, clearing the data register. An empty signal is sent to the external device, signaling it to send the next data word.
Channel (Marker) Flag Instructions (641, 651)

Software uses this flag software as a marker. This flag does not affect hardware operation. When PPs in the same time slot use this flag, priority conflicts exist. For channel 176 (maintenance channel) marker flag, hardware resolves priority problems. For other channels, software must resolve such conflicts. Any five consecutively numbered PPs are not in the same time slot.

Error Flag Instructions (661, 671)

This flag indicates an input data parity error on the specific channel being tested. The flag also indicates an output data parity error on channels that have the capability of sending an error signal to the IOU in case of such an error. The status register of the device concerned must be read to verify output data integrity.

Channel Transfer Timing

Figure 5-7 shows channel transfer timing. All signal pulses are 25 +5 ns in width and occur 25 +5 ns following the 10-MHz clock.

To maintain the fastest possible cycle time (500 ns), a function/full/empty pulse from the PP must be answered with an inactive/empty/full pulse, respectively, within 310 +35 ns. If the maximum speed is not required, this response time may be increased by multiples of 100 ns.

The PP master clock frequency can be varied by +2 percent. The peripheral devices used must tolerate this frequency variation.
Figure 5-7. Channel Transfer Timing
Input/Output Transfers

The following paragraphs discuss input/output transfers with the PP.

Data Input Sequence

The external device sends data (figure 5-8) to the PP via the controller as follows:

1. The PP places a function word in the channel register and sets the full flag and the channel active flag. At the same time, the PP sends the first of a group of words and function signals to all controllers. The function signals cause all controllers to sample the words and identify the words as function codes rather than data words. Connect codes select controllers and modes of operation and clear nonselected controllers. Only selected controllers are connected.

2. The controller sends an inactive signal to the PP, indicating acceptance of the function code. The signal drops the channel active flag, which in turn, drops the full flag and clears the channel register.

3. The PP sets the channel active flag and sends an active signal to the controller, which signals the input equipment to start sending data.

4. The input equipment reads a 12-bit data word plus 1 parity bit and then sends the word with parity to the channel register with a full signal, which sets the channel full flag (10 to 15 nanoseconds after the data arrives).

5. The PP stores the word, drops the full flag, and returns an empty signal, indicating acceptance of the word. The input equipment clears its data register and prepares to send the next word.

6. Steps 4 and 5 repeat for each word transferred.

7. At the end of the transfer, the controller clears its active condition and sends an inactive signal to the PP to indicate the end of the data. The signal clears the channel active flag to disconnect the controller and the PP from the channel.

8. As an alternative, the PP may choose to disconnect from the channel before the input equipment has sent all its data. The PP does this by dropping the active flag and sending an inactive signal to the controller, which immediately clears its active condition and sends no more data, although the input equipment may continue to the end of its record or cycle (for example, a magnetic tape unit would continue to end-of-record and stop in the record gap).
### Notes:

1. **Time is a function of external device (ED).** PP recognizes inactive 1 major cycle (or a multiple of major cycles) after function. The PP must previously receive inactive.

2. **Time is a function of peripheral processor (PP).** Minimum time is 1 minor cycle. Actual time is a function of the PP program.

3. **Time is a function of ED.**

4. **Time is a function of PP.** Minimum time is 1 minor cycle. Maximum time is up to 4 minor cycles to allow operation within 1 major cycle.

5. **Time is a function of PP.** Minimum time is 2 major cycles. Maximum time is an integral multiple of major cycles.

6. **Time is a function of ED.**

7. **Major cycle time is 250 NS.**

8. **Minor cycle is 50 NS.**

9. **Time is a function of ED.** Full should proceed the data by a minimum of 5 NS (15 NS maximum) to remove the clear on the input data receivers.

10. **PP may disconnect after empty signal of any ED word.** Status request disconnects in this manner.

A. **Channel must be previously inactive.**

B. **Channel remains active until ED sends inactive.**

C. **Channel must be previously inactive.**

---

**Figure 5-8. Data Input Sequence Timing**
Data Output Sequence

The PP sends data (figure 5-9) to the external device as follows.

1. The PP places a function word in the channel register and sets the full flag and the channel active flag. The function signal causes all controllers to sample the word and identify the word as a function code rather than a data word. Connect codes select controllers and modes of operation and clear nonselected controllers. Only selected controllers are connected.

2. The controller sends an inactive signal to the PP, indicating acceptance of the function code. The signal drops the channel active flag, which in turn, drops the full flag and clears the channel register.

3. The PP sets the channel active flag and sends an active signal to the controller, which signals the output equipment that data flow is starting.

4. The PP places a 12-bit data word plus 1 parity bit in the channel register and sets the full flag. Coincidently, the PP sends a word with parity and a full signal to the controller.

5. The controller accepts the word and sends an empty signal to the PP where the signal clears the channel register and drops the full flag.

6. Steps 4 and 5 repeat for each PP word.

7. After the last word is transferred and acknowledged by the controller empty signal, the PP drops the channel active flag and turns off the controller with an inactive signal.
Figure 5-9. Data Output Sequence Timing

Notes:

1. Time is a function of external device (ED). PP recognizes inactive 1 major cycle (or a multiple of major cycles) after function. The PP must previously receive inactive.

2. Time is a function of peripheral processor (PP). Minimum time is 1 minor cycle. Actual time is a function of the PP program.

3. Time is a function of ED.

4. Time is a function of PP. Minimum time is 1 minor cycle. Maximum time is up to 4 minor cycles to allow operation within 1 major cycle.

5. Time is a function of PP. Minimum time is 2 major cycles. Maximum time is an integral multiple of major cycles.

6. Time is a function of ED.

7. Major cycle time is 250 ns.

8. Minor cycle is 50 ns.

A. Channel must be previously inactive.

B. Channel remains active until ED sends inactive.

C. Channel must be previously inactive.
System Console Programming

Keyboard

A PP transmits function code 70208 to request data from the keyboard of the system console. The PP then activates the input channel and inputs one character from the keyboard. This character enters as the lower 6 bits of the word; the upper bits are cleared. There is no status report by the keyboard. Table 5-9 lists the keyboard character codes.

Data Display

Data is displayed within an 8- by 11-inch area of a cathode-ray tube (CRT). The display can be in character mode (alphanumeric) and/or dot mode (graphic). Two presentation areas (left and right) are displayed. Each is made up of 262,144 dot locations arranged in a 512- by 512-dot format. Each dot position is determined by the intersection of X and Y coordinates. The lower left corner dot is octal address X=6000 and Y=7000, and the upper right corner dot is octal address X=6777 and Y=7777. An optional CC 634B system console is available. Refer to the hardware reference manual listed in the preface for additional information regarding this terminal.

Character Mode

In character mode, three sizes are provided. Large characters are arranged in a 32- by 32-dot format with 16 characters per line. Medium characters are arranged in a 16- by 16-dot format with 32 characters per line. Small characters are arranged in an 8- by 8-dot format with 64 characters per line. Table 5-10 lists the display character codes.
Table 5-9. Keyboard Character Codes

<table>
<thead>
<tr>
<th>Character</th>
<th>Code</th>
<th>Character</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>No data</td>
<td>00</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>A</td>
<td>01</td>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>B</td>
<td>02</td>
<td>2</td>
<td>35</td>
</tr>
<tr>
<td>C</td>
<td>03</td>
<td>3</td>
<td>36</td>
</tr>
<tr>
<td>D</td>
<td>04</td>
<td>4</td>
<td>37</td>
</tr>
<tr>
<td>E</td>
<td>05</td>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td>F</td>
<td>06</td>
<td>6</td>
<td>41</td>
</tr>
<tr>
<td>G</td>
<td>07</td>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>I</td>
<td>11</td>
<td>9</td>
<td>44</td>
</tr>
<tr>
<td>J</td>
<td>12</td>
<td>+</td>
<td>45</td>
</tr>
<tr>
<td>K</td>
<td>13</td>
<td>–</td>
<td>46</td>
</tr>
<tr>
<td>L</td>
<td>14</td>
<td>*</td>
<td>47</td>
</tr>
<tr>
<td>M</td>
<td>15</td>
<td>/</td>
<td>50</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>(</td>
<td>51</td>
</tr>
<tr>
<td>O</td>
<td>17</td>
<td>)</td>
<td>52</td>
</tr>
<tr>
<td>P</td>
<td>20</td>
<td>Left blank key</td>
<td>53</td>
</tr>
<tr>
<td>Q</td>
<td>21</td>
<td>–</td>
<td>54</td>
</tr>
<tr>
<td>R</td>
<td>22</td>
<td>Right blank key</td>
<td>55</td>
</tr>
<tr>
<td>S</td>
<td>23</td>
<td>,</td>
<td>56</td>
</tr>
<tr>
<td>T</td>
<td>24</td>
<td>.</td>
<td>57</td>
</tr>
<tr>
<td>U</td>
<td>25</td>
<td>Carriage return</td>
<td>60</td>
</tr>
<tr>
<td>V</td>
<td>26</td>
<td>Backspace</td>
<td>61</td>
</tr>
<tr>
<td>W</td>
<td>27</td>
<td>Space</td>
<td>62</td>
</tr>
<tr>
<td>X</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 5-10. Display Character Codes

<table>
<thead>
<tr>
<th>Character</th>
<th>Code</th>
<th>Character</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>01</td>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>B</td>
<td>02</td>
<td>2</td>
<td>35</td>
</tr>
<tr>
<td>C</td>
<td>03</td>
<td>3</td>
<td>36</td>
</tr>
<tr>
<td>D</td>
<td>04</td>
<td>4</td>
<td>37</td>
</tr>
<tr>
<td>E</td>
<td>05</td>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td>F</td>
<td>06</td>
<td>6</td>
<td>41</td>
</tr>
<tr>
<td>G</td>
<td>07</td>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>I</td>
<td>11</td>
<td>9</td>
<td>44</td>
</tr>
<tr>
<td>J</td>
<td>12</td>
<td>+</td>
<td>45</td>
</tr>
<tr>
<td>K</td>
<td>13</td>
<td>-</td>
<td>46</td>
</tr>
<tr>
<td>L</td>
<td>14</td>
<td>*</td>
<td>47</td>
</tr>
<tr>
<td>M</td>
<td>15</td>
<td>/</td>
<td>50</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>(</td>
<td>51</td>
</tr>
<tr>
<td>O</td>
<td>17</td>
<td>)</td>
<td>52</td>
</tr>
<tr>
<td>P</td>
<td>20</td>
<td>Space</td>
<td>53</td>
</tr>
<tr>
<td>Q</td>
<td>21</td>
<td>=</td>
<td>54</td>
</tr>
<tr>
<td>R</td>
<td>22</td>
<td>Space</td>
<td>55</td>
</tr>
<tr>
<td>S</td>
<td>23</td>
<td>,</td>
<td>56</td>
</tr>
<tr>
<td>T</td>
<td>24</td>
<td>.</td>
<td>57</td>
</tr>
<tr>
<td>U</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Dot Mode

In dot mode, display dots are positioned by the X and Y coordinates. The X coordinates position the dots horizontally. The Y coordinates position the dots vertically and unblank the CRT for each dot. A series of X and Y coordinates form horizontal lines. A single X coordinate and a series of Y coordinates form vertical lines.

Codes

A single function word is transmitted to select the presentation, mode, and character size (character mode only). Figure 5-10 illustrates the function word format. The word following the function word specifies the starting coordinates for the display (for either mode). Figure 5-11 illustrates the coordinate data word. In character mode, the words that follow are display character codes. Figure 5-12 illustrates the character data word.

Figure 5-10. Display Station Output Function Code
When the display operation has started, the controller regulates character spacing on the line. A new coordinate data word must be sent to start each line. If new coordinates are not specified, data is written on the line specified by the active coordinate word, and information already on that line is overwritten. Character sizes can be mixed by sending a new function word and coordinate word for each size change. Spacing on a line can be varied by sending a coordinate word for the character that is to be spaced differently.
Programming Example

The following programming example (figure 5-13) requests an input of one line of data from the system console and displays this data on the CRT as it is being typed.

Programming Timing Considerations

When performing an output operation, the computer must wait at the end of the output for a channel-empty condition to prevent a loss of coordinates or data. A full jump at the end of the output ensures that the channel is empty and the display controller accepts the last word of the output before disconnecting from the channel.
System Console Programming

Figure 5-13. Receive and Display Program Flowchart
Real-Time Clock Programming

Channel 148 is reserved for the real-time clock. This channel, which is always active and full, and may be read at any time. The real-time clock is a 12-bit, free-running counter incrementing at a 1-MHz rate from 0 through 409510.

Two-Port Multiplexer Programming

NOTE

For two-port multiplexer programming, bit numbering within words is 0 through 63 from left to right.

Channel 158 is reserved for communications with one or two external devices through the two-port multiplexer. One port is reserved for maintenance purposes, and the other is reserved for future use. The two-port multiplexer can communicate with all external devices that use EIA standard RS232C serial interface. The multiplexer can accommodate data with odd/even parity, 5 to 8 bits per character and 1 or 2 stop bits. Issuing appropriate function codes sets the format. The rate is switch selectable for each channel for operation between 110 and 9600 baud. These switches are located internally on the two-port multiplexer.
Two-Port Multiplexer Programming

Two-Port Multiplexer Operation

The two-port multiplexer uses the rightmost 12 bits on channel 158. A 12-bit (octal) function word from the PP is translated to specify the following operating conditions.

<table>
<thead>
<tr>
<th>Code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7XX</td>
<td>Terminal select.</td>
</tr>
<tr>
<td>6XX</td>
<td>Terminal deselect.</td>
</tr>
<tr>
<td>00XX</td>
<td>Read status summary.</td>
</tr>
<tr>
<td>01XX</td>
<td>Read terminal data.</td>
</tr>
<tr>
<td>02XX</td>
<td>Write output buffer.</td>
</tr>
<tr>
<td>03XX</td>
<td>Set operation mode to terminal.</td>
</tr>
<tr>
<td>04XX</td>
<td>Set/clear terminal control signal, data terminal ready (DTR).</td>
</tr>
<tr>
<td>05XX</td>
<td>Set/clear terminal control signal, request to send (RTS).</td>
</tr>
<tr>
<td>06XX</td>
<td>Not used.</td>
</tr>
<tr>
<td>07XX</td>
<td>Master clear selected port.</td>
</tr>
</tbody>
</table>

Terminal Select (7XXX)

The PP sends this select code to specify the terminal to which the function codes and data transmissions apply. Code 7000 selects port 0 (for future use), and code 7001 selects port 1 (maintenance console).

Terminal Deselect (6XXX)

The PP sends this code, which deselects the two-port multiplexer from channel 158 so the 16-bit channel is available for inter-PP communications.
Read Status Summary (00XX)

This code permits the PP to input status from the selected terminal. One-word input must follow to read the status response. The response is 12 bits, which are defined as follows.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>52-58</td>
<td>Not used.</td>
</tr>
<tr>
<td>59</td>
<td>Output buffer not full.</td>
</tr>
<tr>
<td>60</td>
<td>Input ready.</td>
</tr>
<tr>
<td>61</td>
<td>Data carrier detect or carrier on.</td>
</tr>
<tr>
<td>62</td>
<td>Data set ready.</td>
</tr>
<tr>
<td>63</td>
<td>Ring indication.</td>
</tr>
</tbody>
</table>

PP Read Terminal Data (01XX)

This code permits the PP to input the terminal data from the selected terminal. Channel 15 must be activated, and a 1-word input must follow to read in the terminal data. The data word is 12 bits, which are defined as follows.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>52</td>
<td>Data set ready.</td>
</tr>
<tr>
<td>53</td>
<td>Data set ready and data carrier detector.</td>
</tr>
<tr>
<td>54</td>
<td>Over run.</td>
</tr>
<tr>
<td>55</td>
<td>Framing or parity error.</td>
</tr>
<tr>
<td>56-63</td>
<td>8-bit data.</td>
</tr>
</tbody>
</table>

Data Set Ready (Bit 52)

When the data set ready signal is active, this bit sets.
Data Set Ready (DSR) and Data Carrier Detector (DCD) (Bit 53)

When both data set ready and data carrier detector signals are active, this bit sets.

Over Run (Bit 54)

When the previously received character is not read by the PP before the present character is transferred to the data holding register, the overrun bit sets.

Framing or Parity Error (Bit 55)

When the received character does not have a valid stop bit (framing error) or when this bit sets, the received character parity does not agree with the select parity (parity error).

Data Character (Bits 56 Through 63)

The lower 8 bits of the input word form the data character. The multiplexer forms this character directly from the Universal Asynchronous Receiver and Transmitter (UART).

PP Write Output Buffer (02XX)

This code prepares the multiplexer for an output operation to the 64-character output buffer memory. Before an output operation can proceed, channel 15 must be activated. The output operation is terminated when the multiplexer receives an inactive signal from the PP or when no more locations are available in the output buffer. In the latter case, an inactive (instead of empty) signal is sent back to the channel, which in turn, terminates the output operations.
Set Operation Mode to the Terminal (03XX)

This code permits the PP to set the terminal operation mode register. A 12-bit function code word from the PP specifies the operation of the terminal. This word is decoded in the function register. Segments of the word define the mode as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>58</td>
<td>Not used.</td>
</tr>
<tr>
<td>59</td>
<td>No parity.</td>
</tr>
</tbody>
</table>

When this bit is set, it eliminates the parity bit from the transmitted and received characters. The stop bit(s) immediately follow the last data bit.

<table>
<thead>
<tr>
<th>Number of stop bits.</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit selects the number of stop bits, 1 or 2, to be appended immediately after the parity bit. When this bit is clear, it inserts 1 stop bit and when set, it inserts 2 stop bits.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number of bits per character.</th>
</tr>
</thead>
<tbody>
<tr>
<td>These 2 bits are internally decoded to select 5, 6, 7, or 8 data bits per character.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 61</th>
<th>Bit 62</th>
<th>Bits Per Character</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Odd/even parity select.</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit selects the type of parity that will be appended immediately after the data bits. It also determines the parity that will be checked on read data.</td>
</tr>
</tbody>
</table>

Set/Clear Data Terminal Ready (04XX)

This code permits the PP to set or clear the terminal control signal, data terminal ready (DTR). When bit 63 is set, DTR is active, and when bit 63 is clear, DTR is inactive.
Two-Port Multiplexer Programming

Set/Clear Request to Send (05XX)

This code permits the PP to set or clear the terminal control signal, request to send (RTS). When bit 63 is set, RTS is active, and when bit 63 is clear, RTS is inactive.

Master Clear (07XX)

This code permits the PP to master clear the selected port including its output buffer memory and UART. The terminal operation mode register and terminal control signals are not cleared.

Programming Considerations

Channel 158 communicates with the terminals connected to the external interface, one at a time. To establish communications between a PP and the terminal, the PP issues a function for select. The function word for select is formed by the least-significant 12 bits, which are sent to channel 158, and specifies the following information.

- A select code to select the multiplexer (7XXX).
- The terminal with which the PP would like to establish communication (7XXX).

When the connect is established, the two-port multiplexer routes all data to the terminal designated by the select code. The multiplexer responds with the inactive signal to acknowledge the receipt of the function code of 7XXX for select; 6XXX for deselect, and 0XXX for operation. Otherwise, the multiplexer ignores the function.
Output Data

The multiplexer accepts a maximum data block length of 64 characters per terminal. During the block data transfer, the multiplexer terminates the output operation either when it receives an inactive signal from the channel or when the output buffer is full. When the output buffer is full, the multiplexer sends back an inactive signal instead of an empty signal to the channel on the last output word. The signal indicates the output buffer accepts the last output word and it cannot receive anymore data from the PP. The multiplexer does not allow output to a full buffer. The multiplexer sends back an inactive signal to deactivate channel 15, after the multiplexer decodes the previous function code, which is 02XX (PP write output buffer), and receives an activate signal from the PP.

Input Data

The multiplexer does not store the input data from the terminal. A lost data condition exists if the PP does not input the previous data before the new data arrives from the terminal. The multiplexer allows input from an empty input buffer.

Request to Send and Data Terminal Ready

The hardware brings up request to send and data terminal ready automatically under the following conditions regardless of the software RTS and DTR bits.

- Data in the UART output register.
- Data in the FIFO output register.

When no data is in the FIFO or UART, the software bit determines RTS and DTR.
NOTE

Maintenance registers are numbered 0 through 63 from left to right.

Maintenance Channel

A PP in the IOU can perform any or all of the following operations through the maintenance channel (MCH) to each system element, such as the CP, IOU, and CM.

- Initializing registers, controls, and memories.
- Monitoring and recording error information.
- Verifying error-detection and correction hardware.

The maintenance channel consists of the maintenance channel interface on channel 17, a maintenance channel interface in each system element, and a set of interconnecting cables.

The IOU maintenance channel interface contains a selector that connects to one of up to seven system elements. The IOU is element 0, and its maintenance access control is internally connected to the selector. All other system elements are assigned arbitrary element numbers. A single cable connects each maintenance access control to the selector. This arrangement results in a radial connection that allows any system element to be shut down or removed without affecting communication with the other elements.
MCH Function Words

The MCH function word consists of the connect, opcode, and type fields, which are used as described in the next three paragraphs and tables 5-11 and 5-12.

The connect field specifies the unit to which the MCH is connected (CP, CM, or IOU), controlling selection within the IOU only. The unit remains connected until another connect code selects a different unit. Connect codes 108 to 178 leave the MCH unconnected; in this state, the interface can be used for PP to PP communications.

The OPCODE field controls the unit selected by the connect code, preparing the unit for a coming read/write/echo operation or causing the unit to halt, start, clear, or deadstart.

The use of the TYPE field depends on the connected unit. When the CP is the connected unit, type codes 1 through 7 specify the data type in the operation to be performed. Also, for the CP, type code 0 specifies that the internal address of the CP register to be connected is specified in a control word, which is sent as 2 data words immediately following the function word. When IOU is the connected unit, type codes 0 through 7 specify the starting byte number for read/write operations. The exceptions are reading the options installed and element identifier registers. CM uses A\textsubscript{16} to access the maintenance registers.
### Table 5-11. Bit Assignments for MCH Function Word to CP and CM

<table>
<thead>
<tr>
<th>Field</th>
<th>MCH Function Word to CP and CM</th>
</tr>
</thead>
<tbody>
<tr>
<td>TYPE (bits 0-3)</td>
<td>Code 0&lt;sub&gt;16&lt;/sub&gt; = CP and CP registers.</td>
</tr>
<tr>
<td></td>
<td>OPCODE (bits 4-7) Code 0&lt;sub&gt;16&lt;/sub&gt; = Halt processor.</td>
</tr>
<tr>
<td></td>
<td>1&lt;sub&gt;16&lt;/sub&gt; = Start processor.</td>
</tr>
<tr>
<td></td>
<td>4&lt;sub&gt;16&lt;/sub&gt; = Prepare for read.</td>
</tr>
<tr>
<td></td>
<td>5&lt;sub&gt;16&lt;/sub&gt; = Prepare for write.</td>
</tr>
<tr>
<td></td>
<td>6&lt;sub&gt;16&lt;/sub&gt; = Master clear.</td>
</tr>
<tr>
<td></td>
<td>7&lt;sub&gt;16&lt;/sub&gt; = Clear errors.</td>
</tr>
<tr>
<td>TYPE (bits 0-3)</td>
<td>Code 1&lt;sub&gt;16&lt;/sub&gt; = Control store memory.</td>
</tr>
<tr>
<td></td>
<td>OPCODE (bits 4-7) Code 4&lt;sub&gt;16&lt;/sub&gt; = Prepare for read.</td>
</tr>
<tr>
<td></td>
<td>5&lt;sub&gt;16&lt;/sub&gt; = Prepare for write.</td>
</tr>
<tr>
<td>TYPE (bits 0-3)</td>
<td>Code 3&lt;sub&gt;-7&lt;/sub&gt;16 = Internal memories.</td>
</tr>
<tr>
<td></td>
<td>OPCODE (bits 4-7) Code 4&lt;sub&gt;16&lt;/sub&gt; = Prepare for read.</td>
</tr>
<tr>
<td></td>
<td>5&lt;sub&gt;16&lt;/sub&gt; = Prepare to write.</td>
</tr>
<tr>
<td>TYPE (bits 0-3)</td>
<td>Code A&lt;sub&gt;16&lt;/sub&gt; = CM and CM registers.</td>
</tr>
<tr>
<td></td>
<td>OPCODE (bits 4-7) Code 4&lt;sub&gt;16&lt;/sub&gt; = Prepare for read.</td>
</tr>
<tr>
<td></td>
<td>5&lt;sub&gt;16&lt;/sub&gt; = Prepare for write.</td>
</tr>
<tr>
<td></td>
<td>6&lt;sub&gt;16&lt;/sub&gt; = Master clear.</td>
</tr>
<tr>
<td></td>
<td>7&lt;sub&gt;16&lt;/sub&gt; = Clear errors.</td>
</tr>
</tbody>
</table>

### Table 5-12. Bit Assignments for MCH Function Word to IOU

<table>
<thead>
<tr>
<th>Field</th>
<th>MCH Function Word to IOU</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONNECT (bits 8-11)</td>
<td>Code 0&lt;sub&gt;16&lt;/sub&gt; = Connect IOU maintenance registers.</td>
</tr>
<tr>
<td></td>
<td>OPCODE (bits 4-7) Code 4&lt;sub&gt;16&lt;/sub&gt; = Prepare for read (control word required).</td>
</tr>
<tr>
<td></td>
<td>5&lt;sub&gt;16&lt;/sub&gt; = Prepare for write (control word required).</td>
</tr>
<tr>
<td></td>
<td>6&lt;sub&gt;16&lt;/sub&gt; = Master clear.</td>
</tr>
<tr>
<td></td>
<td>7&lt;sub&gt;16&lt;/sub&gt; = Clear fault status registers.</td>
</tr>
<tr>
<td></td>
<td>C&lt;sub&gt;16&lt;/sub&gt; = Read IOU status summary (reads 1 byte, control word not required).</td>
</tr>
<tr>
<td>TYPE (bits 0-3)</td>
<td>Codes 0&lt;sub&gt;-7&lt;/sub&gt;16 = IOU registers are read circularly (byte 0 follows byte 7) from the byte specified by the TYPE field.</td>
</tr>
</tbody>
</table>
MCH Control Words

Some function words must be followed by two 8-bit control words, which specify the internal address of the register to be accessed. This is accomplished by transmitting two PP words where the rightmost 8 bits in each word are used. Control words are required for the following.

- Function words to CP with opcodes 4/5.
- Function words to CM and IOU with opcodes 4/5.
- Function words to CP, CM, and IOU with opcode 8 (echo).

Refer to tables 5-13 through 5-15 for CP, CM, and IOU internal address assignments.

MCH Programming for Halt/Start (Opcode 0/1)

These operations consist of the output of a function word. A halt opcode halts the processor without damaging the process being executed, including the integrity of the interunit communication of the halted processor such as CDC CYBER 170 exchange request communication, central memory communications, and the process state. If the process is subsequently restarted without performing any other MCH operations or after performing read/write with certain precautions, the process continues without damage.

MCH Clear LED (Opcode 3)

This operation clears all LEDs associated with pak errors and is intended, but not required, for use at system initialization. For maintenance reasons, this operation can also clear LEDs without initializing and master-clearing.
MCH Programming for Read/Write (Opcode 4/5)

Refer to Programming for PP Data Input/Output in this chapter for a more complete procedure. In general terms, proceed as follows:

1. Issue the function with opcode 4/5.
2. Output the first control word.
3. Verify the error flag is clear.
4. Output the second control word.
5. Verify the error flag is clear.
6. Input/output the required number of data words.
7. Verify the error flag is clear.

Reading a nonexistent register returns all 0's. Writing to a read-only register or to a nonexistent register does not alter any register. Most registers are read/write as 64-bit (8-byte) registers, requiring the input/output of 8 MCH data words. Most registers that are physically smaller than 8 bytes are right-justified with zero-fill. Exceptions are as follows:

- Reading a status summary register repeats the status information in each byte.
- The IOU may disconnect the MCH without affecting subsequent MCH operations in the following cases:
  - After reading 1 to 8 bytes from any maintenance register.
  - After writing 1 byte to a corrected error log register.
  - After writing 1 byte to an uncorrected error log register.

The following MCH operations on CP registers can be performed with the CP running or halted.

- Read CP status summary register.
- Read CP fault status register.
- Read CP corrected error log registers.
- Read CP options installed registers.
- Read CP element identifier register.
- Read/write CP dependent environmental control register.
- Read/write test mode control registers.
- Clear errors.

To read/write other CP-registers, the CP must be running since these registers are accessed by microcode. Refer to the Maintenance Register Codes Booklet listed in the preface for register bit assignments.
MCH Programming for Master Clear/Clear Errors (Opcode 6/7)

These operations consist of the output of a single function word. The master clear immediately and arbitrarily clears the connected unit without regard to possible information loss. Clear errors clears the error indicators in the connected unit. To avoid loss of error information while the errors are cleared, the unit concerned should be halted.

MCH Echo (Opcode 8)

This operation checks the data path between the MCH and the IOU MAC. Following the operation MCH is activated and 2 bytes are sent to IOU MAC. IOU ignores the first byte and latches the second byte in the Address Holding Register in any data pattern. MCH is deactivated after the second byte is accepted in IOU MAC, and the channel is activated followed by an input sequence. IOU MAC sends data (contents of Address Holding Register) upon receiving the Active signal and subsequent Empty signals. There is no restriction on the number of data words read.

MCH Programming for Read IOU Status Summary (Opcode C, IOU Only)

This operation is an alternative, faster means of reading the IOU status summary register.

1. Issue function with opcode C.
2. Input status summary byte.
Table 5-13. CP Internal Address Assignments

<table>
<thead>
<tr>
<th>Hex</th>
<th>Octal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>000</td>
<td>R</td>
<td>Status summary register.</td>
</tr>
<tr>
<td>10</td>
<td>020</td>
<td>R</td>
<td>Element identifier register.</td>
</tr>
<tr>
<td>30</td>
<td>060</td>
<td>R</td>
<td>Dependent environment control register.</td>
</tr>
<tr>
<td>42</td>
<td>082</td>
<td>R</td>
<td>Monitor condition register.</td>
</tr>
<tr>
<td>80-89</td>
<td>200-211</td>
<td>R</td>
<td>Processor fault status registers 1 through 9.</td>
</tr>
</tbody>
</table>

Notes:

(1) The internal address is the second byte of two 8-bit control words, which must be supplied after a function word output with OPCODE = 4/5. The first byte is discarded.

(2) R = read, W = write.

(3) A = always accessible, M = microcode accessible.

Table 5-14. CM Internal Address Assignments

<table>
<thead>
<tr>
<th>Hex</th>
<th>Octal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>000</td>
<td>R</td>
<td>Status summary register.</td>
</tr>
<tr>
<td>10</td>
<td>020</td>
<td>R</td>
<td>Element identifier register.</td>
</tr>
<tr>
<td>12</td>
<td>022</td>
<td>R</td>
<td>Options installed register.</td>
</tr>
<tr>
<td>A0</td>
<td>240</td>
<td>R/W</td>
<td>Corrected error log register.</td>
</tr>
<tr>
<td>A4</td>
<td>244</td>
<td>R/W</td>
<td>Uncorrected error log 1 register.</td>
</tr>
<tr>
<td>A8</td>
<td>250</td>
<td>R/W</td>
<td>Uncorrected error log 2 register.</td>
</tr>
</tbody>
</table>

Notes:

(1) The internal address is the second byte of two 8-bit control words, which must be issued after a function word output with OPCODE = 4/5. The first byte is discarded.

(2) R = read, W = write.
Table 5-15. IOU Internal Address Assignments

<table>
<thead>
<tr>
<th>Internal Address (1)</th>
<th>Hex</th>
<th>Octal</th>
<th>Type (2)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00</td>
<td>000</td>
<td>R</td>
<td>Status summary register.</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>020</td>
<td>R</td>
<td>Element identifier register.</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>022</td>
<td>R</td>
<td>Options installed register.</td>
</tr>
<tr>
<td></td>
<td>18</td>
<td>030</td>
<td>R/W</td>
<td>Fault status mask register.</td>
</tr>
<tr>
<td></td>
<td>40</td>
<td>100</td>
<td>R</td>
<td>Status register.</td>
</tr>
<tr>
<td></td>
<td>80</td>
<td>200</td>
<td>R/W</td>
<td>Fault status 1 register.</td>
</tr>
<tr>
<td></td>
<td>81</td>
<td>201</td>
<td>R/W</td>
<td>Fault status 2 register.</td>
</tr>
<tr>
<td></td>
<td>A0</td>
<td>240</td>
<td>R/W</td>
<td>Test mode.</td>
</tr>
</tbody>
</table>

Notes:

(1) The internal address is the second byte of two 8-bit control words, which must be issued after a function word output with OPCODE = 4/5. The first byte is discarded.

(2) R = read, W = write.
Appendix
Glossary

A
ADU Assembly-disassembly unit
AOR Address out of range

C
CEL Corrected error log
CIF CMU interrupted flag
CIO Concurrent input/output
CM Central memory
CMU Compare/move unit
CP Central processor
CRT Cathode-ray tube
CTI Common Test and Initialization

D
DMA Direct-memory access
DSC Display station
DTR Data terminal ready

E
ECC Error correction code
ECL Emitter-coupled logic
EDS Extended deadstart
EIA Electronic Industries Association
EM, EMS Exit mode selection
EC Exit condition code field at (RAC)
Glossary

F
- FIFO: First in, first out
- FLC: Field length, central memory
- FLE: Field length, extended memory

H
- HIVS: Hardware Initialization and Verification Software

I
- ILH: Instruction lookahead hardware
- I/O: Input/output
- IOU: Input/output unit
- IPI: Intelligent peripheral interface
- ISI: Intelligent standard interface

M
- MA: Monitor address
- MCH: Maintenance channel
- MF: Monitor flag
- MOS: Metal oxide semiconductor
- MUX: Multiplexer, selector

N
- NIO: Nonconcurrent input/output

O
- OS: Operating system
<table>
<thead>
<tr>
<th>Glossary</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>P</strong></td>
</tr>
<tr>
<td>PE</td>
</tr>
<tr>
<td>PP</td>
</tr>
<tr>
<td>PPM</td>
</tr>
<tr>
<td><strong>R</strong></td>
</tr>
<tr>
<td>RAC</td>
</tr>
<tr>
<td>RAE</td>
</tr>
<tr>
<td>RAM</td>
</tr>
<tr>
<td>RNI</td>
</tr>
<tr>
<td>ROM</td>
</tr>
<tr>
<td>RTS</td>
</tr>
<tr>
<td><strong>S</strong></td>
</tr>
<tr>
<td>SECDED</td>
</tr>
<tr>
<td><strong>U</strong></td>
</tr>
<tr>
<td>UART</td>
</tr>
<tr>
<td>UEM</td>
</tr>
</tbody>
</table>
Index

A

A register 2-11,25
Access and cycle times 2-17
Activate instruction 4-97
Add instruction 4-72,73
Addition and subtraction 5-12
Address out of range error 2-12
Address registers, see A registers
Addressing section in CP 1-8
Addressing mode
  Expanded 5-24
  Standard 5-24
Addressing section 2-15

B

B register 2-11
Bank select 2-17
Barrel and PP reconfiguration example (RP=0) 3-12
Barrel and PP reconfiguration example (RP=2) 3-13
Barrel and slot 2-23
Barrel numbering table 3-9
Bit numbering 5
Block copy flag 2-13
Block copy from UEM to CM instruction 4-16,17
Block copy instruction 2-7
Block copy instructions 2-13; 5-24
Block copy sequence 2-7
Boolean sequence 2-2
Bounds register 2-16,21
Branch instruction 2-8
Branch to K instruction 4-10,11,12,13,14

C

Cache memory 2-15
Cache Memory 1-8
Cathode ray tube, see CRT
CC634 system console 2-23
Central exchange jump instruction 2-8; 4-40
Central memory control, see CMC 1-8
Central memory, see CM
Central processor, see CP 1-3
Central read from instruction 4-89

Central read words from instruction 4-90
Central write to instruction 4-91
Central write words to instruction 4-92
Channel active/inactive flag 5-31
Channel control flag 5-30
Channel, I/O, see IOU
Channel, maintenance, see maintenance channel
Channel marker flag instructions 5-32
Channel operation
  Channel active/inactive flag 5-31
  Channel control flag 5-30
  Channel marker flag instructions 5-32
  Channel transfer timing 5-32
  Error flag instructions 5-32
  Register full/empty flag 5-31
  Channel transfer timing 5-32
Character data word 5-41
Character mode 5-38
Characteristics
  CM 1-4
  CP 1-3
  Functional 1-2
  IOU 1-5
  Physical 1-1
Chassis configuration
  Dual CP 1-2
  Single CP 1-2
Chip address 2-17
Chip select 2-17
CIO 1-11; 2-22,27
Clear channel flag instruction 4-94
CM 4-17
Access and cycle times 2-17
Address format 2-16
Address formation 2-13
Addressing mode 5-24
Bank select 2-17
Block copy instructions 5-24
Bounds register 2-21
Characteristics 1-4
Chip address 2-17
Chip select 2-17
Column address select 2-17
Configuration switches 3-3
Direct read/write instructions 5-24
Extended, see UEM
Functional descriptions 2-16
Internal address assignments 5-58
Layout 2-21
Major system component descriptions 1-9
Ports and priorities 2-18
Programming 5-22
Quadrant select 2-17
Queuing buffer 1-9
Reconfiguration 2-21; 3-5
Reference address register, see RAC register
Row address select 2-17
SECDED 2-19
UEM 1-9
CM access 2-28
CM configuration switches 3-3
CM controls 3-3
CM internal address assignments 5-58
CM map 5-24
CM read/write instructions
PP CM read instructions 5-27
PP CM write instructions 5-27
CM reconfiguration 3-5
CMC 2-15
CMU instructions, see compare/move instruction sequence
CMU interrupted flag 2-13
Codes 5-41
Column address select 2-17
Compare collated
Compare/move arithmetic 5-13
Compare collated instruction 2-6, 4-44
Compare/move arithmetic
Compare collated 5-13
Compare uncollated 5-13
Move direct 5-13
Move indirect 5-13
Compare/move instruction sequence 2-6
Compare uncollated
Compare/move arithmetic 5-13
Compare uncollated instruction 2-6
Conditional Software errors 5-21
Configuration, mainframe 1-1
Configuration switches
CM 3-3
Configuration switches, CM 3-1
Continue if instruction 4-10, 11, 12
Control checks 3-7
Controls and indicators 3-1
CP
Addressing section 1-8; 2-15
Cache memory 2-15
Characteristics 1-3
CMC 1-8; 2-15
Execution section 2-15
Functional descriptions 2-1
Instruction descriptions 4-1, 5
Instruction designators 4-3
Instruction formats 4-1
Instruction section 1-6; 2-1
Internal address assignments 5-58
Major system component descriptions 1-6
Operating modes 4-4
Operating Registers 1-7
Programming 5-1
Registers 2-9
Support Registers 1-7
CP Programming
Compare/move arithmetic 5-13
CYBER 170 exchange jump 5-1
Error response 5-14
Executive state 5-4
Fixed-point arithmetic 5-12
Floating-point arithmetic 5-4
Instruction lookahead purge control 5-13
Integer arithmetic 5-13
CRT 2-27
CYBER 170 exchange jump 2-14; 5-1, 3
CYBER 170 exchange package 2-22; 4-62; 5-1, 3, 14
CYBER 170 exchange package address 5-2
CYBER 170 exchange request 2-22
CYBER 170 job mode 5-1, 15, 21
CYBER 170 monitor flag 5-1
CYBER 170 monitor flag clear 2-14
CYBER 170 monitor mode 5-1, 15, 21
Cl register 2-6
C2 register 2-6

D
Data character (bits 56 - 63) 5-48
Data display
Character mode 5-38
Codes 5-41
Dot mode 5-38
Data input sequence 5-34
Data output sequence 5-36
Data set ready (bit 52) 5-47
Data set ready (DSR) and data carrier detector (DCD) (bit 53) 5-48
DCD, see Data set ready (DSR) and data carrier detector
Deactivate instruction 4-98
Deadstart 2-23
Display operator entries and functions 3-4
Displays and controls 3-1
Initial display 3-2
Options display 3-4
Sequences 3-8
Switches 3-1
Description, major system component 1-6
Direct read/write instruction sequence 2-7
Direct read/write instructions
  CM 5-24
  Direct read/write instructions
  UEM 5-24
Direct 12-bit address 5-26
Direct 18-bit operand 5-25
Direct 6-bit address 5-26
Direct 6-bit operand 5-25
Display character codes 5-38
Display station controller (DSC) 2-27
DMA 1-11; 2-22,27
Dot mode 5-41
Double-precision results 5-11
DSC 2-27
DSC, see Display station controller
DSR, see Data set ready
DTR, see Set/Clear data terminal ready

E

ECL 1-2
EM register 2-12; 5-3
EMC 5-14,15,16,17,18
Emitter coupled logic, see ECL
EMS bits, see Exit mode selection bits
Error exit instruction 2-8
Error exit to MA instruction 4-61
Error flag instructions 5-32
Error response 5-14
  Conditional software errors 5-21
  Hardware errors 5-21
  Illegal instructions 5-14
  Software errors 5-21
Exchange jump instruction 4-101
Exchange jump, see CYBER 170 exchange jump
Exchange package, see CYBER 170 exchange package request
Exchange sequence, see CYBER 170 exchange sequence request
Execution section 1-8; 2-15
Execution timing 4-102
Executive state 5-4
Exit mode register, see EM register
Exit mode selection bits 5-14
Expanded addressing mode 5-24
Expanded addressing select flag 2-13
Extended purge control, see instruction lookahead purge control

Field length for CM register, see FLC register
Field length for UEM register, see FLE register
Final instruction 4-18,20
Fixed-point arithmetic
  Addition and subtraction 5-12
  Integer divide 5-12
  Integer multiplication 5-12
Flag registers 2-13
FLC register 2-12,21; 5-3
FLE register 2-14,21
Floating-add instruction sequence 2-4
Floating difference instruction 2-4; 4-29
Floating divide instruction 2-4; 4-35
Floating divide instruction sequence 2-4
Floating double-precision difference instruction 2-4; 4-30
Floating double-precision product instruction 2-4; 4-34
Floating double-precision sum instruction 2-4; 4-28
Floating-multiply instruction sequence 2-4
Floating-point arithmetic
  Double-precision results 5-11
  Format 5-4
  Indefinite 5-7
  Nonstandard operands 5-8
  Normalized numbers 5-10
  Overflow 5-7
  Packing 5-5
  Rounding 5-10
  Underflow 5-7
Floating product instruction 2-4; 4-32
Floating sum instruction 2-4; 4-27
Form mask instruction 2-3; 4-63
Format 5-4
Framing or parity error (bit 55) 5-48
Function instruction 4-99
Functional Characteristics 1-2
Functional descriptions
  CM 2-16
  CP 2-1
  IOU 2-22

G

Glossary A-1

H

Hardware errors 5-21
Index

I/O channel communications 5-28
I/O transfers
  Data input sequence 5-34
  Data output sequence 5-36
ILH, see Instruction lookahead
Illegal instruction 5-20
Increment sequence instruction 2-5
Indefinite 5-7
Indefinite operand error 2-12
Index registers, see B register
Indirect 6-bit address 5-26
Infinite operand error 2-12
Initial instruction 4-18,20
Initialization 2-1
Input data 5-51
Input instruction 4-95
Input/output channel, see I/O channel communications
Input/output unit, see IOU
Instruction
  Increment sequence 2-5
Instruction control sequences
  Block copy sequence 2-7
  Boolean sequence 2-2
  Compare/move sequence 2-6
  CYBER 170 exchange sequence 2-7
  Direct read/write sequence 2-7
  Floating-add sequence 2-4
  Floating divide sequence 2-4
  Floating-multiply sequence 2-4
  Increment sequence 2-5
  Normal jump sequence 2-8
  Population count 2-4
  Return jump sequence 2-8
  Shift sequence 2-3
Instruction descriptions
  CP 4-1,5
Instruction designators, CP 4-3
Instruction execution timing 4-102
Instruction formats
  CP 4-1
Instruction lookahead 2-1
  Purge control 5-14
Instruction lookahead purge control 2-13; 5-14
Instruction lookahead purge flag 2-13
Instruction prefetch, see Instruction lookahead
Instruction section 2-1
  CP 1-6
  Instruction control sequences 2-2
  Instruction lookahead 2-1
  Maintenance access control 2-1
Instruction word designators, CP 4-3

Instruction word format, CP 4-1
Instructions
  Activate 4-97
  Add 4-72,73
  Block copy 2-7
  Block copy from CM to UEM 4-17
  Block copy from UEM to CM 4-16
  Branch 2-8
  Branch to K 4-10,11,12,13,14
  Central exchange jump 2-8; 4-40
  Central read from 4-89
  Central read words from 4-90
  Central write to 4-91
  Central write words to 4-92
  Clear channel flag 4-94
  Compare collated 2-6; 4-44
  Compare uncollated 2-6
  Continue if 4-10,11,12
  Deactivate 4-98
  Error exit 2-8
  Error exit to MA 4-61
  Exchange jump 4-101
  Final 4-18,20
  Floating difference 2-4; 4-29
  Floating divide 2-4; 4-35
  Floating double-precision difference 2-4; 4-30
  Floating double-precision product 2-4; 4-34
  Floating double-precision sum 2-4; 4-28
  Floating product 2-4; 4-32
  Floating sum 2-4; 4-27
  Form mask 2-3; 4-63
  Function 4-99
  Illegal 5-20
  Initial 4-18,20
  Input 4-95
  Integer difference 4-8
  Integer sum 4-8
  Jump 2-8; 4-87,88
  Jump to B 4-38
  Jump to K 4-10,11,12,13
  Left shift 2-3; 4-18,19
  Left shift nominally 2-3
  Load 4-69,70
  Load complement 4-69
  Load R register 4-69
  Logical difference 2-2; 4-23,76,77
  Logical difference of X with complement of X 4-24
  Logical product 2-2; 4-24,25,78
  Logical sum 2-2; 4-22
  Logical sum of X with complement of X 4-23
  Long-add 2-6
  Long jump 4-83
Lookahead 2-1
Minus jump 4-86
Monitor exchange jump 4-40, 101
Monitor exchange jump to MA 4-101
Move direct 2-6; 4-43
Move indirect 2-6; 4-43
Nonzero jump 4-85
Normalize 2-3; 4-58
Normalize operations 2-3

Instructions
Output 4-96
Pack 2-3; 4-6
Pass 4-60, 100
Plus jump 4-86
Population count 2-4; 4-64
Read CM 2-7; 4-57
Read free running counter 4-64
Read one word 4-62
Replace add 4-80, 81
Replace add one 4-80, 81
Replace subtract one 4-82
Return jump 2-8; 4-37, 84
Right shift 2-3; 4-20, 21
Right shift nominally 2-3
Round floating difference 2-4; 4-31
Round floating divide 2-4; 4-36
Round floating product 2-4; 4-33
Round floating sum 2-4; 4-28
Round normalize 2-3; 4-59
Selective clear 4-75
Set A 4-47, 48, 49, 50
Set Ai 4-51, 52, 53
Set Bi 4-51, 52, 53
Set Xi 4-54, 55, 56
Shift 4-75
Store 4-71
Store R register 4-71
Subtract 4-74
Test and set flag 4-94
Transmissive operation 2-2
Transmit 2-2
Transmit complement 2-2
Transmit complement of 4-41
Transmit X 4-41
Unconditional jump 4-84
Unpack 2-3; 4-7
Write CM 4-57
Write into CM 2-7
Write one word 4-62
Write one word to UEM 2-7
Zero jump 4-85

Instructions, CP (see also inside front cover)
Block copy from CM 4-17; 5-24
Block copy from UEM 4-16; 5-24
Branch 4-10, 11, 12, 13, 14
Central exchange jump 4-40
Compare collated 4-44; 5-13
Compare uncollated 4-45; 5-13
Direct read/write of CM 5-25
Direct read/write of UEM 5-25
Error exit 4-61
Final 4-18, 20
Fixed point addition 5-10
Floating difference 4-29
Floating divide 4-35
Floating double-precision difference 4-30
Floating double-precision product 4-34
Floating double-precision sum 4-28
Floating point 5-10
Floating product 4-32
Floating sum 4-27
Form mask 4-63
Increment 5-12
Initial 4-18, 20
Integer difference 4-8
Integer divide 5-12, 13
Integer multiplication 5-12, 13
Integer sum 4-8
Jump 4-38
Left shift 4-18, 19
Logical difference 4-24
Logical product 4-25
Logical sum 4-23
Move direct 4-43; 5-13
Move indirect 4-43; 5-13
Normalize 4-58; 5-12, 13
Pack 4-6
Packing 5-12
Pass 4-60
Population count 4-64
Read free running counter 4-64
Read one word 4-62
Read word from CM 4-57; 5-27
Return jump 4-37
Right shift 4-20, 21
Round floating difference 4-31
Round floating divide 4-36
Round floating product 4-43
Round floating sum 4-28
Round normalize 4-59
Rounding 5-10
Set A 4-47, 48, 49, 50
Set Bi 4-51, 52, 53
Set Xi 4-54, 55, 56
Transmit complement 4-41
Transmit word 4-41
Unpack 4-7
Unpacking 5-12
Write one word 4-62
Write word to CM 5-27
Write X into CM 4-57
Activate channel 4-97
Add 4-72,73
Central read 4-89,90
Central write 4-91,92
Channel flag 4-30
Clear channel flag 4-94
CM read 5-27
Deactivate channel 4-98
Error flag 5-30

Instructions, PP (see also inside front cover)
Exchange jump 4-101
Function on channel 4-99
Input from channel 4-95
Jump if channel active 4-87
Jump if channel empty 4-88
Jump if channel error flag clear 4-88
Jump if channel error flag set 4-88
Jump if channel flag 4-94
Jump if channel full 4-87
Jump if channel inactive 4-87
Load 4-69,70
Load complement 4-69
Load/store R register 5-27
Logical difference 4-75,76,77
Logical product 4-78
Long jump 4-83
Minus jump 4-86
Monitor exchange jump 4-101
Monitor exchange jump to MA 4-101
Nonzero jump 4-85
Output from channel 4-96
Pass 4-100
Plus jump 4-86
Replace add 4-80,81
Replace add one 4-80,81
Replace subtract one 4-82
Return jump 4-84
Select clear 4-75
Store 4-71
Store R register 5-27
Subtract 4-74
Unconditional jump 4-84
Zero jump 4-85

Integer arithmetic
Integer divide 5-13
Integer multiplication 5-13
Integer difference instruction 4-8
Integer divide 5-12,13
Integer multiplication 5-12,13
Integer sum instruction 4-8
Inter PP communications 5-28
Introduction 1-1

Characteristics 1-5
CM access 2-28
Functional descriptions 2-22
I/O channels 2-27
Internal address assignments 5-59
Maintenance channel 2-28
Major system component descriptions 1-11
Peripheral processor (PP) 2-22
Peripheral processors, see PPs
Real-time clock 2-27
Reconfiguration 3-9
Two-port multiplexer 2-28

ISI 2-22,27

J
Job mode, see CYBER 170 job mode
Jump instruction 2-8; 4-87,88
Jump to B instruction 4-38
Jump to K instruction 4-10,11,12,13

K
K Register 2-26
Keyboard 5-38
Keyboard character codes 5-38
K1 register 2-6
K2 register 2-6

L
L register 2-6
Large scale integration, see LSI 1-2
Left shift instruction 2-3; 4-18,19
Left shift nominally instruction 2-3
Load complement instruction 4-69
Load instruction 4-69,70
Load R register instruction 4-69
Logical difference instruction 2-2;
4-23,76,77
Logical difference of X with complement
of X instruction 4-24
Logical product instruction 2-2; 4-24,25,78
Logical sum instruction 2-2; 4-22
Logical sum of X with complement of
X instruction 4-23
Long-add instruction 2-6
Long jump instruction 4-83
Lookahead purge control 5-13
LSI 1-1

Index-6
Index

M
MA register 2-14
MAC, see Maintenance access control
Mainframe configuration 1-1
Maintenance access control 2-1
Maintenance configuration 1-1
Maintenance channel 2-28; 5-52
Maintenance channel generator 2-16
Maintenance channel programming 2-21
Maintenance channel 5-52
MCH control words 5-55
MCH function words 5-53
Major system component descriptions
CM 1-9
CP 1-6
IOU 1-11
System console 1-11
Master clear (07XX) 5-50
MCH clear LED (Opcode 3) 5-55
MCH control words 5-55
MCH clear LED (Opcode 3) 5-55
MCH echo (Opcode 8) 5-57
MCH programming for halt/start
(Opcode 0/1) 5-55
MCH programming for master clear/clear errors
(Opcode 6/7) 5-57
MCH programming for read IOU status summary
(Opcode C, IOU only) 5-57
MCH programming for read/write
(Opcode 4/5) 5-56
MCH echo (Opcode 8) 5-57
MCH function words 5-53
MCH programming for halt/start
(Opcode 0/1) 5-55
MCH programming for master clear/clear errors
(Opcode 6/7) 5-57
MCH programming for read IOU status summary
(Opcode C, IOU only) 5-57
MCH programming for read/write
(Opcode 4/5) 5-56
MCH, see Maintenance channel
Memory, see CM
MF, see CYBER 170 monitor flag
Minus jump instruction 4-86
Monitor address register, see MA register
Monitor exchange jump instruction 4-40, 101
Monitor exchange jump to MA instruction 4-101
Monitor flag, see CYBER 170 monitor flag
Monitor mode, see CYBER 170 monitor mode
Move direct
Compare/move arithmetic 5-13
Move direct instruction 2-6; 4-43
Move indirect
Compare/move arithmetic 5-13
Move indirect instruction 2-6; 4-43

N
NIO 1-11; 2-22, 27
Nonstandard operands 5-8
Nonzero jump instruction 4-85
Normal jump instruction sequence 2-8
Normalize instruction 2-3; 4-38
Normalized numbers 5-10

O
Operand registers, see X register
Operating instructions, see X register
Operating modes
CP 4-4
Operating procedures 3-7
Operating Registers
A 2-11
B 2-11
X 2-9
Output data 5-51
Output instruction 4-96
Over run (bit 54) 5-48
Overflow 5-7

P
P register 2-11, 13, 25; 5-3
Pack instruction 2-3; 4-6
Packing 5-5
Pass instruction 4-60, 100
Peripheral processor (PP) 2-22
Peripheral processors, see PPs
Physical characteristics 1-1
Plus jump instruction 4-86
Population count instruction 2-4; 4-64
Port bounds register, see CM, Bounds register
Ports and priorities 2-18
Power-on and power-off procedures 3-7
PP 2-22
PP and barrel reconfiguration example
(RP=0) 3-12
PP and barrel reconfiguration example
(RP=2) 3-13
PP CH read instructions 5-27
PP CH write instructions 5-27
PP data format 4-67
PP instruction descriptions 4-68
PP instruction formats 4-66
PP instructions
PP data format 4-67
PP instruction descriptions 4-68
PP instruction formats 4-66

60463560 B

Index-7
Index

PP relocation register format 4-68
PP memory 2-27
PP memory addressing by PPs
  Direct 12-bit address 5-26
  Direct 18-bit operand 5-25
  Direct 6-bit address 5-26
  Direct 6-bit operand 5-25
  Indirect 6-bit address 5-26
PP numbering 2-26
PP programming 5-25
  Channel operation 5-30
  CM addressing by PPs 5-25
  CM read/write instructions 5-27
  I/O channel communications 5-28
  I/O transfers 5-34
  Inter PP communications 5-28
  PP memory addressing by PPs 5-25
  PP programming timing considerations 5-30
PP read terminal data (O1XX)
  Data character (bits 56 - 63) 5-48
  Data set ready (bit 52) 5-47
  Data set ready (DSR) and data carrier detector (DCD) (bit 53) 5-48
  Framing or parity error (bit 55) 5-48
  Over run (bit 54) 5-48
PP registers
  A 2-25
  K 2-26
  P 2-25
  Q 2-26
  R 2-25
PP relocation register format 4-68
PP write output buffer (02XX) 5-48
Prefetch of instructions, see Instruction lookahead
Program address register, see Instruction lookup
Programming
  CP 5-1
    Real-time clock 5-45
    Two-port multiplexer 5-45
Programming considerations 5-50
  Input data 5-51
  Output data 5-51
Programming example 5-41
Programming information 5-1
Programming timing considerations 5-43
Publication index 6

Q

Q Register 2-26
Quadrant select 2-17

R

R Register 2-25
RAC register 2-12, 21; 5-3
RAE register 2-14, 21; 5-3
Read CM instruction 2-7; 4-57
Read free running counter instruction 4-64
Read one word from UEM instruction 2-7
Read one word instruction 4-62
Read status summary (00XX) 5-47
Real-time clock 2-27
Real-time clock programming 5-45
Reconfiguration examples 2-21; 3-6
Reconfiguration switches 3-3
Reference address for CM register, see RAC register
Reference address for UEM register, see RAE register
Register full/empty flag 5-31
Registers
  A 2-11, 25
  B 2-11
  CP 2-9
  CP Operating 1-7
  CP Support 1-7
  C1 2-6
  C2 2-6
  EM 2-12; 5-3
  Exit mode, see Registers, EM
  Field length, see Registers, FLC and FLE
  Flag 2-13
  FLC 2-12, 21; 5-3
  FLE 2-14, 21
  K 2-26
  KL 2-6
  KZ 2-6
  L 2-6
  MA 2-14
  Monitor address register, see Register, MA
  Operating 2-9
  P 2-11, 25; 5-3
  Program address, see Register, P
  Q 2-26
  R 2-25
  RAC 2-12, 21; 5-3
  RAE 2-14, 21; 5-3
  Reference address, see Registers, RAC and RAE
  Support 2-6, 11
  X 2-9
Relocation register, see Register, R
Replace add instruction 4-80, 81
Replace add one instruction 4-80, 81
Replace subtract one instruction 4-82
Request to send and data terminal ready 5-51
Return jump instruction 2-8; 4-37,84
Return jump instruction sequence 2-8
Right shift instruction 2-3; 4-20,21
Right shift nominally instruction 2-3
Round floating difference instruction 2-4; 4-31
Round floating divide instruction 2-4; 4-36
Round floating product instruction 2-4; 4-33
Round floating sum instruction 2-4; 4-28
Round normalize instruction 2-3; 4-59
Rounding 5-10
Row address select 2-17
RTS, see Request to send

S
SECDED 2-19
SECDED generator 2-16
Selective clear instruction 4-75
Set A instruction 4-47,48,49,50
Set A1 instruction 2-5
Set B instruction 4-51,52,53
Set B1 instruction 2-5
Set/clear data terminal ready (04XX) 5-49
Set/clear request to send (05XX) 5-50
Set operation mode to terminal (03XX) 5-49
Set X instruction 4-54,55,56
Set X1 instruction 2-5
Shift instruction 4-75
Shift sequence 2-3
Single error correction/double error detection, see SECDED
Slot, see Barrel and slot
Software errors 5-21
Standard addressing mode 5-24
Store instruction 4-71
Store R register instruction 4-71
Subtract instruction 4-74
Support registers 2-6
C1 register 2-6
C2 register 2-6
EM 2-12
FLC 2-12
FLE 2-14
K1 register 2-6
K2 register 2-6
L register 2-6
MA 2-14
P 2-11
RAC 2-12
RAE 2-14
Switches
Deadstart 3-1

CM reconfiguration 3-3
System console 1-11
Keyboard 5-38
Major system component descriptions 1-11
System console programming 5-38
Data display 5-38
Programming example 5-43
Programming timing considerations 5-43
System publication index 6

T
Terminal deselect (6xxx) 5-46
Terminal select (7xxx) 5-46
Test and set flag instruction 4-94
Timing considerations instruction, see Execution timing
Transmit complement instruction 2-2
Transmit complement of instruction 4-41
Transmit instruction 2-2
Transmit X instruction 4-41
Two-port multiplexer 2-28
Two-port multiplexer operation
Master clear (07XX) 5-50
PP read terminal data (01XX) 5-47
PP write output buffer (02XX) 5-48
Read status summary (00XX) 5-47
Set/clear data terminal ready (04XX) 5-49
Set/clear request to send (05XX) 5-50
Set operation mode to terminal (03XX) 5-49
Terminal deselect (6XXX) 5-46
Terminal select (7XXX) 5-46
Two-port multiplexer programming
Programming considerations 5-50
Request to send and data terminal ready 5-51

U
UEM 2-7,14; 4-16,17
Description 1-4
Field length register, see FLE register
Reference address register, see RAE register
UEM address 4-17
UEM enable flag 4-16
Unconditional jump instruction 4-84
Underflow 5-7
Unified extended memory, see UEM description
Unpack instruction 2-3; 4-7
Index

W

Word

Bit numbering 5
Write CM instruction 4-57
Write into CM instruction 2-7
Write one word instruction 4-62
Write one word to UEM instruction 2-7

X

X register 2-9

Z

Zero jump instruction 4-85
COMMENT SHEET

CYBER 840A, 850A, 860A, 870A Computer Systems

MANUAL TITLE: CYBER 170 State Hardware Reference Manual

PUBLICATION NO.: 60463560

NAME: ____________________________________________

COMPANY: __________________________________________

STREET ADDRESS: __________________________________________

CITY: ______________________ STATE: __________ ZIP CODE: __________

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).

☐ Please Reply  ☐ No Reply Necessary

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

FOLD ON DOTTED LINES AND TAPE
NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

CONTROL DATA
Technology and Publications Division
ARH219
4201 North Lexington Avenue
Saint Paul, MN 55126-6198