CDC® CYBER 170 MODEL 815 AND 825 CENTRAL COMPUTER

HARDWARE REFERENCE MANUAL
<table>
<thead>
<tr>
<th>REVISION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>Preliminary manual released.</td>
</tr>
<tr>
<td>(09-81)</td>
<td>Table 1-4-3, CP Instruction Timing has been revised. CM configuration</td>
</tr>
<tr>
<td>02</td>
<td>Final manual released.</td>
</tr>
<tr>
<td>(11-81)</td>
<td>Table 1-4-3, CP Instruction Timing has been revised. This edition obsoletes all previous editions.</td>
</tr>
<tr>
<td>A</td>
<td>Manual revised: includes ECO number PD 02851. FCC Radio Interference Warning has been added to page 1-4-4. The following pages have been changed: iii/iv, vii, I-3-3, I-4-4, I-4-5, I-4-18, I-4-20, I-4-21, I-5-25, II-1-1, and Comment Sheet. This edition obsoletes all previous editions.</td>
</tr>
<tr>
<td>B</td>
<td>Manual revised: includes ECO PP02927, publications change only. Model 815 has been added. In addition to general references changed to accommodate model 815, the following pages have been changed: I-1-2, I-1-3, I-2-6, I-2-8, I-2-9, I-2-10, I-3-1, I-3-2, I-3-4, I-4-20, I-4-21, I-4-31, I-5-6, I-5-26, I-5-29, I-5-30, I-5-31, I-5-33, I-5-34, I-5-35, and II-5-1. This edition obsoletes all previous editions.</td>
</tr>
</tbody>
</table>

Publication No. 60469350

**REVISION LETTERS I, O, Q AND X ARE NOT USED**

© 1981, 1982 by Control Data Corporation

Printed in the United States of America

Address comments concerning this manual to:
Control Data Canada
Toronto Publications
1855 Minnesota Court
MISSISSAUGA, Ontario
L5N 1K7

or use Comment Sheet in the back of this manual.
New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.
This manual contains hardware reference information for the CDC® CYBER 170 Model 815 and 825 Computer Systems.

Part I describes the functional, operational, and programming characteristics of the computer system hardware. Part II describes the differences between models 815 and 825 and the other members of the CYBER 170 series. Current users of CYBER 170 computer systems should read this part first for a summary of differences. The comparison is based on the model 730. Refer to the appropriate CYBER 170 series hardware reference manual for differences between the model 730 and other CYBER 170 computer systems.

Additional system hardware information is available in the publications listed in the system publication index on the following page.

This manual is for use by customer, marketing, training, programming, and Engineering Services personnel who operate, program, and maintain the computer systems.

Other manuals that are applicable to the CYBER 170 computer systems but not listed in the following index are:

- **Control Data Publication**
  - NOS Operator's Guide: 60457700
  - NOS System Programmer's Instant: 60457790

Publication ordering information and latest revision levels are available from the Literature Distribution Services catalog, publication number 90310500.

---

**WARNING**

This equipment generates, uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. As temporarily permitted by regulation, it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of the FCC Rules which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.
<table>
<thead>
<tr>
<th>SYSTEM PUBLICATION INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDC CYBER 170</td>
</tr>
<tr>
<td>MODEL 815 AND 825</td>
</tr>
<tr>
<td>HARDWARE MANUALS</td>
</tr>
<tr>
<td>SYSTEM MANUALS</td>
</tr>
<tr>
<td>HARDWARE REFERENCE</td>
</tr>
<tr>
<td>60469350</td>
</tr>
<tr>
<td>DISPLAY STATION</td>
</tr>
<tr>
<td>HARDWARE REFERENCE/CE</td>
</tr>
<tr>
<td>62952600</td>
</tr>
<tr>
<td>ECL MICROCIRCUITS</td>
</tr>
<tr>
<td>60417700</td>
</tr>
<tr>
<td>SITE PREPARATION GENERAL</td>
</tr>
<tr>
<td>60275100</td>
</tr>
<tr>
<td>SITE PREPARATION SYSTEM DATA</td>
</tr>
<tr>
<td>60469130</td>
</tr>
<tr>
<td>SITE PREPARATION PERIPHERAL EQUIPMENT</td>
</tr>
<tr>
<td>60275300</td>
</tr>
<tr>
<td>SITE PREPARATION MONITORING AND POWER DATA</td>
</tr>
<tr>
<td>60451300</td>
</tr>
<tr>
<td>HARDWARE OPERATOR'S GUIDE</td>
</tr>
<tr>
<td>60469370</td>
</tr>
</tbody>
</table>
PART I

1. SYSTEM DESCRIPTION

Introduction
Physical Characteristics
Functional Characteristics
  Central Processor
  Central Memory
  Input-Output Unit

Major System Component Descriptions
  Central Processor
  Central Memory
  Input-Output Unit
  Display Station

2. FUNCTIONAL DESCRIPTIONS

Central Processor
  Control Section
  Registers
  Execution Section
  Addressing Section

Central Memory

Input-Output Unit

3. OPERATING INSTRUCTIONS

Controls and Indicators
  Deadstart Panel Controls/Indicators
  Central Memory Controls
  IOU Maintenance Panel
  Power-On and Power-Off Procedures

4. INSTRUCTION DESCRIPTIONS

CP Instructions
  CP Instruction Formats
  CP Operating Modes
  CP Instruction Descriptions
  Instruction Execution Timing

PP Instructions
  PP Instruction Formats
  PP Data Format
  PP Relocation Register Format
  PP Instruction Descriptions
  Instruction Execution Timing

5. PROGRAMMING INFORMATION

CP Programming
  CYBER 170 Exchange Jump
  Executive State
  Floating-Point Arithmetic
    Format
    Packing
    Overflow
    Underflow
    Indefinite
    Nonstandard Operands
    Normalized Numbers
    Rounding
    Double-Precision Results
    Fixed-Point Arithmetic
    Integer Arithmetic
    Compare/Move Arithmetic
    Error Response
  Illegal Instructions
  Hardware Errors
  Conditional Software Errors

CM Programming
  Direct Read/Write Instructions (014, 015, 660, 670)
  Block Copy Instructions (011, 012)

PP Programming
  Central Memory Addressing by PPs
  PP Memory Addressing by PPs
  Direct 6-Bit Operand
  Direct 18-Bit Operand
  Direct 6-Bit Address
  Direct 12-Bit Address
  Indexed 12-Bit Address
  Indirect 6-Bit Address
  Read/Write Instructions
  PP Central Memory Read
  Instructions (60, 61)
  PP Central Memory Write
  Instructions (62, 63)
PART II

1. ARCHITECTURAL DIFFERENCES

Hardware
Introduction
Central Processor
Central Memory
Input/Output Unit
Extended Memory
Maintenance Registers and Maintenance Channel
Software

2. OPERATIONAL DIFFERENCES

Introduction
Deadstart Display
Memory Reconfiguration

3. SYSTEM INITIALIZATION

Overview
CTI Operations
CTI Handoff State
Central Processor
Central Memory
PP Memory
PPs and I/O Channels
Maintenance Registers
CP Environment
CM Environment
EDU Environment

4. INSTRUCTION/PROGRAMMING DIFFERENCES

CP Operating Modes
CP Instructions
Unified Extended Memory Instructions (011, 012, 014, 015)
Block Copy Instructions (011, 012)
Direct Read/Write UEM Instructions (014, 015)
Compare/Move Instructions (464, 465, 466, 467)
Direct Read/Write CM Instructions (660, 670)
Instruction Lookahead

PP Instructions
Load/Store R Register Instructions (24, 25)
Pass Instruction (27)
Channel Flag Instructions (051, 054, 061, 064, 071)
Set and Clear Channel Flag (051, 061)
Channel Error Flag and Jump (661, 671)

5. ERROR HANDLING

Overview
Hardware Errors
Software Errors
RAC
CYBER 170 Exchange Package
APPENDIX
A. GLOSSARY

INDEX

FIGURES

I-1-1 Computer System Components
I-1-2 Chassis Configuration
I-1-3 Computer System Block Diagram
I-2-1 Address Format
I-2-2 Unified Extended Memory
I-2-3 Formation of Absolute CM Address
I-2-4 Barrel and Slot
I-3-1 Initial Deadstart Display
I-3-2 CM Configuration Switches
I-4-1 CP Instruction Parcel Arrangement
I-4-2 PP Instruction Formats
I-4-3 PP Data Format
I-4-4 PP Relocation (R) Register Format
I-5-1 CYBER 170 Exchange Package
I-5-2 Floating Format
I-5-3 Floating Addr Result Format
I-5-4 Multiply Result Format

TABLES

I-2-1 Port Priority
I-2-2 SECDED Syndrome Code/Corrected Bits
I-3-1 Deadstart Display
I-3-2 Central Memory Reconfiguration, RP=0
I-3-3 PP and Barrel Reconfiguration, RP=0
I-3-4 PP and Barrel Reconfiguration, RP=3
I-4-1 Central Processor Instruction Designators
I-4-2 Collate Table
I-4-3 CP Instruction Timing
I-4-4 PP Nomenclature
I-4-5 PP Instruction Timing
I-5-1 Bits 58 and 59 Configurations
I-5-2 Xj Plus Xk (30, 32, 34
Instructions)
I-5-3 Xj Minus Xk (31, 33, 35
Instructions)
I-5-4 Xj Multiplied by Xk (40, 41, 42
Instructions)
I-5-5 Xj Divided by Xk (44, 45
Instructions)
I-5-6 Contents of Exit Condition at (RAC)
Mode (MF=1)
I-5-7 Error Exits, CYBER 170 Monitor Mode (MF=0)
I-5-8 Error Exits, CYBER 170 Job Mode (MF=0)
I-5-9 Keyboard Character Codes
I-5-10 Display Character Codes
I-5-11 MCH Function Word Bit Assignments
I-5-12 IOU Internal Address Assignments
I-5-13 CM Internal Address Assignments
I-5-14 CP Internal Address Assignments
I-5-15 IOU Register Bit Assignments
I-5-16 CM Register Bit Assignments
I-5-17 CP Register Bit Assignments
This section introduces the CYBER 170 Model 815 and 825 Computer Systems, gives physical and functional characteristics, and provides descriptions of major system components:

**INTRODUCTION**

The CDC CYBER 170 Model 815 and 825 (figure I-1-1) are medium scale, high-speed computer systems for both business and scientific applications. The systems include the following components:

- Central processor (CP)
- Central memory (CM)
- Input/output unit (IOU)
- Display station

**PHYSICAL CHARACTERISTICS**

The mainframe configuration (figure I-1-2) includes a display station and a single cabinet for the CP, CM, and IOU. The cabinet contains a logic chassis with plug-in circuit boards. It also contains fans to cool the logic chassis, an ac/dc control section with voltage margin testing facilities, and dc power supplies.

![Figure I-1-1. Computer System Components](image)
FUNCTIONAL CHARACTERISTICS

The computers use emitter-coupled logic (ECL) to achieve high computation speeds. Design architecture is also oriented towards this objective. The CP design is based on the assumption that instructions are, in most cases, accessed from successive memory locations. Accordingly, the CP prefetches instructions expected to be used next while the current instruction is being processed.

The semiconductor central memory is divided into four independent banks. These banks may all be simultaneously in the process of completing read/write requests which are queued and distributed at ECL speeds. System input/output speeds are determined by the capabilities of existing external devices.

CENTRAL PROCESSOR

- 60-bit internal word
- Eight 60-bit operand (X) registers
- Eight 18-bit address (A) registers
- Eight 18-bit index (B) registers
- Two registers that isolate the central memory space of each user (RAC, FLC)
- Two registers that isolate the unified extended memory space of each user (RAE, FLE)
- Register exchanging instructions (exchange jumps) for interrupting programs
- Floating-point arithmetic (11-bit exponent, 48/96-bit coefficient)
- Integer arithmetic (60/18-bit operands)
- Character string compare/move facilities (6-bit characters)
- Packed instructions (15/30/60-bit instructions in 60-bit words)
- Synchronous internal logic
- 50-nanosecond clock period
- Instruction lookahead
- Microcode control
- Parity checking of all major data and address paths
- Maintenance channel to IOU

CENTRAL MEMORY

- 72-bit data word (60 data bits, 8 SECDED bits, and 4 unused bits)
- 262K words of refresh-type semiconductor memory, options available to 1048K words
- Organized into independent banks as follows: 262K memories into two banks, other memories into four banks
- Two memory ports
- Bounds register to limit write access from specified ports
- 50-nanosecond clock period
- Maximum data transfer rate of one word every 100 nanoseconds
- Read, Write, and Partial Write Cycles as follows:

<table>
<thead>
<tr>
<th>Model 815</th>
<th>Model 825</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read access time</td>
<td>1250 ns</td>
</tr>
<tr>
<td>Read/Write cycle time</td>
<td>1200 ns</td>
</tr>
<tr>
<td>Partial write cycle time</td>
<td>1600 ns</td>
</tr>
</tbody>
</table>
- Read and write data queuing capability
- Single-error correction double-error detection (SECDED) on stored data
- Parity checking of all major data, address and control paths
- Unified extended memory (UEM)

INPUT/OUTPUT UNIT

- Ten peripheral processors (PPs), 15-PP/20-PP options available. Each PP has 4K independent memory (PPM) of 16-bit words with the upper 4 bits zero.
- Port to central memory
- Bounds register to limit writes to central memory
Twelve 12-bit CYBER 170 channels to external devices, 24-channel option available
- Real-time clock (channel 14g)
- Display controller (CYBER 170 channel 10g)
- Two-port multiplexer (channel 15g)
- Parity checking on all major data and address paths
- 500 nanosecond major cycle and 50 nanosecond minor cycle
- Time-of-day/date clock (channel 15g)
- Telephone dial-out equipment (channel 15g)

MAJOR SYSTEM COMPONENT DESCRIPTIONS

The following are the major system components:
- Central processor (CP)
- Central memory (CM)
- Input/output unit (IOU)
- Display station

CENTRAL PROCESSOR

The CP hardware (figure I-1-3) consists of the following:
- Control section
- Registers
- Execution section
- Addressing section

The CP is isolated from the input/output unit and is thus able to carry on computation or character manipulation unencumbered by I/O requirements.

Control Section

The control section directs the arithmetic and manipulative functions for instruction execution. The control section prefetches instruction words from memory and disassembles them into instructions.

Registers

Operating registers reduce storage accesses for operands used during the execution of an instruction. These registers are:
- Eight 60-bit X registers (X0 through X7) which hold operands used for computation.
- Eight 18-bit A registers (A0 through A7) which use A0 primarily for indexing and A1 through A7 for CM operand addressing.
- Eight 18-bit B registers (B0 through B7) which are primarily indexing registers to control program execution. The B0 register always contains all zeros.

Eight support registers support the operating registers during program execution. These registers are:
- Program address (P) register, 18 bits.
- Reference address for CM (RAC) register, 21 bits.
- Field length for CM (FLC) register, 21 bits.
- Exit mode (EM) register, 6 bits.
- Flag register, 6 bits.
- Reference address for UEM (RAE) register, 21 bits.
- Field length for UEM (FLE) register, 24 bits.
- Monitor address (MA) register, 18 bits.

The registers store data and control information, present operands to the execution section, and store results.

Execution Section

The execution section combines the operands to achieve the result.

Addressing Section

The addressing section checks memory addresses against the bounds registers to ensure isolation of user memory space.

CENTRAL MEMORY

The CM (figure I-1-3) consists of the following:
- Either two or four memory banks
- Two memory ports
- Distributor

The CM is a refresh type metal oxide semiconductor (MOS) memory, which is organized into four independent banks. Memory read/write requests are stored and distributed at ECL speeds, after which each bank completes the requests presented to it at MOS speeds.
INPUT/OUTPUT UNIT

The IOU (figure I-1-3) consists of the following:

- Ten logically independent peripheral processors (PP). Options are available to increase total to 15 or 20 PPs.
- Internal interface to 12 I/O channels. An additional 12 channels are available.
- External interfaces to I/O channels
  - 11 or 23 CYBER 170 channel interfaces
  - Display controller interface (CYBER 170 channel 10g)
  - Real-time clock interface (channel 14g)
  - Two-port multiplexer interface (channel 15g)
  - Maintenance channel interface (channel 17g)
- Interface to central memory
- Bounds register to limit writes to CM.

The PP are organized in groups of ten, called barrels. The PP in a barrel time-share common hardware. Each PP has its own independent memory, and communicates with all I/O channels and with central memory.

DISPLAY STATION

The display station provides a visual, alphanumeric readout for the computer. The receipt of symbol and position information from the computer enables displaying program information on a 21-inch cathode-ray tube (CRT). The station also contains an alphanumeric keyboard which enables an operator to send data to the computer. The keyboard and CRT combination permits the computer operator to modify computer programs and view the result on the screen. The computer outputs two alternate, nonrelated data streams. The display station keyboard has a switch which enables the operator to select either of the data streams or to select both for presentation on the CRT. (Except for programming information in section 5, refer to the Display Station manual for further display station information.)
This section provides functional descriptions of the CP, CM, and IOU parts shown in the block diagram in section 1 in this part. These parts consist of:

- Central processor (CP)
- Central Memory (CM)
- Input/output unit (IOU)

Functional description for the system display station is in the Display Station Reference Manual.

CENTRAL PROCESSOR

The CP consists of the control section, registers, the execution section, and the addressing section.

CONTROL SECTION

The control section keeps the instruction lookahead buffer registers filled with instruction words. This prefetch consists of two words for the regular program sequence. A program address source supplies the memory address for the regular program sequence. Instruction buffer and program address buffers hold instructions and their addresses during execution.

Instruction Lookahead

The read next instruction (RNI) hardware prefetches instruction words to make the next instruction immediately available when the execution of the previous instruction is complete. To accomplish this, RNI reads instructions from CM into a two-word, first-in, first-out stack.

Maintenance Access Control

The maintenance access control performs initialization and maintenance operations in the CP, CM and IOU.

Instruction Control Sequences

The instruction control section performs instruction translation and control sequences. Each control sequence obtains the necessary instruction operands from the operating registers and provides the control signals for execution. Instructions read from CM are 60-bit instruction words that are in four 15-bit groups, two 30-bit groups, or a combination of 15-bit and 30-bit groups. The 15-bit groups are termed parcels with the first parcel ( parcel 0 ) being the highest-order 15 bits of the 60-bit CM word. Second, third, and fourth parcels ( parcels 1 , 2 , and 3 ) follow in order. The 30-bit groups contain two 15-bit parcels.

The instruction control sequences control the execution of one or more instructions of a common type. These sequences and associated instructions are briefly described in this section. (For further information, refer to CP Instruction Descriptions in section 4 in this part.)

Boolean Sequence

The Boolean sequence controls instructions that require bit-by-bit data manipulation. This includes both the logical and transmissive operations. The instructions requiring logical operations are:

11 Logical product ( Xj ) and ( Xk ) to Xi
12 Logical sum of ( Xj ) and ( Xk ) to Xi
13 Logical difference of ( Xj ) and ( Xk ) to Xi
15 Logical product of ( Xj ) with complement of ( Xk ) to Xi
16 Logical sum of ( Xj ) with complement of ( Xk ) to Xi
17 Logical difference of ( Xj ) with complement of ( Xk ) to Xi

The instructions requiring transmissive operations are:

10 Transmit ( Xj ) to Xi
14 Transmit complement of ( Xk ) to Xi

Shift Sequence

The shift sequence controls instructions that require shifting the 60-bit field of data within the operand word. The shift instructions are:

20 Left shift ( Xi ) by jk
21 Right shift ( Xi ) by jk
22 Left shift ( Xk ) nominally ( Bj ) places to Xi
23 Right shift ( Xk ) nominally ( Bj ) places to Xi
43 Form mask of jk bits to Xi
The multiply instructions are:

- 40 Floating product of (Xj) and (Xk) to Xi
- 41 Round floating product of (Xj) and (Xk) to Xi
- 42 Floating double-precision product of (Xj) and (Xk) to Xi

The divide instructions are:

- 44 Floating divide (Xj) by (Xk) to Xi
- 45 Round floating divide (Xj) by (Xk) to Xi

The population-count instruction counts the number of one bits in a 60-bit operand. The instruction is:

- 47 Population count of (Xk) to Xi

Increment Sequence

The increment sequence controls the one's complement addition and subtraction of 18-bit fixed-point operands for increment instructions 50 through 77. The sequence also controls the 60-bit one's complement sum and difference values for long-add instructions 36 and 37.

The increment instructions are:

- 50 Set Ai to (Aj) + K
- 51 Set Ai to (Bj) + K
- 52 Set Ai to (Xj) + K
- 53 Set Ai to (Xj) + (Bk)
- 54 Set Ai to (Aj) + (Bk)
- 55 Set Ai to (Aj) - (Bk)
- 56 Set Ai to (Bj) + (Bk)
- 57 Set Ai to (Bj) - (Bk)
- 58 Set Bi to (Aj) + K
- 59 Set Bi to (Bj) + K
- 60 Set Bi to (Bj) - (Bk)
- 61 Set Bi to (Xj) + K
- 62 Set Bi to (Xj) + (Bk)
- 63 Set Bi to (Xj) - (Bk)
- 64 Set Bi to (Aj) + (Bk)
- 65 Set Bi to (Aj) - (Bk)
- 66 Set Bi to (Aj) + (Bk)
- 67 Set Bi to (Aj) - (Bk)
- 68 Set Xi to (Aj) + K
- 69 Set Xi to (Bj) + K
- 70 Set Xi to (Bj) + (Bk)
- 71 Set Xi to (Aj) + (Bk)
- 72 Set Xi to (Aj) - (Bk)
- 73 Set Xi to (Xj) + (Bk)
- 74 Set Xi to (Xj) - (Bk)
- 75 Set Xi to (Aj) + (Bk)
- 76 Set Xi to (Bj) + (Bk)
- 77 Set Xi to (Aj) - (Bk)
The long-add instructions are:

36 Integer sum of (Xj) and (Xk) to Xi
   IXi Xj+Xk

37 Integer difference of (Xj) and (Xk) to Xi
   IXi Xj-Xk

Compare/Move Sequence

The compare/move sequence controls the data manipulation on a character basis. The compare/move instructions (also referred to as CMU instructions) are 60-bit instructions that use six support registers for source and result field CM addresses and character position offsets. The support registers load from the 60-bit instruction word. The compare/move instructions are:

464 Move indirect (Bj) + K IN
465 Move direct DM
466 Compare collated CC
467 Compare uncollated CU

The support registers are:

- An 18-bit K1 register that specifies which relative CM address word contains the first character of the source data field.
- An 18-bit K2 register that specifies which relative CM address word contains the first character of the result field.
- A 4-bit C1 register that specifies the character position or offset of the first CM word of the source field.
- A 4-bit C2 register that specifies the character position or offset of the first CM word of the result field.
- Two 16-bit L registers (LA and LC) that specify the number of characters in the data field. The LA register is associated with K1, and the LC register is associated with K2. Instruction 464 uses 14 register bits. Instructions 465, 466, and 467 use only the lower eight register bits.

NOTE

CMU instructions are simulated by executive state (Refer to Executive State, section 5 of this part).

CYBER 170 Exchange Sequence

The CYBER 170 exchange sequence generates timed CM reference signals to implement the exchange of data between the CP and CM, as required by the CYBER 170 exchange jump instruction. In addition, the CYBER 170 exchange sequence provides internal control signals to the operating and control registers to systematically enter the contents of a CYBER 170 exchange jump package. (Refer to CYBER 170 exchange jump in this part for further information.)

UEM Block Copy Sequence

The block copy sequence controls the transfer of data between CM and UEM. The number of words to be transferred is determined by the addition of K to the contents of Bj. The locations of the starting addresses are determined by the setting of the block copy flag. The block copy instructions are:

011 Block copy Bj + K words from UEM to CM REC Bj+K
012 Block copy Bj + K words from CM to UEM WEC Bj+K

Direct Read/Write Sequence

Instructions 014 and 015 perform single word direct read and write operations for UEM, and instructions 660 and 670 perform single word direct read and write operations for central memory.

014 Read one word from UEM at (Xk + RAE) to Xj RXj Xk
015 Write one word from Xj to UEM at (Xk + RAE) WXj Xk
660 Read central memory at (Xk) to Xj CRXj Xk
670 Write Xj into central memory at (Xk) CWXj Xk

Normal Jump Sequence

The normal jump sequence controls the execution of branch instructions 02 through 07. The 02 instruction performs an unconditional jump to the Bi register address plus K. The branch address is K when i equals 0. The 02 instruction is:

02 Jump to (Bi) + K JP

The conditional jump instructions 03 through 07 branch to address K if the jump condition is met. These instructions are:

030 Branch to K if (Xj) = 0 ZR
031 Branch to K if (Xj) ≠ 0 NZ
032 Branch to K if (Xj) positive PL
033 Branch to K if (Xj) negative NG
034 Branch to K if (Xj) in range IR
035 Branch to K if (Xj) out of range OR
036 Branch to K if (Xj) definite DF
037 Branch to K if (Xj) indefinite ID
04 Branch to K if (Bi) = (Bj) EQ
05 Branch to K if (Bi) ≠ (Bj) NE
06 Branch to K if (Bi) ≥ (Bj) GE
07 Branch to K if (Bi) < (Bj) LT
The return jump sequence controls the execution of three instructions.

00 Error exit to MA or program stop PS
010 Return jump to K RJ
013 Central exchange jump to XJ Bj+K

REGISTERS
The CP contains the operating and support registers described in the following paragraphs. The contents of these registers can be written into memory and reloaded from memory as a CYBER 170 exchange package by a single CP instruction (CYBER 170 exchange jump).

The time a CYBER 170 exchange package resides in CP hardware is called an execution interval. During this interval, the contents of X, A, B, and P registers can be changed by CP instructions. The contents of other support registers change only as a result of a CYBER 170 exchange jump.

Operating Registers
The operating registers consist of operand (X), address (A), and index (B) registers. These registers minimize memory references for arithmetic operands and results.

X Registers
The CP contains eight 60-bit X registers, X0 through X7. The X0 register is used in the compare instructions to indicate if two fields of characters are equal. Also, the X0 register provides the relative unified extended memory (UEM) starting address in a block copy operation.

The XI through X7 registers are primarily data handling registers for computation with XI through X5 used to input data from CM and X6 and X7 used to transmit data to CM.

Operands and results transfer between CM and the X registers as a result of placing CM addresses into corresponding A registers.

A Registers
The CP contains eight 18-bit A registers, A0 through A7. The A0 register serves as an intermediate register for the user's discretion. The A0 register is used in the compare collate instruction for the collate table address. Also, the A0 register provides the relative CM starting address in a block copy operation.

The A1 through A7 registers are essentially CM operand address registers associated one-for-one with the X registers. Placing a quantity into an address register (A1 through A5) causes a CM read reference to that address and transmits the CM word to the corresponding register (X1 through X5). Similarly, placing a quantity into the A6 or A7 register causes the word in the corresponding X6 or X7 register to be written into that relative address of CM.

B Registers
The CP contains eight 18-bit B registers, B0 through B7. These registers are primarily indexing registers to control program execution. Program loop counts may also be incremented or decremented in these registers.

Program addresses may be modified on the way to an A register by adding or subtracting B register quantities. The B registers also hold shift counts for the nominal Bj shifts, the resultant exponent for the unpack, the operand exponent for the pack, and the resultant shift count from a normalize. The B0 register always contains positive zero which can be used as an operand. This register cannot hold results from instructions.

Support Registers
Eight support registers assist the operating registers during the execution of programs. The contents of the support registers are stored in CM, and their new contents are loaded from CM during a CYBER 170 exchange sequence. With the exception of the P register, the contents of the support registers cannot be altered during the execution interval of a CYBER 170 exchange package. When the execution interval completes, the data in the support registers is sent back to CM through a CYBER 170 exchange jump.

P Register
The 18-bit program address (P) register loads from CM during the first word of a CYBER 170 exchange sequence and contains the current program execution address. The register serves as a program address counter and holds the relative CM address for each program step.

RAC Register
The 21-bit CM reference address (RAC) register loads from CM during the second word of a CYBER 170 exchange sequence. An absolute CM address forms by adding RAC to a relative address determined by the instruction. The content of the P register is added to RAC to form the program address in CM. A P-equal-to-zero condition specifies relative address zero and, therefore, (RAC). This CM location is reserved for recording error exit conditions and should not be used to store data or instructions.
FLC Register

The 21-bit CM field length (FLC) register loads from CM during the third word of a CYBER 170 exchange sequence. The FLC register defines the size of the field of the program in execution. Relative CM addresses are compared with FLC to check that the program is not going out of its allocated memory range.

RAE Register

The 21-bit UEM reference address (RAE) register loads from CM during the fifth word of a CYBER 170 exchange sequence. The lower 6 bits of this register are always zero. An absolute UEM address forms by adding RAE to the relative address which is determined by the instruction.

EM Register

The 6-bit exit mode (EM) register loads from CM during the fourth word of a CYBER 170 exchange sequence. The EM register holds 6 exit mode selection bits that control individual error conditions for a program. Selected EM register bits cause the CP to error exit when the corresponding conditions occur. Any or all of the 6 bits can be set at one time. Clear EM register bits allow the CP to continue, without error processing, when most of the corresponding conditions occur. The exit mode selection bits appear in the exchange package as bits 48 through 50, and 57 through 59. The bits and their corresponding conditions are:

<table>
<thead>
<tr>
<th>Mode Selection</th>
<th>Condition Sensed</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>Address out of range</td>
</tr>
<tr>
<td>49</td>
<td>Infinite operand</td>
</tr>
<tr>
<td>50</td>
<td>Indefinite operand</td>
</tr>
<tr>
<td>57</td>
<td>Hardware error</td>
</tr>
<tr>
<td>58</td>
<td>Hardware error</td>
</tr>
<tr>
<td>59</td>
<td>Hardware error</td>
</tr>
</tbody>
</table>

FLE Register

The 24-bit UEM field length (FLE) register loads from CM during the sixth word of a CYBER 170 exchange sequence. The lower 6 bits of this register are always zero. The FLE register defines the size of the field in UEM for the program in execution. Relative UEM addresses are compared with FLE.

MA Register

The 18-bit monitor address (MA) register loads from CM during the seventh word of a CYBER 170 exchange sequence. The MA register contains the absolute starting address of an exchange package which is used when executing a central exchange jump (O13) instruction with the CYBER 170 monitor flag set, or when honoring a monitor exchange jump to MA (262x) instruction with the CYBER 170 monitor flag clear. For further information, refer to CYBER 170 Exchange Jump in section 5 of this part.

EXECUTION SECTION

The execution section combines the operands into results, providing additional sequencing control where necessary.

ADDRESSING SECTION

An address adder calculates memory addresses for data and unconditional jump instructions.

Memory management hardware verifies that memory addresses are to access permitted memory areas. If this is the case, this hardware accesses central memory.

CENTRAL MEMORY

The CM performs the following functions.

- The memory banks store from 262K to 1048K of 64-bit words (the leftmost 4 bits are undefined) and an 8-bit SECDED code.
- The two ports make CM accessible to the CP and every PP.
- A bounds register limits access to CM from either or both ports.
- The SECDED generators generate the SECDED code bits stored with each word. SECDED checks circuits, corrects single-bit errors, and detects double-bit errors.
The maintenance channel interface gives the IOU access to the CM maintenance registers for system initialization, corrective action, error reporting and diagnostics, and for setting the port bounds register.

CM PORTS AND PRIORITIES

A priority network resolves access conflicts on a rotating basis, preventing long-term lockout of any port. In case of simultaneous requests, the CP has priority. The CM also has a refresh mechanism which may consume a maximum of 6 percent of memory time. Refresh requests have priority over port requests.

ADDRESS FORMAT

Figure 1-2-1 illustrates address format.

```
  21 20
  / / / / / I 1
  CHIP ADDRESS

  5 4
  I I I I I I
  MEMORIES
  (2 BANKS)

  CHIP
  BANK
  SELECT

  SELECT

  23 22 21
  6 5 4
  / / / / / I 1
  CHIP ADDRESS

  OTHER
  MEMORIES
  (4 BANKS)

  CHIP
  BANK
  SELECT

  PAK SELECT
```

Figure 1-2-1. Address Format

The following list defines the address fields.

- Bank select specifies one of two/four banks. Since the bank address is the lowest order two bits of the storage address, sequential addressing results in a phased-bank operation which allows a maximum data transfer rate of one word each clock period. Model 825 read or write bank cycle time is 8 clock periods and a read/modify/write (partial write) bank cycle time is 16 clock periods. Model 815 read or write bank cycle time is 24 clock periods and a read/modify/write (partial write) bank cycle time is 32 clock periods.

- Chip address specifies address of a word in 64K MOS memory chips for the selected bank.

- Chip select selects one of two word rows in a pak.

- Pak select selects one of two paks. It is used only for storage units larger than 524K.

CM ACCESS AND CYCLE TIMES

Model 825 CM cycle time for a read or write is 400 nanoseconds. Model 815 CM cycle time for a read or write is 1200 nanoseconds. Refer to table I-2-1 for maximum request lockout time.

<table>
<thead>
<tr>
<th>Port</th>
<th>Read or Write Requests</th>
</tr>
</thead>
<tbody>
<tr>
<td>Refresh</td>
<td>1</td>
</tr>
<tr>
<td>Port 0</td>
<td>4</td>
</tr>
<tr>
<td>Port 1</td>
<td>5</td>
</tr>
</tbody>
</table>

NOTE: 1 bank cycle equals 8 clock periods equals 400 nanoseconds.

SECDED

The SECDED logic corrects single-bit errors during a CM read, permitting unimpeded computer operation. The SECDED logic prepares for the error correction by generating error correction code (ECC) bits for each data word, and by storing these ECC bits in CM with the data word during the CM write. Table I-2-2 lists the hexadecimal codes for all the combinations of syndrome bits with the number of the data bit assigned each code or a note categorizing the code. Then, during a CM read, CM performs the following SECDED sequence:

1. Read one CM word and generate new ECC bits for data portion of CM word.
2. Compare new ECC bits with CM word ECC bits.
3. If old and new ECC bits match, no error exists. Send data to requesting unit.
4. If bits do not match, generate syndrome bits from result of ECC compare.
5. Decode syndrome bits to determine if single or multiple bit failure.
6. If single bit failure, correct by inverting failing bit in data word. Send corrected word to requesting unit.
7. If multiple bit or other uncorrectable error, send uncorrectable error response code to CP. A PP in the IOU may then analyze the syndrome bits using the maintenance channel.

UNIFIED EXTENDED MEMORY

Central memory contains an area which is reserved for special software called executive state software. Along with the hardware and microcode, this software handles the operations in the executive state as described in section 5 of this part. Executive state software is located at the higher end of memory. The remaining memory is available to the CYBER 170 state and may be allocated as central memory (accessible via RAC and FLC) or as unified extended memory (accessible via RAE, FLE, and the 011, 012, 014, and 015 instructions). Refer to figure I-2-2.
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>7</td>
<td>20</td>
<td>66</td>
<td>2</td>
<td>40</td>
<td>65</td>
<td>2</td>
<td>60</td>
<td>8</td>
<td>80</td>
<td>64</td>
<td>2</td>
<td>AO</td>
<td>3</td>
<td>CO</td>
</tr>
<tr>
<td>01</td>
<td>71</td>
<td>21</td>
<td>41</td>
<td>3</td>
<td>61</td>
<td>1</td>
<td>81</td>
<td>3</td>
<td>A1</td>
<td>4</td>
<td>C1</td>
<td>3</td>
<td>E1</td>
<td>32</td>
<td>5</td>
</tr>
<tr>
<td>02</td>
<td>70</td>
<td>22</td>
<td>42</td>
<td>3</td>
<td>62</td>
<td>1</td>
<td>82</td>
<td>3</td>
<td>A2</td>
<td>4</td>
<td>C2</td>
<td>3</td>
<td>E2</td>
<td>36</td>
<td>5</td>
</tr>
<tr>
<td>03</td>
<td>6/7</td>
<td>23</td>
<td>43</td>
<td>3</td>
<td>63</td>
<td>1</td>
<td>83</td>
<td>4</td>
<td>A3</td>
<td>3</td>
<td>C3</td>
<td>3</td>
<td>E3</td>
<td>36</td>
<td>1</td>
</tr>
<tr>
<td>04</td>
<td>69</td>
<td>24</td>
<td>44</td>
<td>3</td>
<td>64</td>
<td>3</td>
<td>84</td>
<td>3</td>
<td>A4</td>
<td>4</td>
<td>C4</td>
<td>3</td>
<td>E4</td>
<td>34</td>
<td>5</td>
</tr>
<tr>
<td>05</td>
<td>3</td>
<td>25</td>
<td>45</td>
<td>4</td>
<td>65</td>
<td>3</td>
<td>85</td>
<td>4</td>
<td>A5</td>
<td>4</td>
<td>C5</td>
<td>3</td>
<td>E5</td>
<td>34</td>
<td>1</td>
</tr>
<tr>
<td>06</td>
<td>26</td>
<td>5</td>
<td>66</td>
<td>3</td>
<td>66</td>
<td>3</td>
<td>86</td>
<td>3</td>
<td>A6</td>
<td>4</td>
<td>C6</td>
<td>3</td>
<td>E6</td>
<td>38</td>
<td>1</td>
</tr>
<tr>
<td>07</td>
<td>24</td>
<td>1</td>
<td>47</td>
<td>67</td>
<td>30</td>
<td>87</td>
<td>25</td>
<td>47</td>
<td>67</td>
<td>30</td>
<td>87</td>
<td>25</td>
<td>47</td>
<td>67</td>
<td>30</td>
</tr>
<tr>
<td>08</td>
<td>68</td>
<td>28</td>
<td>48</td>
<td>3</td>
<td>68</td>
<td>1</td>
<td>88</td>
<td>3</td>
<td>A8</td>
<td>4</td>
<td>C8</td>
<td>3</td>
<td>E8</td>
<td>33</td>
<td>5</td>
</tr>
<tr>
<td>09</td>
<td>29</td>
<td>49</td>
<td>4</td>
<td>69</td>
<td>3</td>
<td>89</td>
<td>4</td>
<td>A9</td>
<td>3</td>
<td>C9</td>
<td>3</td>
<td>E9</td>
<td>33</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0A</td>
<td>2A</td>
<td>4A</td>
<td>4</td>
<td>6A</td>
<td>3</td>
<td>8A</td>
<td>4</td>
<td>AA</td>
<td>3</td>
<td>CA</td>
<td>3</td>
<td>EA</td>
<td>37</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0B</td>
<td>16</td>
<td>1</td>
<td>4B</td>
<td>8B</td>
<td>17</td>
<td>21</td>
<td>4B</td>
<td>8B</td>
<td>17</td>
<td>21</td>
<td>4B</td>
<td>8B</td>
<td>17</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>0C</td>
<td>4/5</td>
<td>6</td>
<td>4C</td>
<td>6C</td>
<td>3B</td>
<td>4C</td>
<td>6C</td>
<td>3B</td>
<td>4C</td>
<td>6C</td>
<td>3B</td>
<td>4C</td>
<td>6C</td>
<td>3B</td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>8</td>
<td>1</td>
<td>4D</td>
<td>10</td>
<td>6D</td>
<td>14</td>
<td>3D</td>
<td>9</td>
<td>5</td>
<td>A5</td>
<td>3</td>
<td>D5</td>
<td>15</td>
<td>3/5</td>
<td></td>
</tr>
<tr>
<td>0E</td>
<td>6</td>
<td>1</td>
<td>4E</td>
<td>18</td>
<td>6E</td>
<td>1</td>
<td>8E</td>
<td>1</td>
<td>AE</td>
<td>5</td>
<td>CE</td>
<td>3</td>
<td>EE</td>
<td>7/9</td>
<td></td>
</tr>
<tr>
<td>0F</td>
<td>2F</td>
<td>1</td>
<td>4F</td>
<td>6F</td>
<td>3</td>
<td>8F</td>
<td>4</td>
<td>AF</td>
<td>3</td>
<td>CF</td>
<td>3</td>
<td>EF</td>
<td>39</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>67</td>
<td>2</td>
<td>50</td>
<td>70</td>
<td>56</td>
<td>1</td>
<td>90</td>
<td>3</td>
<td>B0</td>
<td>48</td>
<td>1</td>
<td>D0</td>
<td>40</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>3</td>
<td>51</td>
<td>4</td>
<td>71</td>
<td>56</td>
<td>5</td>
<td>91</td>
<td>4</td>
<td>B1</td>
<td>48</td>
<td>5</td>
<td>D1</td>
<td>40</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>3</td>
<td>52</td>
<td>4</td>
<td>72</td>
<td>60</td>
<td>5</td>
<td>92</td>
<td>4</td>
<td>B2</td>
<td>52</td>
<td>5</td>
<td>D2</td>
<td>44</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>3</td>
<td>53</td>
<td>4</td>
<td>73</td>
<td>60</td>
<td>3</td>
<td>93</td>
<td>3</td>
<td>B3</td>
<td>52</td>
<td>3</td>
<td>D3</td>
<td>44</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>3</td>
<td>54</td>
<td>4</td>
<td>74</td>
<td>58</td>
<td>3</td>
<td>94</td>
<td>4</td>
<td>B4</td>
<td>50</td>
<td>3</td>
<td>D4</td>
<td>42</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>4</td>
<td>35</td>
<td>3</td>
<td>55</td>
<td>75</td>
<td>58</td>
<td>1</td>
<td>95</td>
<td>3</td>
<td>B5</td>
<td>50</td>
<td>1</td>
<td>D5</td>
<td>42</td>
<td>1</td>
</tr>
<tr>
<td>16</td>
<td>4</td>
<td>36</td>
<td>3</td>
<td>56</td>
<td>76</td>
<td>62</td>
<td>1</td>
<td>96</td>
<td>3</td>
<td>B6</td>
<td>54</td>
<td>1</td>
<td>D6</td>
<td>46</td>
<td>1</td>
</tr>
<tr>
<td>17</td>
<td>28</td>
<td>5</td>
<td>77</td>
<td>30</td>
<td>67</td>
<td>9</td>
<td>25</td>
<td>77</td>
<td>30</td>
<td>67</td>
<td>9</td>
<td>25</td>
<td>B7</td>
<td>29/54</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>3</td>
<td>38</td>
<td>4</td>
<td>78</td>
<td>57</td>
<td>5</td>
<td>98</td>
<td>4</td>
<td>B8</td>
<td>49</td>
<td>5</td>
<td>D8</td>
<td>41</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>4</td>
<td>39</td>
<td>3</td>
<td>79</td>
<td>57</td>
<td>1</td>
<td>99</td>
<td>3</td>
<td>B9</td>
<td>49</td>
<td>1</td>
<td>D9</td>
<td>41</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1A</td>
<td>4</td>
<td>3A</td>
<td>3</td>
<td>7A</td>
<td>61</td>
<td>1</td>
<td>9A</td>
<td>3</td>
<td>B2</td>
<td>53</td>
<td>1</td>
<td>DA</td>
<td>45</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1B</td>
<td>3B</td>
<td>3B</td>
<td>1</td>
<td>7B</td>
<td>22/61</td>
<td>9B</td>
<td>17</td>
<td>BB</td>
<td>21/53</td>
<td>1DB</td>
<td>19/45</td>
<td>0B</td>
<td>23</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1C</td>
<td>3C</td>
<td>3C</td>
<td>3</td>
<td>7C</td>
<td>59</td>
<td>1</td>
<td>9C</td>
<td>3</td>
<td>BC</td>
<td>51</td>
<td>1</td>
<td>DC</td>
<td>43</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1D</td>
<td>8</td>
<td>5</td>
<td>3D</td>
<td>12</td>
<td>5D</td>
<td>10</td>
<td>7D</td>
<td>14/59</td>
<td>9D</td>
<td>9</td>
<td>1B</td>
<td>13/51</td>
<td>5DD</td>
<td>11/43</td>
<td>5FD</td>
</tr>
<tr>
<td>1E</td>
<td>0</td>
<td>3E</td>
<td>8</td>
<td>1</td>
<td>7E</td>
<td>6/63</td>
<td>9E</td>
<td>1</td>
<td>BE</td>
<td>5/55</td>
<td>5DE</td>
<td>3/47</td>
<td>5FE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>1F</td>
<td>3F</td>
<td>3F</td>
<td>3</td>
<td>7F</td>
<td>63</td>
<td>3</td>
<td>9F</td>
<td>3</td>
<td>BF</td>
<td>55</td>
<td>1</td>
<td>DF</td>
<td>47</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1 Corrected single-bit error.
2 Syndrome code bit failed (single code bit set).
3 Double error or multiple error (even number of code bits set).
4 Multiple error reported as a single error.
5 Double error or multiple error with indicated bit(s) inverted.
6 Double error or multiple error or forced double error due to a partial write parity error on one of the two bytes.
7 No error detected.

60469350 A
Figure I-2-2. Unified Extended Memory

CM BOUNDS REGISTER

The CM bounds register limits the write access to CM from specified ports. The ports are limited to the area between an upper and lower bound as specified in the CM bounds register. Bits in byte 0 specify the port(s) from which the write access is limited. The CM bounds register is set through the maintenance channel. For further information refer to Maintenance Channel Programming in section 5 of this part.

CENTRAL MEMORY RECONFIGURATION

Central memory reconfiguration is a manually performed function that permits the computer operator to restructure the CM addresses so that a failing part of CM can be quickly locked out to provide a continuous block of usable CM. CM reconfiguration is accomplished by setting switches on the memory unit to manipulate the upper address bits.

When a configuration switch is set forcing a CM address bit to a zero/one, the address range corresponding to the original installed memory accesses some parts of the reconfigured memory more than once. Addresses up to the rightmost forced bit, and half the addresses using the rightmost forced bit, cover a contiguous address space from location zero, which is the reconfigured memory. (Refer to section 3 in this part.)

INPUT/OUTPUT UNIT

The input/output unit (IOU) performs the functions required to locate, select, and initialize the external devices connected to the system, and controls the transfer of data between a selected device and CM. The IOU also performs system maintenance functions.

The IOU contains the following functional areas.

- Peripheral processor (PP)
- I/O channels
- Real-time clock

PERIPHERAL PROCESSOR

The basic IOU contains 10 PPs and is expandable to 20 PPs in 5-PP increments. Each PP is a logically independent computer with its own memory. Each 10-PP group is organized into a multiplexing system which allows the PPs to share common hardware for arithmetic, logical, and I/O operations without losing independence. This multiplexing system comprises a 10-rank first in, first out buffer of registers termed a barrel. Each rank contains information related to the instruction being executed by one PP.

Each PP communicates with the CP through CM using the CYBER 170 exchange jump. The PPs communicate with each other over the I/O channels.

Each PP executes programs alone or with other PPs to control data transfers between external devices and CM. These programs are comprised of instructions from the IOU instruction set and respond to requests issued through CM by the operating system. The programs translate generalized operating system requests into control functions for accessing the external devices and may also perform device scheduling and optimization. The programs use PP memory as a buffer for the data transfer between external devices and CM to isolate IOU data transfer from variations in CM transfer rate.

Deadstart

A microprocessor controlled deadstart sequence allows the IOU to initialize itself. This sequence is initiated by the DEAD START switch on the display station. When the switch is operated, a deadstart display appears on the display station, with operator selectable options which include the assigning of any PPM to PPO.

Barrel and Slot

The barrel consists of the R, A, P, Q, and K registers, each one of which has 10 ranks, 0 through 9. (Refer to figure I-2-4.) Information in these registers moves conceptually from one rank to the next at a uniform 20-megahertz rate, providing a multiplexed system of 10 PPs, each operating at a 12-megahertz rate. The registers are stationary while the PPs rotate. For example, rank 4 registers contain PPO through PPIg in succession, each consuming 50 nanoseconds of the total cycle time of 500 nanoseconds. Since PP memories operate at a slower rate, independent memory with its own address and data registers is provided for each PP.
Each time data enters the slot, a portion of the instruction for that data is executed. The slot performs tasks such as arithmetic and logic operations and program address manipulation. Complete execution of an instruction may require the R, A, P, Q, and K register quantities to go more than one trip around the barrel and through the slot. The PPM may be referenced once each time the PP passes around the barrel and through the slot. During its slot time, the PP may also communicate with CM or with any of the I/O channels.

**PP Registers**

**R Register**

The 28-bit R register, in conjunction with the A register, forms an absolute CM address for CM read/write instructions. When bit 17 of the A register is set, the absolute CM address is formed by appending six zeros to the lower end of the contents of the R register and adding to the result bits 0 through 16 of the contents of the A register. Refer to figure I-2-3.

```
<table>
<thead>
<tr>
<th>27</th>
<th>65</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure I-2-3. Formation of Absolute CM Address

**A Register**

The 18-bit A register holds one operand for arithmetic, logic, or selected I/O operations. The content of A may be an arithmetic operand, CM address, I/O function, or I/O data word. Various instructions operate on 6, 12, or 18 bits of the A register.

When the A register is used as the CM address, parity is generated for transmission with the address to memory control. At deadstart, the A register is set to 100000 (octal). When bit 17 of the A register is clear, the A register is used as the CM address; however, when bit 17 is set, the R register is added to the A register as described previously to obtain the absolute CM address for CM read/write instructions.

**P Register**

The 12-bit P register is the program address register, except during the execution of instructions 61, 63, 71, and 73. For these instructions, the P register contains the PPM address of the data transfer. At deadstart, the P register is set to zero.

**Q Register**

The 12-bit Q register holds data for several functions such as the address of the operand during direct addressing and indirect addressing, peripheral address of data used during one-word central read or write instructions, upper 6 bits during constant mode instructions, channel number on all I/O and channel instructions, shift count, and relative jump designator. At deadstart, each rank of the Q register is set to a corresponding PP number. Rank 0 is set to PPO, rank 2 is set to PP2, and so on.

**K Register**

The 7-bit K-register is visible to the programmer through the maintenance channel only. This register holds the operation code field of an instruction for display on the IOU deadstart display only. When a PP is halted (idled), this register contains all ones.

**PP Numbering**

PPs are numbered as follows:

- Barrel 0 PP 00 to 11 (octal)
- Barrel 1 PP 20 to 31 (octal)

The deadstart sequence decodes deadstart panel switches to determine PP numbering within a barrel. The sequence assigns barrel numbers according to the switch settings and, during the first minor cycle after deadstart, loads a zero into the Q register in barrel 0. This defines all the data in that rank of the barrel as belonging to PPO and since Q is the channel selector, assigns PPO and channel 0. During the next minor cycle, Q loads with a 1. This defines PP1 and assigns it to channel 1. This process occurs in parallel in both barrels until the IOU assigns each rank of each barrel with a PP number and a channel number. Reassignment can be done only during a deadstart.

**PP Memory**

Each PP has an independent 4K word memory; each word contains 16 data bits with the upper 4 bits set to zero, and 1 parity bit. PPO reads the deadstart program from the deadstart display during the deadstart operation. Therefore, PP memory 0 must be operational. A PP memory reconfiguration feature allows the user to restore IOU operation if the IOU detects a fault in the PP memory normally assigned to PPO.

To reconfigure, the operator assigns a good PP memory to PPO and the operating system removes the failing PP memory. Computer operation can continue without the failing PP memory, and repairs can be made during scheduled maintenance. The system must be deadstarted to reconfigure PPMs.
Figure I-2-4. Barrel and Slot

1. Options of 10, 15 or 20 PPS available.
2. Options of 12 or 24 I/O channels available.
3. D is the address of the first PP word. The leftmost 4 bits of each CM word are zero and are ignored by the PP.
I/O CHANNELS

The I/O channels comprise an internal interface that allows common hardware and software to control the external devices, and an external interface that allows the IOU to communicate with the external devices using 12-bit data channels.

The internal interface can transfer 16-bit data words between two PPs, or between a PP and an external device at a maximum rate of one word every 500 nanoseconds. This rate can be sustained for the maximum practical channel transfer (4096 words). During transfers between PPs, if the PPs are in the slot at the same time, the transfer rate is 1000 nanoseconds.

Any PP can access any of the CYBER 170 bidirectional I/O channels. All PPs communicate with external devices through the independent I/O channels. Each channel may be connected to one or more pieces of external equipment, but only one piece of equipment can use a channel at one time. All channels can be active simultaneously.

The display station controller (DSC) is attached to CYBER 170 channel 103. The DSC is the IOU interface between the PPs and the display station, servicing both the keyboard and the cathode-ray tube (CRT). It transmits function words and digital symbol size/position data to the display station, and receives digital character codes from the keyboard. It also receives digital symbol codes from the PPs and converts these to analog signals to the CRT.

MAINTENANCE CHANNEL

The maintenance channel consists of the maintenance channel interface on channel 17g, a maintenance access control in each system element, and a set of interconnecting cables.

CENTRAL MEMORY ACCESS

Any PP can access CM. During a write from the IOU to CM, the IOU assembles five successive 12-bit PP words into a 64-bit CM word with the leftmost 4 bits undefined. During a CM read, the IOU disassembles the rightmost 60 bits of the 64-bit CM word into five PP words. A PP forms a 28-bit CM address by adding the 28-bit base relocation address from the R register to the 17-bit relative address from the A register.

A maximum of 20 PPs in various stages of assembly/disassembly can simultaneously read CM words, and five PPs can write CM words. Each of the PPs transfers a 64-bit word to or from the CM every 50 nanoseconds.

TIME-OF-DAY/DATE CLOCK

The two-port multiplexer incorporates a calendar clock which supplies the year, month, day, hour, minute and second of date/time. This clock can be set to the minute and includes a power interruption indicator bit to guarantee the accuracy at the date/time supplied.

REAL-TIME CLOCK

The real-time clock is a 12-bit free-running counter, incrementing at a 1-megahertz rate. It is permanently attached to channel 14g. This channel may be read at any time as its active and full flags are always set.

TELEPHONE DIAL-OUT EQUIPMENT

The two-port multiplexer includes auto dial-out equipment which can control any auto calling unit designed for operation through a RS566 channel. The equipment is intended for maintenance use; it is, however, accessible to all PPs and can be adopted for other uses. It can dial any telephone number and then transmit an unlimited amount of data to suitable receiving equipment.
This section describes controls and indicators, and hardware-dependent operating procedures. Software-dependent procedures are in system software reference manuals listed in the preface.

## CONTROLS AND INDICATORS

This section describes the IOU deadstart display and CM configuration switches used by the system operator. Other controls used by maintenance personnel are described in the hardware Operator's Guide and the Display Station Hardware Reference Manual.

### DEADSTART PANEL CONTROLS/INDICATORS

When the deadstart pushbutton on the display station is pressed, an initial deadstart display appears on the screen of the display station. It is created by an independent microcomputer in the mainframe, and does not rely on any program being operational in the PPs. The initial deadstart display is used to select a 16-word deadstart program for PPO and to initiate the deadstart sequence for PPO. It is also used to reconfigure PPMs and barrels, and to display error status and maintenance information.

The format of the deadstart display is shown in figure I-3-1 and table I-3-1.

### DEADSTART

<table>
<thead>
<tr>
<th>XX YYYYY</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHANGE DS PRO</td>
<td>Change the single word in the dead-start program at XX to new value YYYYY.</td>
</tr>
<tr>
<td>CHANGE DS PRO INC</td>
<td>Change a block of sequential words in the dead-start program starting at XX.</td>
</tr>
<tr>
<td>S = SHORT DS</td>
<td>S = select short deadstart sequence.</td>
</tr>
<tr>
<td>L = LONG DS</td>
<td>L = select long deadstart sequence.</td>
</tr>
<tr>
<td>H = HELP</td>
<td>Brings up a display which lists and explains available commands.</td>
</tr>
<tr>
<td>PPM CONF</td>
<td>PP memory configuration control.</td>
</tr>
<tr>
<td>BRL CONF</td>
<td>Barrel configuration control.</td>
</tr>
<tr>
<td>DLY LOOP</td>
<td>For maintenance use, controls delay between repeated deadstarts.</td>
</tr>
<tr>
<td>LDS ADDR</td>
<td>Long deadstart start address.</td>
</tr>
<tr>
<td>PROGRAM 0</td>
<td>Deadstart program.</td>
</tr>
<tr>
<td>LDS BRANCH TEST</td>
<td>Appear when a long deadstart sequence is aborted to indicate nature of failure.</td>
</tr>
<tr>
<td>LDS DATA/ADDRESS</td>
<td></td>
</tr>
<tr>
<td>ERROR (NOT SHOWN)</td>
<td></td>
</tr>
</tbody>
</table>

Note: The display line also echoes keyboard entries on the bottom line, and erroneous entries on the next line up. Refer to System Initialization, section 3 in part II and to the Hardware Operator's Guide for further information.

---

**TABLE I-3-1. DEADSTART DISPLAY**

<table>
<thead>
<tr>
<th>Display</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHANGE DS PRO</td>
<td>Change the single word in the dead-start program at XX to new value YYYYY.</td>
</tr>
<tr>
<td>CHANGE DS PRO INC</td>
<td>Change a block of sequential words in the dead-start program starting at XX.</td>
</tr>
<tr>
<td>S = SHORT DS</td>
<td>S = select short deadstart sequence.</td>
</tr>
<tr>
<td>L = LONG DS</td>
<td>L = select long deadstart sequence.</td>
</tr>
<tr>
<td>H = HELP</td>
<td>Brings up a display which lists and explains available commands.</td>
</tr>
<tr>
<td>PPM CONF</td>
<td>PP memory configuration control.</td>
</tr>
<tr>
<td>BRL CONF</td>
<td>Barrel configuration control.</td>
</tr>
<tr>
<td>DLY LOOP</td>
<td>For maintenance use, controls delay between repeated deadstarts.</td>
</tr>
<tr>
<td>LDS ADDR</td>
<td>Long deadstart start address.</td>
</tr>
<tr>
<td>PROGRAM 0</td>
<td>Deadstart program.</td>
</tr>
<tr>
<td>LDS BRANCH TEST</td>
<td>Appear when a long deadstart sequence is aborted to indicate nature of failure.</td>
</tr>
<tr>
<td>LDS DATA/ADDRESS</td>
<td></td>
</tr>
<tr>
<td>ERROR (NOT SHOWN)</td>
<td></td>
</tr>
</tbody>
</table>

---

Figure I-3-1. Initial Deadstart Panel
The CM contains three three-position configuration switches (figure I-3-2). These switches are located along the edge of a printed circuit board located in the rightmost position of the memory panel (location A24). The switches are used to eliminate CM sections with malfunctions. Each switch, SW4 through SW6, forces one corresponding CM address bit, 23 through 20, either to a zero (switch down, D) or to a one (switch up, U). Refer to table I-3-2.

In case of CM malfunctions, the remaining good memory can be reconfigured so it is accessible by contiguous addresses from zero to the maximum remaining address. This is accomplished by setting configuration switches (figure I-3-2) as listed in table I-3-2 (refer to the Hardware Operator's Guide).

<table>
<thead>
<tr>
<th>CM Size</th>
<th>Failing Address Range</th>
<th>Configuration Switches</th>
<th>CM After Reconfig. Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>100K</td>
<td>00000 - 7FFFF</td>
<td>U</td>
<td>50K</td>
</tr>
<tr>
<td>100K</td>
<td>80000 - FFFF</td>
<td>D</td>
<td>50K</td>
</tr>
<tr>
<td>50K</td>
<td>00000 - 3FFFF</td>
<td>U</td>
<td>250K</td>
</tr>
<tr>
<td>50K</td>
<td>40000 - 7FFFF</td>
<td>D</td>
<td>250K</td>
</tr>
<tr>
<td>25K</td>
<td>00000 - 1FFFF</td>
<td>-</td>
<td>125K</td>
</tr>
<tr>
<td>25K</td>
<td>20000 - 3FFFF</td>
<td>-</td>
<td>125K</td>
</tr>
</tbody>
</table>

Figure I-3-2. CM Configuration Switches
IOU MAINTENANCE PANEL

The IOU contains a maintenance panel which directs IOU microcomputer operations. This panel incorporates the following switches:

<table>
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIAGNOSTIC/NORMAL</td>
<td>When in the diagnostic position, causes the microcomputer to go into a diagnostic routine to verify IOU hardware integrity.</td>
</tr>
<tr>
<td>SYSTEM CLOCK</td>
<td>Provides settings for fast, normal and slow system clock.</td>
</tr>
<tr>
<td>BAUD RATE SELECTION</td>
<td>(One switch for each port of the two-port mux). Selects one of eight baud rates (110 to 19.2K) at which the port operates.</td>
</tr>
<tr>
<td>PORT OPTIONS</td>
<td>(One switch for each port of the two-port mux). This switch can be set to enable/disable the following:</td>
</tr>
<tr>
<td></td>
<td>• All communications</td>
</tr>
<tr>
<td></td>
<td>• Non-system originated communications</td>
</tr>
<tr>
<td></td>
<td>• Remote power control and deadstart.</td>
</tr>
</tbody>
</table>

Refer to Two-Port Mux, section 5 of this part for further information.

POWER-ON AND POWER-OFF PROCEDURES

In case of an emergency, use the system EMERGENCY OFF switch. Power-on and power-off procedures are described in the Hardware Operator's Guide.

CAUTION

Improper application or removal of power may damage system circuits. Power must be turned on/off by designated personnel only, except for the system EMERGENCY OFF switch. Use only for extreme emergency, not for normal shutdown.

After being operated, the EMERGENCY OFF switch must be reset by a technician.

OPERATING PROCEDURES

Refer to the Hardware Operator's Guide. The system is initialized by setting its deadstart display control parameters, and then by running either a long or short deadstart sequence (defined later in this section). After initialization, the keyboard is used to instruct the system further, under program control.

CONTROL CHECKS

Before activating a long or short deadstart sequence, check the deadstart display parameters against their intended use. The normal settings of these parameters are as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPM CONF</td>
<td>00</td>
</tr>
<tr>
<td>BRL CONF</td>
<td>0</td>
</tr>
<tr>
<td>LDS ADDR</td>
<td>6000</td>
</tr>
<tr>
<td>Error messages</td>
<td>none</td>
</tr>
</tbody>
</table>

Deadstart Sequences

In response to a keyboard command (L or S) to the deadstart display, the IOU performs a deadstart sequence. Depending on the command (L or S), either the long or the short deadstart sequence is performed. The short deadstart sequence is used when hardware integrity verification is not required. The long deadstart sequence performs all the tasks performed by the short deadstart sequence and some additional tasks. The main additional task is the running of a diagnostic program, from a read-only memory (ROM) in the IOU, on logical PPO. The diagnostic program takes approximately 15 seconds to run.

Both deadstart sequences begin with a master clear which sets up all PPs, except logical PPO, for a 4096-word block input starting at PP location 0. The input into each PP is from the channel with the same number as the logical number of the PP concerned. The master clear also resets all external devices and sets maintenance channel connect code bit 52. The individual channels and registers are set as follows:

<table>
<thead>
<tr>
<th>Flags</th>
<th>Channel Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active/Full/Flag</td>
<td>Channel</td>
</tr>
<tr>
<td>Channel</td>
<td>Inactive Empty Clear Clea Clear</td>
</tr>
<tr>
<td>0</td>
<td>Inactive Empty Clear Clear</td>
</tr>
<tr>
<td>10 (display</td>
<td>Active Empty Clear Clear</td>
</tr>
<tr>
<td>controller)</td>
<td></td>
</tr>
<tr>
<td>14 (real-time</td>
<td>Active Full Set Set</td>
</tr>
<tr>
<td>clock)</td>
<td></td>
</tr>
<tr>
<td>15 (two-port mux)</td>
<td>Active Empty Clear Clear</td>
</tr>
<tr>
<td>17 (maintenance)</td>
<td>Active Empty Clear Clear</td>
</tr>
<tr>
<td>Other installed</td>
<td>Active Empty Clear Clear</td>
</tr>
<tr>
<td>channels</td>
<td></td>
</tr>
<tr>
<td>Noninstalled</td>
<td>Active Empty Clear Clear</td>
</tr>
<tr>
<td>channels</td>
<td></td>
</tr>
</tbody>
</table>

The flags of channel 14 and of noninstalled channels are fixed by hardware and cannot be changed.
Register | Initialization | Description
--- | --- | ---
K | 007100g | Instruction display
P | 007777g | Causes block input to start from location 0
A | 10,000g | Count of 4096 words
Q | 0, 1, 2... | I/O channel numbers (PPO: 0, PPI: 1, and so on)

All registers in both barrels are set to these values, except the registers of PPO.

If the long deadstart sequence is being performed, hardware clears location 7777g in all PP memories and sets the P register of PPO to the value indicated by the parameter LDS ADDR = XXXX (normally 6000g). PPO starts performing a test program from a read-only memory in IOU. Hardware errors cause the LDS program to hang before completion. In the absence of errors, execution proceeds until the test program reaches location 7776g. When this happens, the unique part of the long deadstart sequence ends with a master clear.

Next, both deadstart sequences clear PPO location 0, write the deadstart program on the display into PPO memory locations 1 to 20g, and clear PPO location 21g. PPO then starts executing the program entered from the deadstart display, (which is normally a bootstrap program to input more data from an assigned external device).

The short deadstart sequence does not disturb PP memory other than PPO locations 0 to 21g. Both deadstart sequences leave all PPs, except PPO, waiting for a block input, or for action through the maintenance channel. After the block input is complete, each PP starts executing the program entered from whatever address was entered into location 0 of that PP.

**IOU RECONFIGURATION**

The logical PP numbers and hardware are assigned to physical PPs circularly from the settings of IOU deadstart display PPM CONF and BRL CONF parameters, specifying which physical barrel and PPM is PPO. Maximum values for these parameters depend on the number of PPs installed. Illegal values entered in RB X and RP XX commands are rejected by the deadstart display, and cause error messages to appear on the screen (refer to the Hardware Operator's Guide). Reconfiguration is discussed in detail in the Hardware Operator's Guide; allowable values for the PPM CONF and BRL CONF parameters and reconfiguration examples are shown in tables 1-3-3 and 1-3-4.
### TABLE 1-3-3. PP and Barrel Reconfiguration, RP=0

<table>
<thead>
<tr>
<th>Physical No. of PPMs</th>
<th>Logical PP</th>
<th>Valid Range</th>
<th>RB</th>
</tr>
</thead>
<tbody>
<tr>
<td>PP</td>
<td>Barrel</td>
<td>RB=0</td>
<td>RB=1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>02</td>
<td>02</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>03</td>
<td>03</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>04</td>
<td>04</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>05</td>
<td>05</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>06</td>
<td>06</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>07</td>
<td>07</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>08</td>
<td>08</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>09</td>
<td>09</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>11</td>
<td>11</td>
<td>0</td>
</tr>
</tbody>
</table>

**Notes:**
- \(\text{RP} = \text{PP} \text{ reconfiguration parameter}\)
- \(\text{RB} = \text{Barrel reconfiguration parameter}\)
- Physical PP numbers are determined by the PP memory assigned to each PP.

### TABLE 1-3-4. PP and Barrel Reconfiguration, RP=3

<table>
<thead>
<tr>
<th>Physical No. of PPMs</th>
<th>Logical PP</th>
<th>Valid Range</th>
<th>RB</th>
</tr>
</thead>
<tbody>
<tr>
<td>PP</td>
<td>Barrel</td>
<td>RB=0</td>
<td>RB=1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>02</td>
<td>02</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>03</td>
<td>03</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>04</td>
<td>04</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>05</td>
<td>05</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>06</td>
<td>06</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>07</td>
<td>07</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>08</td>
<td>08</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>09</td>
<td>09</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>11</td>
<td>11</td>
<td>0</td>
</tr>
</tbody>
</table>

**Notes:**
- \(\text{RP} = \text{PP} \text{ reconfiguration parameter}\)
- \(\text{RB} = \text{Barrel reconfiguration parameter}\)
- Physical PP numbers are determined by the PP memory assigned to each PP.
INSTRUCTION DESCRIPTIONS

CP INSTRUCTIONS

CP INSTRUCTION FORMATS

**NOTE**

Cyber 170 CP instructions use the rightmost 60 bits in the 64-bit word. The leftmost 4 bits are undefined. For these instructions, the most significant bit is bit 59 and the least significant bit is bit 0.

Program instruction words are divided into 15-bit fields called parcels. The first parcel (parcel 0) is the highest-order 15 bits of the 60-bit word. The second, third, and fourth parcels (parcels 1, 2, and 3) follow in order. Figure I-4-1 shows possible parcel arrangements for instructions within a program instruction word.

An instruction may occupy one, two, or four parcels. This arrangement depends upon the instruction format. When an instruction occupies two parcels, it must occupy two parcels within the same program word. A program word may be filled with one parcel pass instruction or an instruction acting as a two-parcel pass instruction. These instructions are used to fill a program word when necessary to place a particular instruction in the first parcel of a program word or to avoid starting a two-parcel instruction in the fourth parcel of a program word. Pass instructions may also be used for branch entry points because a branch instruction destination address must begin with a new word. One-parcel pass instructions are 460xx through 463xx. Instructions 60xxx through 62xxx may be used as two-parcel pass instructions by setting the instruction designer to zero. Refer to table I-4-1 for CP instruction designators.

CP instructions 011 and 012 have special properties. They are 60-bit double instructions which must start at parcel 0. The programmer has the option of providing a branch instruction at parcels 2 and 3 in the same instruction word, (to an error handling software routine), or filling this space with pass instructions. Refer to instructions 011 and 012.

Instructions 013 and 464 through 467 are 60-bit instructions which must start at parcel 0. They ignore any information in parcels 2 and 3; however, these parcels are normally set to all zeros.

---

**INSTRUCTION COMBINATIONS**

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>60 Bits</td>
</tr>
<tr>
<td>Parcel 0</td>
<td>Parcel 3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>30</th>
<th>15</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>44</th>
<th>30</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>30</th>
<th>29</th>
<th>14</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>30</th>
<th>15</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>30</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>59</th>
<th>60</th>
<th>15</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parcel 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**OPCODE** I I I I I K

<table>
<thead>
<tr>
<th>14</th>
<th>8</th>
<th>5</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>15 Bits</td>
</tr>
</tbody>
</table>

pl  |  |  | ('--2nd operand register (1 of 8) |
pl  |  |  | ('--1st operand register (1 of 8) |
pl  |  |  | ('--result register (1 of 8) |
pl  |  |  | ('--operation code |

pl  |  |  | ('--2nd operand |
pl  |  |  | ('--1st operand register (1 of 8) |
pl  |  |  | ('--result register (1 of 8) |
pl  |  |  | ('--operation code |

Figure I-4-1. CP Instruction Parcel Arrangement
TABLE 1-4-1. CENTRAL PROCESSOR INSTRUCTION DESIGNATORS

<table>
<thead>
<tr>
<th>Designator</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>6-bit/9-bit field specifying instruction operation code</td>
</tr>
<tr>
<td>i</td>
<td>3-bit code specifying one of eight registers</td>
</tr>
<tr>
<td>j</td>
<td>3-bit code specifying one of eight registers</td>
</tr>
<tr>
<td>JK</td>
<td>6-bit code specifying amount of shift or mask</td>
</tr>
<tr>
<td>k</td>
<td>3-bit code specifying one of eight registers</td>
</tr>
<tr>
<td>K</td>
<td>18-bit operand or address</td>
</tr>
<tr>
<td>x</td>
<td>Unused designator</td>
</tr>
<tr>
<td>A</td>
<td>One of eight 18-bit address registers</td>
</tr>
<tr>
<td>B</td>
<td>One of eight 18-bit index registers; B0 is fixed and equal to zero</td>
</tr>
<tr>
<td>X</td>
<td>One of eight 60-bit operand registers</td>
</tr>
<tr>
<td>()</td>
<td>Content of the word at a CM address</td>
</tr>
<tr>
<td>C1*</td>
<td>Offset (character address) of the first character in the first word of the source field</td>
</tr>
<tr>
<td>C2*</td>
<td>Character address of the first character in the first word of the result field</td>
</tr>
<tr>
<td>K1*</td>
<td>18-bit address indicating the CM location of the first (leftmost) character of the source field</td>
</tr>
<tr>
<td>K2*</td>
<td>18-bit address indicating the CM location of the first (leftmost) character of the result field</td>
</tr>
<tr>
<td>LL*</td>
<td>Lower 4 bits of the field length (character count) for a move or compare instruction; used with LU to specify field length</td>
</tr>
<tr>
<td>LU*</td>
<td>Upper 9 bits of the field length; (character count) for indirect move instruction or the upper 3 bits for direct instructions; used with LL to specify field length</td>
</tr>
</tbody>
</table>

* Applicable to compare/move instructions only.

CP OPERATING MODES

The CP executes instructions in CYBER 170 job mode, in CYBER 170 monitor mode, or in an executive state, and changes these through CYBER 170 exchange jumps. Such exchanges are caused by CP instruction 013, PP instructions 2600, 2610, and 2620, or by hardware-detected error conditions. Hardware caused exchanges are also called error exits; most of these can be enabled/disabled by setting/clearing bits in the CYBER 170 exchange package. Refer to CYBER 170 Exchange Jump, Executive state, and Error Response, section 5 of this part.

A hardware flag called the CYBER 170 monitor flag (MF) when set/clear indicates that the CP is in the CYBER 170 monitor/job mode. Executive state provides CYBER 170 environment at initialization, interacts with the central processor error detection logic, and is invoked when a CYBER 170 halt occurs. The executive state is invisible to the applications programmer.

CP INSTRUCTION DESCRIPTIONS

The instruction descriptions are in numerical order. The shaded areas, like those in the following 00xxx and 010xK instruction formats, indicate unused bits. The unused bits are ignored by the CP.

00xxx Error Exit to MA when CYBER 170 PS MF Clear
Interrupt to Executive Mode when CYBER 170 MF Set

This instruction causes an illegal instruction error exit. CYBER 170 MF is the hardware monitor flag. Refer to Illegal Instructions, section 5 of this part.

010xK Return Jump to K RJ

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction writes a special word into CM at relative address K. The current program sequence then terminates by a jump to address K plus 1. The word stored in memory contains a jump instruction which causes an unconditional jump to the address of this return jump instruction plus 1.

This instruction calls a subroutine and inserts execution of the subroutine between execution of this instruction word and the following instruction word. Instructions appearing after the return jump instruction in the instruction word are not executed. The called subroutine exit must be at address K. The called subroutine entrance address must be K plus 1.
This instruction stores a 60-bit word at address K in memory. The upper half of this word contains an unconditional jump (0040) instruction with an address which is equal to the current program address plus 1. The lower half of the stored word is all zeros. The octal digits in the stored word then appear as illustrated with the x field indicating the location of the current program address plus 1.

K 0400 x xxxx 00000 00000 Subroutine exit
K + 1 yyyy yyyy yyyy yyyy yyyy Subroutine entrance

011 jk Block Copy Bj + K Words from REC Bj+k UEM to CM

59 51 47 30 29 0
011 1 j 1 K INST. FOR HALF EXIT

This instruction copies a block of Bj plus K consecutive words from unified extended memory (UEM) to CM, beginning at address A0 plus RAC in CM and address X0 plus RAE in UEM. It leaves Bj, X0 and A0 unchanged. Bj and K are both signed 18-bit one's complement numbers, making it possible to transfer a maximum of 131,071 60-bit words. If Bj plus K is zero, the instruction acts as a 60-bit pass instruction.

When the block copy flag is set, the destination CM address is calculated using the value in bits 30 through 50 of the X0 register rather than the A0 register. Bits 51 through 59 must be set to zero. Results are undefined if these bits are not zero.

If bit 21 or 22 of the result of X0 plus RAE is a one, the next instruction is taken from parcel 2 of the same instruction word. If this is not the case, the next instruction is from parcel 0 of the next instruction word. Also, the execution of the 012 jk instruction may be interrupted; if this occurs, execution is restarted from the beginning. Refer to Block Copy Instructions, section 5 of this part.

This instruction stores P plus 1 into the outgoing CYBER 170 exchange package in hardware and then exchanges this CYBER 170 exchange package with the CYBER 170 exchange package stored in memory. If, at the beginning of the instruction, CYBER 170 MF is set, then the incoming CYBER 170 exchange package starts at absolute address Bj plus K. If, at the beginning, CYBER 170 MF is clear, then the j and K fields of the instruction are ignored, and the incoming CYBER 170 exchange package starts at absolute address MA which is obtained from the outgoing CYBER 170 exchange package. In either case, CYBER 170 MF is toggled and the outgoing CYBER 170 exchange package is stored beginning at the same CM address from where the incoming CYBER 170 exchange package was obtained. Also, the jump is always to relative address P, parcel 0, from the new CYBER 170 exchange package. Refer to CYBER 170 Exchange Jumps, section 5 of this part.

014 jk Read One Word from (Xk + RAE) RXJ Xk to Xj

14 6 5 3 2 0
014 1 j 1 k

This instruction is illegal if the UEM enable flag in the CYBER 170 exchange package is clear. This instruction reads the 60-bit word from UEM location Xk plus RAE into Xj. Xk is less than FLE.

015 jk Write One Word from Xj to (Xk + RAE)

14 6 5 3 2 0
015 1 j 1 k

This instruction is illegal if the UEM enable flag in the CYBER 170 exchange package is clear. This instruction copies a block of Bj plus K consecutive words from CM to UEM, beginning at address X0 plus RAE in UEM and address A0 plus RAC in CM. It leaves Bj, X0 and A0 unchanged. Bj and K are both signed 18-bit one's complement numbers, making it possible to transfer a maximum of 131,071 60-bit words. If Bj plus K is zero, the instruction acts as a 60-bit pass instruction.
This instruction is illegal if the UEM enable flag in the CYBER 170 exchange package is clear. This instruction writes the 60-bit word from Xj into the UEM location Xk plus RAE. Xk is less than FLE.

016jk  Read Free Running Counter

This instruction transfers the current contents of the 48-bit free running counter to the Xj register. The leftmost twelve bits of Xj are set to zero. The k field is ignored.

This instruction is a single parcel instruction that can be located in any parcel.

017jk  Illegal Instruction
Refer to Illegal Instructions, section 5 of this part.

021xK  Jump to (Bi) + K

This two-parcel instruction uses the lower-order 18 bits as operand K. The instruction causes the current program sequence to terminate with a jump to address Bi plus K in CM.

This instruction allows computed branch point destinations. This is the only instruction in which a computed parameter can specify a program branch destination address. All other jump instructions have preassigned destination addresses.

The quantities in Bi and operand K are added in an 18-bit one's complement mode. The result is treated as an 18-bit positive integer which specifies the beginning address in CM for the new program sequence. The remaining instructions, if any, in the instruction word do not execute.

030JK  Branch to K if (Xj) = 0

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The branch to address K occurs only on the following conditions. The current program sequence continues for all other cases.

        Jump to K if: (Xj) = 0000 0000 0000 0000 0000
                     (positive zero)
        (Xj) = 7777 7777 7777 7777 7777
                     (negative zero)

This instruction branches on a zero result from either a fixed-point or a floating-point operation.

031JK  Branch to K if (Xj) 0

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The program sequence continues only on the following conditions. The branch to address K occurs for all other cases.

        Continue if:  (Xj) = 0000 0000 0000 0000 0000
                     (positive zero)
        (Xj) = 7777 7777 7777 7777 7777
                     (negative zero)

This instruction branches on a nonzero result from either a fixed-point or a floating-point operation.

032JK  Branch to K if (Xj) is Positive

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The branch decision for this instruction is based on the value of the sign bit in Xj.

        Jump to K if:  Bit 59 of Xj = 0 (positive)
                       Bit 59 of Xj = 1 (negative)

This instruction branches on a positive result from either a fixed-point or a floating-point operation.

033JK  Branch to K if (Xj) is Negative

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The branch decision for this instruction is based on the value of the sign bit in Xj.

        Jump to K if:  Bit 59 of Xj = 0 (negative)
                       Bit 59 of Xj = 1 (positive)

This instruction branches on a negative result from either a fixed-point or a floating-point operation.

034JK  Branch to K if (Xj) is in Range

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The branch decision for this instruction is based on the value of the sign bit in Xj.

        Jump to K if:  Bit 59 of Xj = 0 (positive)
                       Bit 59 of Xj = 1 (negative)

This instruction branches on a result from either a fixed-point or a floating-point operation.
This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The program sequence continues only on the following conditions. The branch to address K occurs for all other cases.

Continue if:  \( (Xj) = 3777 \ldots \) (positive overflow)  
\( (Xj) = 4000 \ldots \) (negative overflow)

This instruction branches on a floating-point quantity within the floating-point range. The value of the coefficient is ignored in making this branch test. An underflow quantity is considered in range for purposes of this test.

035JK Branch to K if (Xj) is Out of Range OR
041JK Branch to K if (Bi) = (Bj) EQ
051JK Branch to K if (Bi) \( \neq \) (Bj) NE
061JK Branch to K if (Bi) \( \geq \) (Bj) GE

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of Xj. The branch to address K occurs only on the following conditions. The current program sequence continues for all other cases.

Jump to K if:  \( (Xj) = 3777 \ldots \) (positive overflow)  
\( (Xj) = 4000 \ldots \) (negative overflow)

This instruction branches on a floating-point quantity which is not defined. The value of the coefficient is ignored in making this branch test. An overflow quantity or an underflow quantity is considered defined for purposes of this test.

036JK Branch to K if (Xj) is Definite DF
046JK Branch to K if (Xj) is Definite DF
056JK Branch to K if (Xj) is Definite DF
066JK Branch to K if (Xj) is Definite DF

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon the content of the Xj register. The branch to address K occurs only on the following conditions. The current program sequence continues for all other cases.

Continue if:  \( (Xj) = 1777 \ldots \) (positive indefinite)  
\( (Xj) = 6000 \ldots \) (negative indefinite)

This instruction branches on an index inequality test. A quantity consisting of all zeros and a quantity consisting of all ones are not equal for this test.

037JK Branch to K if (Xj) is Indefinite ID
047JK Branch to K if (Xj) is Indefinite ID
057JK Branch to K if (Xj) is Indefinite ID
067JK Branch to K if (Xj) is Indefinite ID

60469350 B
This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon a comparison of the contents of Bi and Bj. Both quantities are treated as signed integers. The branch to address K occurs if the content of Bi is greater than or equal to the content of Bj. The current program sequence continues if the content of Bi is less than Bj.

This instruction branches on an index threshold test. A positive zero quantity is considered greater than a negative zero quantity.

07ijK Branch to K if (Bi) < (Bj)  LT

This two-parcel instruction uses the lower-order 18 bits as operand K. Execution of this instruction causes the program sequence to terminate with a jump to address K in CM or to continue with the current program sequence, depending upon a comparison of the contents of Bi and Bj. Both quantities are treated as signed integers. The branch to address K occurs if the content of Bi is greater than or equal to the content of Bj. The current program sequence continues if the content of Bi is less than Bj.

This instruction branches on an index threshold test. A positive zero quantity is considered greater than a negative zero quantity.

10i1x Transmit (Xj) to Xi  BXi Xj

This instruction transfers a 60-bit word from Xj into Xi.

This instruction moves data from one X register to another X register. No logical function is performed on the data.

13ijk Logical Difference of (Xj) and (Xk) to Xi  BXi Xj-Xk

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical difference of the two operands. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

(Xj) = 0000 7777 0123 4567 1010
(Xk) = 0123 4567 7777 0000 1100
(Xi) = 0123 7777 7777 4567 1110

This instruction compares bit patterns or complements bit patterns during data processing.

14ixk Transmit Complement of (Xk) to Xi  BXi -Xk

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical complement of the two operands. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

(Xj) = 0123 7777 0123 4567 1010
(Xk) = 0123 4567 7777 0000 1100
(Xi) = 0000 3210 7654 7777 0110

This instruction extracts portions of a 60-bit word during data processing.

12ijk Logical Sum of (Xj) and (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical sum of the two operands. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

(Xj) = 7777 7000 0123 4567 1010
(Xk) = 0123 4567 0077 7700 1100
(Xi) = 0123 4000 0023 4500 1000

This instruction merges portions of a 60-bit word into a composite word during data processing.
This instruction reads a 60-bit word from Xk, complements the word, and writes the result into Xi.

This instruction changes the sign of a fixed-point or floating-point quantity. The instruction also inverts an entire 60-bit field during data processing.

15i,j,k Logical Product of (Xj) with Complement of (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical product of the value in Xj and the complement of the value in Xk. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible combinations that may occur.

\[
(Xj) = 7777 7000 0123 4567 1010 \\
(Xk) = 0123 4567 0007 7700 1100 \\
(Xi) = 7654 3000 0120 0067 0010
\]

This instruction extracts portions of a 60-bit word during data processing.

16i,j,k Logical Sum of (Xj) with Complement of (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical sum of the value in Xj and the complement of the value in Xk. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

\[
(Xj) = 0000 7777 4567 0123 0000 \\
(Xk) = 0123 4567 7777 0000 1100 \\
(Xi) = 7654 7777 0123 7777 7677
\]

This instruction merges portions of a 60-bit word into a composite word during data processing.

17i,j,k Logical Difference of (Xj) with Complement of (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a result, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. The result delivered to Xi is the bit-by-bit logical difference of the value in Xj and the complement of the value in Xk. Each of the 60 bits in Xj is compared with the corresponding bit in Xk to form a single bit in Xi. A sample computation is listed in octal notation to illustrate the operation performed and includes the four possible combinations that may occur.

\[
(Xj) = 0123 7777 0123 4567 1010 \\
(Xk) = 0123 4567 7777 3210 1100 \\
(Xi) = 7777 4567 0123 0000 7667
\]

This instruction compares bit patterns or complements bit patterns during data processing.

20i,j,k Left Shift (Xi) by jk

This instruction reads one operand from Xi, shifts the 60-bit word left circularly by jk bit positions, and writes the resulting 60-bit word back into the same Xi register. The j and k designators are treated as a single 6-bit positive integer operand in this instruction.

A left-circular shift implies that the bit pattern in the 60-bit word is displaced towards the highest-order bit positions. The bits shifted off the upper end of the 60-bit word are inserted in the lowest-order bit positions in the same sequence. The resulting 60-bit word has the same quantity of bits with values of one and zero as in the original operand.

A sample computation is listed in octal notation to illustrate the operation performed.

Initial (Xi) = 2323 6600 0000 0000 0111

(jk) = 12 (octal)

Final (Xi) = 7540 0000 0000 0022 2464

This instruction, together with instruction 21, may be used whenever a data word is to be shifted by a predetermined amount. If the amount of shift is derived in the execution of the program, instruction 22 or 23 should be used.
This instruction reads one operand from Xi, shifts the 60-bit word right with sign extension by jk bit positions, and writes the resulting 60-bit word back into the same Xi register. The j and k designators are treated as a single 6-bit positive integer operand in this instruction.

A right shift with sign extension implies that the bit pattern in the 60-bit word is displaced toward the lowest-order bit positions. The bits shifted off the lower end of the word are discarded. The highest-order bit positions are filled with copies of the original sign bit. Two sample computations are listed in octal notation to illustrate the operation performed. The first example contains a positive operand, and the second example contains a negative operand.

\[
\text{Initial (Xi)} = 2004\ 7655\ 0002\ 3400\ 0004
\]
\[
\text{Jk} = 30 \text{ (octal)}
\]
\[
\text{Final (Xi)} = 0000\ 0000\ 2004\ 7655\ 0002
\]

\[
\text{Initial (Xi)} = 6000\ 4420\ 2222\ 0000\ 5643
\]
\[
\text{Jk} = 10 \text{ (octal)}
\]
\[
\text{Final (Xi)} = 7774\ 0011\ 0404\ 4440\ 0013
\]

This instruction, together with instruction 20, may be used whenever a data word is to be shifted by a predetermined amount. If the amount of shift is derived in the execution of the program, instruction 22 or 23 should be used.

\[
22\ jk \text{ Left Shifted (Xk) Nominally } LXi\ Bj\ Xk
\]
\[
23\ jk \text{ Right Shifted (Xk) Nominally } AXi\ Bj\ Xk
\]

This instruction reads a 60-bit operand from Xk, shifts the data either left or right as specified by Bj, and writes the resulting 60-bit word into Xi. If the value in Bj is positive, the data is left shifted circularly the number of bit positions designated by the value in Bj. If the value in Bj is negative, the data is right shifted with sign extension the number of bit positions designated by the value in Bj. The sign of Bj is determined by Bj bit 17. A left circular shift implies that the bit pattern in the 60-bit word is displaced towards the highest-order bit positions. The bits shifted off the upper end are inserted in the lowest-order bit positions in the same sequence. The resulting 60-bit word has the same quantity of bits with values of one and zero as in the original operand.

A right shift with sign extension implies that the bit pattern in the 60-bit word is displaced towards the lowest-order positions. The bits shifted off the lower end are discarded. The highest-order bit positions are filled with copies of the original sign bit.

Two sample computations are listed in octal notation to illustrate the operation performed. The first example contains a positive shift count resulting in a right shift with sign extension, and the second example illustrates the right shift with sign extension.

\[
\begin{align*}
(Xk) & = 2323\ 6600\ 0000\ 0000\ 0111 \\
(Bj) & = 00\ 0012 \\
(Xi) & = 7540\ 0000\ 0000\ 0022\ 2464 \\
(Xk) & = 1327\ 6000\ 0000\ 3333\ 2422 \\
(Bj) & = 77\ 7771 \\
(Xi) & = 0013\ 2760\ 0000\ 0033\ 3324
\end{align*}
\]

If Bj bits 6 through 10 are different from Bj bit 17 and Bj bit 17 is set, the shift count is greater than 63 (decimal) places right, and a result of positive zero is returned to Xk. Bj bits 11 through 16 are not tested by this instruction.

This instruction is used when the amount of shift is derived in the computation. The instruction is also used for correcting the coefficient of a floating-point number when the exponent has been unpacked into a B register.

Two sample computations are listed in octal notation to illustrate the operation performed. The first example contains a positive shift count resulting in a right shift with sign extension, and the second example illustrates the right shift with sign extension.

\[
\begin{align*}
(Xk) & = 2323\ 6600\ 0000\ 0000\ 0111 \\
(Bj) & = 00\ 0012 \\
(Xi) & = 7540\ 0000\ 0000\ 0022\ 2464 \\
(Xk) & = 1327\ 6000\ 0000\ 3333\ 2422 \\
(Bj) & = 77\ 7771 \\
(Xi) & = 0013\ 2760\ 0000\ 0033\ 3324
\end{align*}
\]

A left circular shift implies that the bit pattern in the 60-bit word is displaced towards the highest-order bit positions. The bits shifted off the upper end are inserted in the lowest-order bit positions in the same sequence. The resulting 60-bit word has the same quantity of bits with values of one and zero as in the original operand.

A right shift with sign extension implies that the bit pattern in the 60-bit words is displaced towards the lowest-order bit positions. The bits shifted off the lower end of the word are discarded. The highest-order bit positions are filled with copies of the original sign bit.

Two sample computations are listed in octal notation to illustrate the operation performed. The first example contains a positive shift count resulting in a right shift with sign extension, and the second example illustrates the right shift with sign extension in a left circular shift.
Normalizing a number with either a positive or negative zero coefficient sets a shift count in Bj to 48 (decimal) and enters Xi with positive zero. If Xk contains an infinite quantity \((3777xxx...x\) or \(40000xxx...x\)) or an indefinite quantity \((1777xxx...x\) or \(60000xxx...x\)), no shift takes place. The contents of Xk is copied to Xi, and Bj is set to zero. Corresponding infinite and indefinite exit conditions are also set in the CP for exit mode action. If the exponent is less than negative 1777 with a zero coefficient, the contents of Xi and Bj are set to zero. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

### Example Computations

#### Example 1: Positive Floating-Point Number

1. **Xk** = 2034 0047 6500 0000 2262
2. **Xi** = 2026 4765 0000 0022 6420
3. **Bj** = 00 0006

#### Example 2: Negative Floating-Point Number

1. **Xk** = 5743 7730 1277 7777 5515
2. **Xi** = 5751 3012 7777 7755 1577
3. **Bj** = 00 0006

---

This instruction reads one operand from Xk, performs a rounding and then a normalizing operation in floating-point format, and delivers the round-normalized result to Xi. In addition, a positive integer shift count is sent to Bj. This shift count is the number of bit positions of shift required to normalize the original operand coefficient.

The rounding operation consists of adding a bit to the coefficient portion of the operand in a bit position immediately below the least significant bit position. This round bit has a value equal to the complement of the operand sign bit. The result increases the magnitude of the coefficient by one-half the value of the least significant bit. The normalizing operation consists of repositioning the coefficient and adjusting the exponent to leave the value of the resulting floating-point quantity unaltered. The coefficient is shifted towards the higher-order bit positions. The round bit is shifted along with the coefficient. The displacement is the minimum number of bit positions required to make bit 47 different from sign bit 59. This places the most significant bit of the coefficient in the highest-order position. The exponent is then decreased by the number of bit positions shifted.

Two sample computations are listed in octal notation to illustrate the operation performed. The first example involves a positive floating-point number, and the second example involves a negative number.
If Xk contains either an infinite quantity (377xxx...x or 4000xxx...x) or an indefinite quantity (177xxx...x or 6000xxx...x), no shift takes place. The content of Xk is copied to Xi, and Bj is set to zero. Corresponding infinite and indefinite exit conditions are also set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

26ijk Unpack (Xk) to Xi and Bj  UXi Bj Xk

This instruction reads one operand from Xk, unpacks this word from floating-point format, and delivers the coefficient and exponents to Xi and Bj, respectively. The 60-bit word delivered to Xi consists of the lowest 48 bits unaltered from the original operand plus the upper 12 bits, each equal to the original sign bit. This is a signed integer equal to the value of the coefficient in the original operand. The 18-bit quantity delivered to Bj is assigned integer equal to the value of the exponent in the original operand. The 11-bit exponent field in the operand is altered to remove the bias and then sign extended to fill out the 18-bit quantity. The sign of the coefficient is removed in this process.

Four sample sets of operands and unpacked results are listed in octal notation to illustrate the operation performed. These examples contain the four combinations of coefficient sign and exponent sign.

(Xk) = 2034 4500 3333 2000 0077
(Xi) = 0000 4500 3333 2000 0077
(Bj) = 00 0034

(Xk) = 1743 4500 3333 2000 0077
(Xi) = 0000 4500 3333 2000 0077
(Bj) = 77 7743

This instruction converts a number from floating-point format to fixed-point format.

27ijk Pack (Xk) and (Bj) to Xi  PXi Bj Xk

This instruction reads the contents of Xk and Bj, packs them into a single word in floating-point format, and delivers this result to Xi. The coefficient for the value in Xi is obtained from the content of Xk, which is treated as a signed integer. The exponent for the value in Xi is obtained from the content of Bj, which is treated as a signed integer.

The lowest-order 48 bits in Xi are copied directly from the lowest-order 48 bits in Xk. The sign bit in Xi is copied directly from the sign bit in Xk. The exponent field in Xi is derived from the value in Bj by extracting the lowest-order 11 bits in Bj and modifying this quantity for exponent bias and coefficient sign.

Four sample sets of operands and packed results are listed in octal notation to illustrate the operation performed. These examples contain the four combinations of coefficient sign and exponent sign.

(Xk) = 0000 4500 3333 2000 0077
(Bj) = 00 0034

(Xi) = 2034 4500 3333 2000 0077

(Xk) = 0000 4500 3333 2000 0077
(Bj) = 77 7743

(Xi) = 1743 4500 3333 2000 0077

This instruction converts a number in fixed-point format to floating-point format.

30ijk Floating Sum of (Xj) and (Xk)  FXi Xj+Xk to Xi

This instruction reads operands from two X registers, operates upon them to form a floating-point sum, and delivers this result to a third X register. The operands for this instruction are in floating-point format and are not necessarily normalized. The sum of the quantities in Xj and Xk is delivered to Xi in floating-point format and is not necessarily normalized.
The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right shifted by the difference of the two exponents such that both coefficients are the same significance. The two coefficients are then added to form a 96-bit result. The upper half of the result is then selected as a coefficient and packed along with the larger exponent to form the result sent to Xi. If coefficient overflow occurs, the sum is right shifted one place, and the exponent is increased by one.

If the two operands have unlike signs, the result coefficient may have leading zeros. No normalize operation is built into this instruction to correct this situation. A separate normalize instruction must be programmed if the result is to be kept in a normalized form.

When the difference between the exponents is greater than 128 (decimal), the shifted sign bit is extended to the entire shifted operand. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to be set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point difference, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result of subtracting the quantity in Xk from the quantity in Xj is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format, and the exponents are compared. The coefficient with the smaller exponent is right shifted by the difference of the two exponents such that both coefficients are the same significance. The Xk coefficient is then subtracted from the Xj coefficient to form a 96-bit result. The upper half of the result is then selected and packed along with the larger exponent to form the result sent to Xi. If coefficient overflow occurs, the result is right shifted one place, and the exponent is increased by one.

If the two operands have like signs, the result coefficient may have leading zeros. No normalize operation is built into this instruction to correct this situation. A separate normalize instruction must be programmed if the result is to be kept in a normalized form. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to be set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.
mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

341jk Round Floating Sum of (Xj) and (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a rounded floating-point sum, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result is delivered to Xi in floating-point format and is not necessarily normalized.

The round floating-point sum is a single-precision floating-point number with a round bit (or bits) inserted before the add operation takes place. A round bit is always inserted in the coefficient with the larger exponent. If the two exponents are equal, the round bit is inserted in the coefficient for Xk. The round bit is equal to the complement of the sign bit and is inserted immediately to the right of the least-significant bit in the coefficient. This has the effect of increasing the magnitude of the coefficient by one-half of the least significant bit. A second round bit is inserted in a corresponding manner to the other coefficient if both operands are normalized or have unlike signs. The second round bit is inserted before the coefficient has been shifted by the difference of the exponents. Infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

361jk Integer Sum of (Xj) and (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a 60-bit integer sum, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are signed integers. The resulting integer sum is delivered to Xi. Overflow is not detected.

This instruction adds integers too large for handling by 50 through 77 instructions. The instruction also merges and compares data fields during data processing. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

361jk Integer Difference of (Xj) and (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a 60-bit integer difference, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are signed integers. The result of subtracting the quantity in Xk from the quantity in Xj is delivered to Xi. Overflow is not detected.

This instruction subtracts integers too large for handling by 50 through 77 instructions. The instruction also compares data fields during data processing. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

401jk Floating Product of (Xj) and (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a floating-point product, and delivers this result to a third X register. The operands for this instruction are in...
Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The result is delivered to Xi in floating-point format. If both operands are normalized, the result is also normalized. If both operands are not normalized, the result is not normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction is used in floating-point calculations where rounding of operands is not desired, such as in multiple-precision arithmetic and in calculations involving error analysis. Infinite (3777xxx...x or 40000xxx...x) or indefinite (1777xxx...x or 50000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point product, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient.

This instruction is used in single-precision floating-point calculations. For multiple-precision calculations, the 40 and 42 instructions must be used. Infinite (3777xxx...x or 40000xxx...x) or indefinite (1777xxx...x or 50000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point product, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the 96-bit product register.

This instruction is used in single-precision floating-point calculations. For multiple-precision calculations, the 40 and 42 instructions must be used. Infinite (3777xxx...x or 40000xxx...x) or indefinite (1777xxx...x or 50000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point product, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient.

This instruction is used in single-precision floating-point calculations. For multiple-precision calculations, the 40 and 42 instructions must be used. Infinite (3777xxx...x or 40000xxx...x) or indefinite (1777xxx...x or 50000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point product, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the 96-bit product register.

This instruction is used in single-precision floating-point calculations. For multiple-precision calculations, the 40 and 42 instructions must be used. Infinite (3777xxx...x or 40000xxx...x) or indefinite (1777xxx...x or 50000xxx...x) operands cause corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

This instruction reads operands from two X registers, operates upon them to form a double-precision floating-point product, and delivers the lower half of this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format and are not necessarily normalized. The lower half of the double-precision product is delivered to Xi in floating-point format and is not necessarily normalized.

The two operands are unpacked from floating-point format. The exponents are added with a correction factor to determine the exponent for the result. The coefficients are multiplied as signed integers to form a 96-bit integer product. The upper half of this product is extracted to form the coefficient for the result. If the original operands are normalized and the double-precision product has only 95 significant bits, a 1-bit left shift to normalize the result coefficient is done. The resulting exponent is reduced by one count in this case.

If both operands are not normalized, the resulting double-precision product has less than 96 significant bits. No test is made for the position of the most significant bit. The upper 48 bits are read from the double-precision product register. Leading zeros occur in this result coefficient.
corresponding exit conditions to set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

43ijk Form Mask of jk Bits to Xi

This instruction generates a masking word using the j and k designators as parameters. No operands are read from operating registers. The j and k designators are treated as a single 6-bit octal quantity to designate the width of the masking field. A field of ones, beginning at the highest-order end of the word, is extended downward on a background of zeros. The completed masking word consists of one bits in the highest-order jk bit positions and zero bits in the remainder of the word. This masking word is then delivered to Xi. The following are sample parameters.

\[
\begin{align*}
  & j = 2 \\
  & k = 4
\end{align*}
\]

\[
Xi = 7777 \ 7760 \ 0000 \ 0000 \ 0000
\]

This instruction generates variable width masks for logical operations. This instruction, together with a shift instruction, generally creates an arbitrary field mask faster than reading a pregenerated mask from CM.

44ijk Floating Divide (Xj) by (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a rounded floating-point quotient, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format. The result of dividing the content of Xj by the content of Xk is delivered to Xi. If both operands are normalized, the quotient is also normalized. The remainder from the division process is discarded.

The two operands are unpacked from floating-point format. The exponents are subtracted with a correction factor to determine the exponent for the result. The coefficient from Xj is positioned in a dividend register. The coefficient from Xk is trial-subtracted repeatedly from the dividend. The quotient bits are assembled in a quotient register. When 48 bits of the quotient are assembled, they are packed with the result exponent into floating-point format and delivered to Xi.

If the exponent subtraction causes an underflow or overflow, an underflow or overflow result is returned even with the occurrence of a divide fault.

If the dividend is not normalized, the quotient cannot be normalized. However, the quotient is correct even though there may be leading zeros in the coefficient. If the divisor is not normalized, the quotient may be incorrect. If the coefficient for the content of Xj is larger than the coefficient for the content of Xk by a factor of two or more, a divide fault causes an indefinite result to be returned to Xi. (Refer to Floating-Point Arithmetic under Central Processor Programming in section 5 of this part.)

45ijk Round Floating Divide (Xj) by (Xk) to Xi

This instruction reads operands from two X registers, operates upon them to form a rounded floating-point quotient, and delivers this result to a third X register. The operands for this instruction are in Xj and Xk. These operands are in floating-point format. The result of dividing the content of Xj by the content of Xk is delivered to Xi. If both operands are normalized, the quotient is also normalized. The remainder from the division process is discarded.

The two operands are unpacked from floating-point format in this operation. The exponents are subtracted with a correction factor to determine the exponent for the result. The coefficient from Xj is positioned in a dividend register. The coefficient from Xk is trial-subtracted repeatedly from the dividend. The quotient bits are assembled in a quotient register. When 48 bits of the quotient are assembled, they are packed with the result exponent into floating-point format and delivered to Xi.

If the dividend is not normalized, the quotient cannot be normalized. However, the quotient is correct even though there may be leading zeros in the coefficient. If the divisor is not normalized, the quotient may be incorrect. If the coefficient for the content of Xj is larger than the coefficient for the content of Xk by a factor of two or more, a divide fault occurs. A divide fault causes an indefinite result to be returned to Xi. (Refer to Floating-Point Arithmetic under Central Processor Programming in section 5 of this part.)
This instruction is used in single-precision floating-point calculations where rounding of operands is desired to reduce truncation errors.

If infinite (3777xxx...x or 4000xxx...x) or indefinite (1777xxx...x or 6000xxx...x) operands are used, corresponding exit conditions are set in the CP for exit mode action. For further information, refer to Floating-Point Arithmetic under CP Programming in section 5 of this part.

460xx through 463xx Pass

NO

These instructions fill program instruction words where necessary to match jump destinations with word boundaries. The j and k designators are ignored, and a nonzero value has no effect in this instruction.

464 through 467 Compare/Move instructions must appear in parcel 0 or be treated as illegal instructions.

For better performance, recompile jobs to avoid use of CMU instructions.

Data fields consisting of 6-bit characters may start or end with any character position (offset) of the 10 5-bit positions in each word. The character positions are designated as follows:

59

0 1 2 3 4 5 6 7 8 9

For move instructions, a Kl designator specifies which CM word contains the first character of the source data field, and a Cl designator specifies the character position (offset) of the first character. The K2 designator specifies the CM location in which the first character of the result data field is placed, and the C2 designator specifies the first character position. For compare instructions, both data field addresses specify source fields.

Example:

If the instruction is Kl=1000 and Cl=3, the first character of the source field is in position 3 of location 1000.

1000///1///1///1 71 72 73 74 75 76 77 8 9

Therefore, the first character of the source field is 71.

An address is out of range if Cl or C2 is greater than 9, Kl plus N1 is greater than the program field length for CM (FLC), or K2 plus N2 is greater than FLC. N1 equals the number of CM references made to the source data field starting at Kl, and N2 equals the number of CM references made to the result data field starting at K2. When an address-out-of-range condition occurs, the CMU instruction is not executed.

LL is the lower 4 bits, and LU is the upper 9 bits of the field length designator in numbers of characters. The maximum length of the data fields for the move direct and the compare instructions is 127 (1778) characters. The maximum data field length for the move indirect instruction is 8191 (17777g) characters. If L (LU and LL combined) is zero, the instruction becomes a pass.

For overlapping move instructions, the address of the source field (specified by Kl) must be greater than the address of the result field (specified by K2) to provide proper field overlap. If Kl is less than K2, part of the source field is changed during execution, with the amount of change determined by the number of CM conflicts encountered. Overlapping fields should not contain more than 377 (octal) characters, because an exchange jump interrupts any compare/move operation having a decremented field length greater than 377 (octal).

464JK Move Indirect

IM

Any instructions located in the lower two parcels of the instruction word do not execute.

Bj plus K specifies a relative address in CM for the following descriptor word.

59 51 50 48 47 30 29 0

///1 LU Kl LL Cl C2 K2

The descriptor word specifies the movement of the source field to the result field. The movement is from left to right through the field. Register X0 clears at the end of the execution.

465 Move Direct

DM

This instruction moves the source field to the result field as specified by the 60-bit instruction word. The field length is limited to a 7-bit count.

466 Compare Collated

CC

This instruction compares the field designated by Kl,C1 with the field designated by K2,C2 as specified by the 60-bit instruction word.

The compare is from left to right through the fields until two unequal characters are found. These two characters are then collated and referenced in the
The number of pairs of characters that were collated equal xxx (L is the length of the field, and N is the number of pairs of characters that were collated equal prior to instruction termination.) If the table values found for the two unequal characters are unequal, X0 is set prior to instruction termination as follows:

If field K1 is greater than field K2, set X0 to 7777 7777 7777 7yyy where yyy is the complement of xxx.

If field K1 is equal to field K2, set X0 to 0000 0000 0000 0000.

If field K1 is less than field K2, set X0 to 7777 7777 7777 7yyy where yyy is the complement of xxx.

The value of the three octal numbers xxx, stored in X0, is determined by the equation L minus N equals xxx (L is the length of the field, and N is the number of pairs of characters that were collated equal prior to instruction termination). In other words, xxx is the number of pairs of characters not yet compared plus one.

The A0 register contains the starting word address of an 8-word, 64-character collate table (table I-4-2). This table must have been previously stored in consecutive CM locations.

The collated value of a character is found by examining the collate table. The upper 3 bits of the character to be collated are added to A0 to obtain the relative address of the word containing the collated value. The lower 3 bits of the character to be collated specify the character address of the collated value.

Example:

Suppose the character under examination is an octal 63. The 6 is added to the A0 to form the word address. The 3 is used to pick the correct character from that word. The value of 63 is 63 in the collate table.

**TABLE I-4-2. COLLATE TABLE**

<table>
<thead>
<tr>
<th>Address</th>
<th>Collating Character Locations</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>00 01 02 03 04 05 06 07 xx xx</td>
</tr>
<tr>
<td>A0+1</td>
<td>10 11 12 13 14 15 16 17 xx xx</td>
</tr>
<tr>
<td>A0+2</td>
<td>20 21 22 23 24 25 26 27 xx xx</td>
</tr>
<tr>
<td>A0+3</td>
<td>30 31 32 33 34 35 36 37 xx xx</td>
</tr>
<tr>
<td>A0+4</td>
<td>40 41 42 43 44 45 46 47 xx xx</td>
</tr>
<tr>
<td>A0+5</td>
<td>50 51 52 53 54 55 56 57 xx xx</td>
</tr>
<tr>
<td>A0+6</td>
<td>60 61 62 63 64 65 66 67 xx xx</td>
</tr>
<tr>
<td>A0+7</td>
<td>70 71 72 73 74 75 76 77 xx xx</td>
</tr>
</tbody>
</table>

1-4-16

60469350 A
This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM using the result as the relative address. The type of reference is a function of the i designator value.

\[
i = 0 \quad \text{No CM reference} \\
i = 1,2,3,4,5 \quad \text{Read from CM to Xi} \\
i = 6,7 \quad \text{Write into CM from Xi}
\]

This instruction obtains operands from CM for computation and delivers the results back into CM.

56ijk Set Ai to (Aj) - (Bk) \( \quad \) SAI Aj-Bk

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Ai. If the i designator is nonzero, a reference is made to CM using the result as the relative address. The type of reference is a function of the i designator value.

\[
i = 0 \quad \text{No CM reference} \\
i = 1,2,3,4,5 \quad \text{Read from CM to Xi} \\
i = 6,7 \quad \text{Write into CM from Xi}
\]

This instruction obtains operands from CM for computation and delivers the results back into CM.
This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Bj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Aj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Bi. The difference is formed in an 18-bit one's complement mode.

This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Bi. The difference is formed in an 18-bit one's complement mode.

This instruction reads operands from Aj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This two-parcel instruction reads an operand from Bj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This two-parcel instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Aj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Bi. The sum is formed in an 18-bit one's complement mode.
This two-parcel instruction uses the lower-order 18 bits as operand K. This instruction reads an operand from Xj, forms the sum of the operand plus K, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

73ijk Set Xi to (Xj) + (Bk) SXi Xj+Bk

This instruction reads operands from Xj and Bk, adds the operands, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

74ijk Set Xi to (Aj) + (Bk) SXi Aj+Bk

This instruction reads operands from Aj and Bk, adds the operands, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

75ijk Set Xi to (Aj) - (Bk) SXi Aj-Bk

This instruction reads operands from Aj and Bk, subtracts the Bk operand from the Aj operand, and delivers the result to Xi. The difference is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

76ijk Set Xi to (Bj) + (Bk) SXi Bj+Bk

This instruction reads operands from Bj and Bk, adds the operands, and delivers the result to Xi. The sum is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

77ijk Set Xi to (Bj) - (Bk) SXi Bj-Bk

This instruction reads operands from Bj and Bk, subtracts the Bk operand from the Bj operand, and delivers the result to Xi. The difference is formed in an 18-bit one's complement mode. The 18-bit result is sign-extended by copying the highest-order bit of the result into the upper 42 bit positions in Xi.

INSTRUCTION EXECUTION TIMING

Approximate execution times for models 815 and 825 CP instructions are listed in table 1-4-3. These times are listed with the assumption that no conflicts occur. Execution delays result unless all the conditions listed in the timing notes column exist for the particular instruction. The numbers in the timing notes column refer to notes listed at the end of the table.

NOTE

These execution times are approximations only and subject to change without notice. Accurate timings can come only from benchmark tests. Control Data Corporation is not responsible for assumptions made based on the times listed here.
<table>
<thead>
<tr>
<th>Timing</th>
<th>Instructions</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 Clocks</td>
<td>10 Copy Xj to Xi</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11 Logical Product</td>
<td></td>
</tr>
<tr>
<td></td>
<td>12 Logical Sum</td>
<td></td>
</tr>
<tr>
<td></td>
<td>13 Logical Difference</td>
<td></td>
</tr>
<tr>
<td></td>
<td>14 Complement</td>
<td></td>
</tr>
<tr>
<td></td>
<td>15 Logical Product, Comp</td>
<td></td>
</tr>
<tr>
<td>3 Clocks</td>
<td>50 Ai = Aj + K</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>51 Ai = Bj + K</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>52 Ai = Xj + K</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>53 Ai = Xj + Bk</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>54 Ai = Aj + Bk</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>55 Ai = Aj - Bk</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>56 Ai = Bj + Bk</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>57 Ai = Bj - Bk</td>
<td>i = 0</td>
</tr>
<tr>
<td></td>
<td>60 Bi = Aj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>61 Bi = Bj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>62 Bi = Xj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>63 Bi = Xj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64 Bi = Aj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>65 Bi = Aj - Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>66 Bi = Bj + Bk</td>
<td>i ≠ 0</td>
</tr>
<tr>
<td></td>
<td>67 Bi = Bj - Bk</td>
<td>i ≠ 0</td>
</tr>
<tr>
<td></td>
<td>70 Xi = Aj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>71 Xi = Bj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>72 Xi = Xj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>73 Xi = Xj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>74 Xi = Aj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>75 Xi = Aj - Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>76 Xi = Bj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>77 Xi = Bj - Bk</td>
<td></td>
</tr>
<tr>
<td>4 Clocks</td>
<td>16 Logical Sum, Comp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>17 Logical Diff, Comp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20 Shift Left Circ</td>
<td></td>
</tr>
<tr>
<td></td>
<td>21 Shift Right</td>
<td></td>
</tr>
<tr>
<td></td>
<td>43 Form Mask</td>
<td></td>
</tr>
<tr>
<td>5 - 8 Clocks</td>
<td>1011 Block copy (X to A)</td>
<td>6 clocks/word</td>
</tr>
<tr>
<td></td>
<td>1012 Block copy (A to X)</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>1030 Branch Xj = 0</td>
<td>Branch not taken</td>
</tr>
<tr>
<td></td>
<td>1031 Branch Xj ≠ 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1033 Branch Xj &lt; 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1034 Branch Xj in range</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1035 Branch Xj out range</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1036 Branch Xj def.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1037 Branch Xj indef.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>04 Branch Bi = Bj</td>
<td></td>
</tr>
<tr>
<td></td>
<td>05 Branch Bi ≠ Bj</td>
<td></td>
</tr>
<tr>
<td></td>
<td>06 Branch Bi &gt; Bj</td>
<td></td>
</tr>
<tr>
<td></td>
<td>07 Branch Bi &lt; Bj</td>
<td></td>
</tr>
<tr>
<td></td>
<td>22 Shift Xk by Bi</td>
<td>Left shift</td>
</tr>
<tr>
<td></td>
<td>23 Shift Xk by Bi Comp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>26 Unpack</td>
<td></td>
</tr>
<tr>
<td></td>
<td>27 Pack</td>
<td></td>
</tr>
<tr>
<td></td>
<td>36 Integer Sum</td>
<td></td>
</tr>
<tr>
<td></td>
<td>37 Integer Diff.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1670 Write Xj into CM</td>
<td>Model 825 only</td>
</tr>
<tr>
<td>9 Clocks</td>
<td>50 Ai = Aj + K</td>
<td>i = 6-7</td>
</tr>
<tr>
<td></td>
<td>51 Ai = Bj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>52 Ai = Xj + K</td>
<td></td>
</tr>
<tr>
<td></td>
<td>53 Ai = Xj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>54 Ai = Aj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>55 Ai = Aj - Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>56 Ai = Bj + Bk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>57 Ai = Bj - Bk</td>
<td></td>
</tr>
<tr>
<td>Timing Group</td>
<td>Instructions</td>
<td>Notes</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------</td>
<td>-------</td>
</tr>
<tr>
<td>10 Clocks</td>
<td>22 Shift Xk by Bi</td>
<td>Right shift</td>
</tr>
<tr>
<td></td>
<td>23 Shift Xk by Bi Comp</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>50 Ai = Aj + K</td>
<td>i = 1-5</td>
</tr>
<tr>
<td></td>
<td>51 Ai = Bj + K</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>52 Ai = Xk + K</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>53 Ai = Xk + Bk</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>54 Ai = Aj + Bk</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>55 Ai = Aj - Bk</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>56 Ai = Bj + Bk</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>57 Ai = Bj - Bk</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td>11-20 Clocks</td>
<td>1010 Return Jump</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1015 Write to UEM</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1660 Read CM at (Xk)</td>
<td>Model 825 only</td>
</tr>
<tr>
<td></td>
<td>670 Write Xj into CM</td>
<td>Model 815 only</td>
</tr>
<tr>
<td>21-24 Clocks</td>
<td>02 Branch to Bit K</td>
<td>Branch Taken</td>
</tr>
<tr>
<td></td>
<td>1030 Branch Xj = 0</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1031 Branch Xj ≠ 0</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1032 Branch Xj &gt; 0</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1033 Branch Xj &lt; 0</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1034 Branch Xj in range</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1035 Branch Xj out range</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1036 Branch Xj def.</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>1037 Branch Xj indef.</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>04 Branch Bi = Bj</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>05 Branch Bi ≠ Bj</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>06 Branch Bi &gt; Bj</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>07 Branch Bi &lt; Bj</td>
<td>&quot; &quot;</td>
</tr>
<tr>
<td></td>
<td>32 Floating DP Sum</td>
<td>Model 825 only</td>
</tr>
<tr>
<td></td>
<td>33 Floating DP Diff</td>
<td>Model 825 only</td>
</tr>
<tr>
<td>26-50 Clocks</td>
<td>660 Read CM at (Xk)</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>40 Floating Product</td>
<td>Model 825 only</td>
</tr>
<tr>
<td></td>
<td>41 Floating Product Round</td>
<td>Model 825 only</td>
</tr>
<tr>
<td></td>
<td>42 Floating DP Product</td>
<td>Model 825 only</td>
</tr>
<tr>
<td>100-110 Clocks</td>
<td>40 Floating Product</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>41 Floating Product Round</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>42 Floating DP Product</td>
<td>Model 815 only</td>
</tr>
<tr>
<td>120-130 Clocks</td>
<td>40 Floating Product</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>41 Floating Product Round</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>42 Floating DP Product</td>
<td>Model 815 only</td>
</tr>
<tr>
<td>130 Clocks</td>
<td>44 Floating Divide</td>
<td>Model 825 only</td>
</tr>
<tr>
<td></td>
<td>45 Floating Divide Round</td>
<td>Model 825 only</td>
</tr>
<tr>
<td>150 Clocks</td>
<td>44 Floating Divide</td>
<td>Model 815 only</td>
</tr>
<tr>
<td></td>
<td>45 Floating Divide Round</td>
<td>Model 815 only</td>
</tr>
<tr>
<td>212 Clocks</td>
<td>013 Exchange</td>
<td></td>
</tr>
<tr>
<td>15-500 Clocks</td>
<td>47 Population Count</td>
<td></td>
</tr>
</tbody>
</table>

60469350 C
PP INSTRUCTIONS FORMATS

Figure 1-4-2 shows PP instruction formats. PP instructions are 16 or 32 bits long. In instruction descriptions, the operation code is given either by two or three octal digits. The third digit, when used, indicates the state of the s-bit (zero or one) in I/O instructions. (Refer to table I-4-4.)

The upper 4 bits of the PP instructions must be zero to ensure that the instructions operate as defined in this section.

15 12 11 6 5 0
| ZEROS | OPCODE | d |

31 28 27 22 21 16 15 12 11 0
| ZEROS | OPCODE | d | ZEROS | m |

63 59 48 47 36 35 24 23 12 11 0
| a | b | c | d | e |

ZEROS

60-BIT DATA WORD IN CENTRAL MEMORY

LOCATION 15 12 11 0
d ZEROS | a
d+1 ZEROS | b
d+2 ZEROS | c
d+3 ZEROS | d
d+4 ZEROS | e

60-BIT DATA WORD IN PP MEMORY

Figure 1-4-3. PP Data Format

TABLE 1-4-4. PP NOMENCLATURE

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>Specifies instruction operation code</td>
</tr>
<tr>
<td>s</td>
<td>Specifies I/O instruction sub-code</td>
</tr>
<tr>
<td>c</td>
<td>Specifies channel number</td>
</tr>
<tr>
<td>A</td>
<td>Refers to the A register (arithmetic register) or the content of the A register</td>
</tr>
<tr>
<td>(A)</td>
<td>Refers to the content of the word at the CM address specified by the A register</td>
</tr>
<tr>
<td>P</td>
<td>Refers to the P register or to the content of the P register (program address register)</td>
</tr>
<tr>
<td>R</td>
<td>Refers to the R register or to the content of the R register (relocation register)</td>
</tr>
<tr>
<td>(d)</td>
<td>Refers to the content of the word at the PP memory address specified by the d field (direct mode)</td>
</tr>
<tr>
<td>((d))</td>
<td>Refers to the content of the word at the PP memory address specified by the m field (memory mode)</td>
</tr>
</tbody>
</table>

PP DATA FORMAT

Figure 1-4-3 shows PP data format and how 12-bit data is packed into 64-bit CM words or unpacked from 64-bit CM words.

PP INSTRUCTION DESCRIPTIONS

PP instruction descriptions are in numerical order. Refer to section 5, Programming Information.
This instruction specifies that no operation is to be performed. The instruction provides a means of padding out a program.

01dm Long jump to m + (d) LJM m,d

This instruction jumps to the address given by m plus the content of location d. If d equals zero, m is not modified.

02dm Return Jump to m + (d) RJM m,d

This instruction jumps to the address given by m plus the content of location d. If d equals zero, m is not modified. The current program address (P) plus 2 is stored at the jump address. The next instruction starts at the jump address plus 1. The subprogram exits with a long jump or normal sequencing to the jump address minus 1, which in turn contains a long jump, 0100. This returns the original program address plus 2 to the P register.

03d Unconditional Jump d UJN d

This instruction provides an unconditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. The value of d is added to the current program address. If d is positive (01 through 37), 0001 through 0037 is added, and the jump is forward. If d is negative (40 through 76), 7740 through 7776 is added, and the jump is backward. When d equals 00 or 77, the program hangs and requires a deadstart to restart the system.

04d Zero Jump d ZJN d

This instruction provides a conditional jump to any address up to 31 (decimal) locations forward or backward from the current program address. If the content of the A register is zero, the jump is taken. If the content of A is nonzero, the next instruction executes from P plus 1. Negative zero (777777) is treated as nonzero. For interpretation of d, refer to the 03 instruction.
This instruction forms the bit-by-bit logical difference of \( d \) and the lower 6 bits of \( A \) in the register \( A \). This is equivalent to complementing individual bits of \( A \) that correspond to bits of \( d \) that are one. The upper 12 bits of \( A \) are not altered.

12d Logical Product \( d \)

This instruction forms the bit-by-bit logical product of \( d \) and the lower 6 bits of the \( A \) register and leaves this quantity in the lower 6 bits of \( A \). The upper 12 bits of \( A \) are zero.

13d Selective Clear \( d \)

This instruction clears any of the lower 6 bits of the \( A \) register where corresponding bits of \( d \) are one. The upper 12 bits of \( A \) are not altered.

14d Load \( d \)

This instruction clears the \( A \) register and loads \( d \). The upper 12 bits of \( A \) are zero.

15d Load Complement \( d \)

This instruction clears the \( A \) register and loads the complement of \( d \). The upper 12 bits of \( A \) are one.

16d Add \( d \)

This instruction adds \( d \) (treated as a 6-bit positive quantity) to the content of the \( A \) register.

17d Subtract \( d \)

This instruction subtracts \( d \) (treated as a 6-bit positive quantity) from the content of the \( A \) register.

20dm Load \( dm \)

This instruction clears the \( A \) register and loads an 18-bit quantity consisting of \( d \) as the upper 6 bits and \( m \) as the lower 12 bits. The content of the location \( (P + 1) \) which follows the present program address \( P \) is read to provide \( m \).

21dm Add \( dm \)

This instruction adds to the \( A \) register the 18-bit quantity consisting of \( d \) as the upper 6 bits and \( m \) as the lower 12 bits. The content of the location \( (P + 1) \) which follows the present program address \( P \) is read to provide \( m \).

22dm Logical Product \( dm \)

This instruction forms the bit-by-bit logical product of the content of the \( A \) register and the 18-bit quantity \( dm \) in \( A \). The upper 6 bits of this quantity consist of \( d \), and the lower 12 bits are the content of the location \( (P + 1) \), which follows the present program address \( P \).

23dm Logical Difference \( dm \)

This instruction forms the bit-by-bit logical difference of the content of the \( A \) register and the 18-bit quantity \( dm \) in \( A \). This is equivalent to complementing individual bits of \( A \) which correspond to bits of \( dm \) that are one. The upper 6 bits of the quantity consist of \( d \), and the lower 12 bits are the content of the location \( (P + 1) \), which follows the present program address \( P \).

24dm Load \( R \) Register

Figure I-4-4 shows \( R \) register format. If \( d \) is not equal to 0, this instruction loads the \( R \) register from PP memory locations \( d \) (rightmost 10 bits) and \( d + 1 \) (next 12 bits). If \( d \) equals 0, the instruction is a pass.
25d Store R Register

SRD d

15 12 11 6 5 0
00 25 d

This instruction stores the R register into PP locations d (rightmost 10 bits) and d plus 1 (next 12 bits). If d equals 0, the instruction is a pass.

30d Load (d)

LDD d

15 12 11 6 5 0
00 30 d

This instruction clears the A register and loads the content at location d. The upper 6 bits of A are zero.

2600 Exchange Jump

EXN

15 12 11 6 5 0
00 26 00

This instruction causes an unconditional exchange jump in the CP, leaving the CP CYBER 170 monitor flag unaltered. The new CYBER 170 exchange package begins at central memory location R plus A when the leftmost bit in A is set. When this bit is clear, A specifies the address. The PP waits until the exchange has been completed before proceeding with the next instruction.

2610 Monitor Exchange Jump

MXN

15 12 11 6 5 0
00 26 10

If the CP is in the CYBER 170 monitor mode, this instruction is a pass. If the CP is in the CYBER 170 job mode, it causes a CYBER 170 exchange jump in the CP, switching the CP to the CYBER 170 monitor mode (MF equals 1). The new CYBER 170 exchange package begins at central memory location R plus A when the leftmost bit in A is set. When this bit is clear, A specifies the address. The PP waits until the exchange has been completed before proceeding with the next instruction.

2620 Monitor Exchange Jump to MA

MAN

15 12 11 6 5 0
00 26 20

If the CP is in CYBER 170 monitor mode, this instruction is a pass. If the CP is in CYBER 170 job mode, it causes a CYBER 170 exchange jump in the CP, switching the CP to CYBER 170 monitor mode (MF equals 1). The new CYBER 170 exchange package begins at the absolute address given in the MA field of the outgoing CYBER 170 exchange package. The PP waits until the exchange has been completed before proceeding with the next instruction.

27d Pass

KPT d

15 12 11 6 5 0
00 27 d

This instruction is no operation. However, it generates a pulse to a testpoint (keypoint) for optional monitoring by external equipment.
This instruction replaces the quantity at location d with its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

37d Replace Subtract One (d)  

This instruction replaces the quantity at location d with its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

40d Load ((d))  

This instruction clears the A register and loads a 12-bit quantity that is obtained by indirect addressing. The upper 6 bits of A are zero. Location d is read from PPM, and the word read is used as the operand address.

41d Add ((d))  

This instruction adds to the content of the A register a 12-bit operand (treated as a positive quantity) obtained by indirect addressing. Location d is read from PPM, and the word read is used as the operand address.

42d Subtract ((d))  

This instruction subtracts from the A register a 12-bit operand (treated as a positive quantity) obtained by indirect addressing. Location d is read from PPM, and the word read is used as the operand address.

43d Logical Difference ((d))  

This instruction forms in the A register the bit-by-bit logical difference of the lower 12 bits of the A register and the 12-bit operand read by indirect addressing. Location d is read from PPM, and the word read is used as the operand address. The upper 6 bits of A are not altered.

44d Store ((d))  

This instruction stores the lower 12 bits of the A register at the location specified by the content of location d.

45d Replace Add ((d))  

This instruction adds the operand, which is obtained from the location specified by the content at location d, to the content of the A register. The lower 12 bits of the sum replace the original operand. The result remains in A at the end of the operation.

46d Replace Add One ((d))  

This instruction replaces the operand, which is obtained from the location specified by the content at location d, by its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

47d Replace Subtract One ((d))  

This instruction replaces the operand, which is obtained from the location specified by the content at location d, by its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

48d Replace Subtract One ((d))  

This instruction clears the A register and loads a 12-bit quantity. The upper 6 bits of A are zeros. The 12-bit operand is obtained by indexed direct addressing. The quantity m, read from PPM location P plus 1, serves as the base operand address to which the content of d is added. If d equals 0, the operand address is m, but if d is not equal to 0, m plus the content in d is the operand address. Thus, location d may be used as an index quantity to modify operand addresses.
51dm Add (m+(d))  ADM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>51</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction adds the 12-bit operand (treated as a positive quantity) read by indexed direct addressing (refer to the 50 instruction) to the A register.

52dm Subtract (m+(d))  SBM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>52</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction subtracts the 12-bit operand (treated as a positive quantity) read by indexed direct addressing (refer to the 50 instruction) from the A register.

53dm Logical Difference (m+(d))  LMM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>53</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction forms the bit-by-bit logical difference of the lower 12 bits of the A register and a 12-bit operand obtained by indexed direct addressing (refer to the 50 instruction) in A. The upper 6 bits of A are not altered.

54dm Store (m+(d))  STM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>54</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction stores the lower 12 bits of the A register in the location determined by indexed direct addressing (refer to the 50 instruction).

55dm Replace Add (m+(d))  RAM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>55</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction adds the operand, which is obtained from the location determined by indexed direct addressing, (refer to the 50 instruction) to the A register. The lower 12 bits of the sum replace the original operand in PPM. The result remains in A at the end of the operation, and the original content of A is destroyed.

56dm Replace Add One (m+(d))  AOM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>56</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction replaces the operand, which is obtained from the location determined by indexed direct addressing, (refer to the 50 instruction) by its original value plus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

57dm Replace Subtract One (m+(d))  SOM m,d
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>57</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
This instruction replaces the operand, which is obtained from the location determined by indexed direct addressing (refer to the 50 instruction), by its original value minus 1. The result remains in the A register at the end of the operation, and the original content of A is destroyed.

60d Central Read from (A) to d  CRD d
15 12 11 6 5 0
<table>
<thead>
<tr>
<th>00</th>
<th>60</th>
<th>d</th>
</tr>
</thead>
</table>
This instruction disassembles one 60-bit word from central memory into five 12-bit words and stores these in five consecutive PP memory locations, beginning with the leftmost 12 bits of the 60-bit word. The parameters of the transfer are as follows:

If bit 17 of A is zero, A bits 0 through 16 contain the absolute address of the 60-bit word transferred. If bit 17 of A is one, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the 60-bit word transferred (for further information, refer to R Register under Input/Output Unit in section 2 of this part). Field d gives the PP location which receives the first 12-bit word transferred. PP memory addressing is cyclic and location 0000 follows location 7777.

61dm Central Read (d) Words from CRM d,m (A) to m
31 28 27 22 21 16 15 12 11 0
<table>
<thead>
<tr>
<th>00</th>
<th>61</th>
<th>d</th>
<th>00</th>
<th>m</th>
</tr>
</thead>
</table>
PP location 0000 is used by hardware. This instruction disassembles 60-bit words from central memory into 12-bit words, and places these in consecutive PP memory locations, beginning with the leftmost 12 bits of the first 60-bit word. The parameters of the transfer are as follows:

If bit 17 of A is zero, A bits 0 through 16 contain the absolute address of the first 60-bit word transferred. If bit 17 of A is one, hardware adds relocation register R to zero-extended A bits 0 through 16 to obtain the absolute address of the first 60-bit word transferred. PP location d must contain the number of 60-bit words transferred (for further information, refer to R Register under Input/Output Unit in section 2 of this part). Field m gives the PP location into which the first 12-bit word is placed.

60469350 A
This instruction stores \( P + 1 \) into PP location 0000 before beginning the transfer. After the transfer is completed, the next instruction is taken from one plus whatever address is stored in location 0000. If the transfer overwrites location 0000, execution resumes at the location specified by \((0000) + 1\). PP memory addressing is cyclic and location 0000 follows location 7777.

Register \( A \) is incremented by one after each 60-bit word is read from central memory. If the incrementing changes \( A \) bit 17, the central memory addressing is switched between direct address and relocation address modes. After the transfer is completed, the \( A \) register contains the address of the last word transferred plus one (direct addressing) or the same address less the contents of the relocation address register (relocation addressing), except as follows:

If the last word transferred is from a relative address 377776 and relocation is in effect, then the \( A \) register is cleared, and the value returned in \( A \) may not point to the last word transferred plus one.

62\text{d Central Write to (A) from d} \quad \text{CWD d}

\begin{verbatim}
15 12 11 6 5 0
00 62 d 0
\end{verbatim}

This instruction assembles five 12-bit words from consecutive PP memory locations into one 60-bit word and stores the 60-bit word in central memory. The first 12-bit word is stored in the leftmost 12 bits of the 60-bit word. The parameters of the transfer are as follows:

If bit 17 of \( A \) is zero, \( A \) bits 0 through 16 contain the absolute address of the 60-bit word stored. If bit 17 of \( A \) is one, hardware adds relocation register \( R \) to zero-extended \( A \) bits 0 through 16 to give the PP location from where the first 12-bit word is obtained. Field \( m \) gives the PP location from where the first 60-bit word is obtained.

This instruction stores its own address plus two into PP location 0000 before beginning the transfer. Memory address is cyclic and location 0000 follows location 7777. The transfer is subject to the CM bounds test.

The \( A \) register is incremented by one after each 60-bit word is written into central memory. If the incrementing of \( A \) changes \( A \) bit 17, the central memory addressing is switched between direct address and relocation address modes. Refer to Central Memory Addressing by PPs, section 5 of this part. After the transfer is completed, the \( A \) register contains either the address of the last word transferred plus one (direct addressing), or the same address less the contents of the relocation address register (relocation addressing), except as follows:

If the last word transferred is from a relative address 377776 and relocation is in effect, then the \( A \) register is cleared, and the value returned in \( A \) may not point to the last word transferred plus one.

64\text{oc Jump to m if Channel c Active} \quad \text{AJM m,c}

\begin{verbatim}
31 28 27 22 20 16 15 12 11 0
00 64 10 c 00 m
\end{verbatim}

If channel \( c \) is active this instruction causes a jump to \( m \). Otherwise, it is a pass.

64\text{oc Test and Set Channel c Flag} \quad \text{SCF m,c}

\begin{verbatim}
31 28 27 22 20 16 15 12 11 0
00 64 11 c 00 m
\end{verbatim}

If the channel \( c \) flag is set, this instruction causes a jump to \( m \). If the channel \( c \) flag is clear, it sets this flag and continues with the next instruction. When \( m \) is set to \( P + 2 \), the channel flag is unconditionally set.

If two or more PPs simultaneously issue this instruction for the same channel, the conflict is resolved as follows:

If one of the competing channels is channel 17 (maintenance channel), the PP in the lowest physical level sees the true condition of the flag; the other conflicting PPs see the flag set (and hence take a jump). If the competing channel is any other channel, software must resolve the conflict. Any five consecutively numbered PPs issue instructions at different times.

65\text{oc Jump to m if Channel c Inactive} \quad \text{IDM m,c}

\begin{verbatim}
31 28 27 22 20 16 15 12 11 0
00 65 10 0 00 m
\end{verbatim}

60469350 A
This instruction provides a conditional jump to a new address specified by \( m \). The jump is taken if the channel specified by \( c \) is inactive. The next instruction is at \( P \) plus 2 if the channel is active.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 65 & 11 & c & 00 & m \\
\hline
\end{array}
\]

This instruction clears the channel \( c \) flag. The \( m \) field is required but not used.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 66 & 10 & c & 00 & m \\
\hline
\end{array}
\]

This instruction provides a conditional jump to a new address specified by \( m \). The jump is taken if the channel designated by \( c \) is full. The next instruction is at \( P \) plus 2 if the channel is empty. An input channel is full when the input equipment places a word in the channel and that word has not been accepted by a PP. The channel is empty when a word has been accepted. An output channel is full when a PP places a word on the channel. The channel is empty when the output equipment accepts the word.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 67 & 11 & c & 00 & m \\
\hline
\end{array}
\]

If the channel \( c \) error flag is set, this instruction clears the error flag and causes a jump to \( m \). If this error flag is clear, the instruction is a pass. When \( m \) is set to \( P \) plus 2, the channel error flag is unconditionally cleared.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 67 & 10 & c & 00 & m \\
\hline
\end{array}
\]

This instruction transfers a block of 12-bit words from input channel \( d \) to PPM. The first word goes to the PPM address specified by \( m \). The A register holds the block length. \( A \) reduces by one as each word is read. The input operation completes when \( A \) equals zero or the data channel becomes inactive. If the operation terminates by the channel becoming inactive, the next storage location in PPM is set to zero. However, the word count is not affected by this empty word. Therefore, \( A \) holds the block length minus the number of real data words read.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 21 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 61 & d & 00 & m \\
\hline
\end{array}
\]

If the channel \( c \) error flag is clear, this instruction causes a jump to \( m \). If this error flag is set, the instruction clears the error flag and proceeds with the next instruction. When \( m \) is set to \( P \) plus 2, the channel error flag is unconditionally cleared.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 61 & c & 00 & m \\
\hline
\end{array}
\]

If bit 5 of \( d \) is clear and the channel is inactive, this instruction hangs the PP, waiting for the channel to go active and full, if executed. If bit 5 of \( d \) is set and the channel is inactive or is deactivated before a full is received, the instruction exits. The word is not accepted, and the A register clears.

\[
\begin{array}{|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 21 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 71 & d & 00 & m \\
\hline
\end{array}
\]

This instruction transfers a word from input channel \( d \) to the lower 12 bits of the A register. The upper 6 bits of \( A \) are cleared to zero.

\[
\begin{array}{|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 70 & d & 00 & m \\
\hline
\end{array}
\]

If the channel \( c \) error flag is clear, this instruction clears the error flag and causes a jump to \( m \). If this error flag is set, the instruction clears the error flag and proceeds with the next instruction. When \( m \) is set to \( P \) plus 2, the channel error flag is unconditionally cleared.

\[
\begin{array}{|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 70 & c & 00 & m \\
\hline
\end{array}
\]

This instruction provides a conditional jump to a new address specified by \( m \). The jump is taken if the channel specified by \( c \) is full. The next instruction is at \( P \) plus 2 if the channel is empty.

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & 22 & 20 & 16 \ 15 \ 12 \ 11 \ 0 \\
\hline
00 & 65 & 11 & c & 00 & m \\
\hline
\end{array}
\]
This instruction transfers a word from the A register (lower 12 bits) to output channel d.

**NOTE**

If bit 5 of d is clear and the channel is inactive, this instruction hangs the PP, waiting for the channel to go active and full, if executed. If bit 5 of d is set and the channel is inactive, the program continues at P plus 1. The word is not transferred.

**73d** Output A Words from m on Channel d

<table>
<thead>
<tr>
<th>OAM m,d</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21 16 15 12 11 6 5 0</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

This instruction transfers a block of words from PPM to channel d. The first word is read from the address specified by m. The A register holds the number of words to be sent. A reduces by one as each word is read. The output operation completes when A equals zero or the channel becomes inactive. During this instruction, address 0000 temporarily holds P while m is held in the P register. P advances by one to give the address of the next word as each word is read from the PPM.

**NOTE**

If this instruction executes when the data channel is inactive, no output operation is accomplished, and the program continues at P plus 2.

**74d** Activate Channel d

<table>
<thead>
<tr>
<th>A CN d</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 12 11 6 5 0</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

This instruction activates the channel specified by d and sends the active signal on the channel to equipment connected to the channel. Activating a channel, which must precede a 70 through 73 instruction, prepares I/O equipment for the exchange of data.

**NOTE**

If this instruction executes when the data channel is already active and if bit 5 of d is set, the program continues at P plus 1. Otherwise, activating an already active channel causes the PP to wait until the channel becomes inactive. If bit 5 of d is clear, the PP hangs if the channel is active, the program continues at P plus 1. Neither the function signal nor the function word transmits. The channel remains active, and execution continues.

**75d** Deactivate Channel d

<table>
<thead>
<tr>
<th>DCN d</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 12 11 6 5 0</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

This instruction deactivates the channel specified by d. As a result, the I/O data transfer stops.

**NOTE**

If this instruction executes when the data channel is already inactive and bit 5 of d is set, the program continues at P plus 1. The channel remains inactive, and no inactive signal is sent to the I/O equipment. Deactivating an already inactive channel causes the PP to hang until the channel becomes active.

If an output instruction is followed by a disconnect instruction without first establishing that the information has been accepted by the input device (check for channel empty), the last word transmitted may be lost.

Do not deactivate a channel before putting a useful program in the associated PP. PPs other than 0 are hung on an input instruction (71) after deadstart. Deactivating a channel after deadstart causes an exit to the address specified by the content of location 0000 plus 1 and execution of that program. If the channel is deactivated without a valid program in that PP, the PP executes whatever program was left in PPM. Therefore, the PP could run wild.

**76d** Function A on Channel d

<table>
<thead>
<tr>
<th>F AN d</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 12 11 6 5 0</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

This instruction sends the external function code in the lower 12 bits of the A register on channel d.

**NOTE**

If this instruction executes with bit 5 of d clear and the channel active, PP execution stops until a deadstart or another PP causes the channel to become inactive. If bit 5 of d is set and the channel is active, the program continues at P plus 1. Neither the function signal nor the function word transmits. The channel remains active, and execution continues.

**77d** Function m on Channel d

<table>
<thead>
<tr>
<th>P NC m,d</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21 16 15 12 11 6 5 0</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

If bit 5 of d is clear and the channel inactive, this instruction hangs the PP, waiting for the channel to go active and full, if executed. If bit 5 of d is set and the channel is inactive, the program continues at P plus 1. The word is not transferred.
This instruction sends the external function code specified by m on channel d.

**NOTE**

If this instruction executes with bit 5 of d clear and the channel active, PP execution stops until a deadstart or another PP causes the channel to become inactive. If bit 5 of d is set and the channel is active, the program continues at P plus 2. Neither the function signal nor the function word transmits. The channel remains active, and execution continues.

**INSTRUCTION EXECUTION TIMING**

Execution times for the PP instructions are listed in table I-4-5. The times listed in the execution time column assume that no conflicts occur. The timing notes refer to the notes at the end of the table. Execution times are given in 500-nanosecond major cycles.

**NOTE**

These execution times are approximations only and subject to change without notice. Accurate timings can come only from benchmark tests. Control Data Corporation is not responsible for assumptions made based on the times listed here.
<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time (Major Cycles)</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xx</td>
<td>Pass</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01dm</td>
<td>Long jump to m + (d)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>02dm</td>
<td>Return jump to m + (d)</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>03d</td>
<td>Unconditional jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>04d</td>
<td>Zero jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>05d</td>
<td>Nonzero jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>06d</td>
<td>Plus jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>07d</td>
<td>Minus jump d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>10d</td>
<td>Shift d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11d</td>
<td>Logical difference d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>12d</td>
<td>Logical product d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>13d</td>
<td>Selective clear d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>14d</td>
<td>Load d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>15d</td>
<td>Load complement d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>16d</td>
<td>Add d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>17d</td>
<td>Subtract d</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>20dm</td>
<td>Load dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>21dm</td>
<td>Add dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>22dm</td>
<td>Logical product dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>23dm</td>
<td>Logical difference dm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>24d</td>
<td>Load R register from (d) and (d) + 1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>25d</td>
<td>Store R register at (d) and (d) + 1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>260x</td>
<td>Exchange jump</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>261x</td>
<td>Monitor exchange jump</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>262x</td>
<td>Monitor exchange jump to MA</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>27d</td>
<td>Pass</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>30d</td>
<td>Load (d)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>31d</td>
<td>Add (d)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>32d</td>
<td>Subtract (d)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>33d</td>
<td>Logical difference (d)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>34d</td>
<td>Store (d)</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>35d</td>
<td>Replace add (d)</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Instruction Code</td>
<td>Description</td>
<td>Execution Time (Major Cycles)</td>
<td>Timing Notes</td>
</tr>
<tr>
<td>------------------</td>
<td>------------------------------------------</td>
<td>------------------------------</td>
<td>--------------</td>
</tr>
<tr>
<td>36d</td>
<td>Replace add one (d)</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>37d</td>
<td>Replace subtract one (d)</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>40d</td>
<td>Load ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>41d</td>
<td>Add ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>42d</td>
<td>Subtract ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>43d</td>
<td>Logical difference ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>44d</td>
<td>Store ((d))</td>
<td>3</td>
<td>-</td>
</tr>
<tr>
<td>45d</td>
<td>Replace add ((d))</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>46d</td>
<td>Replace add one ((d))</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>47d</td>
<td>Replace subtract one ((d))</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>50dm</td>
<td>Load (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>51dm</td>
<td>Add (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>52dm</td>
<td>Subtract (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>53dm</td>
<td>Logical difference (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>54dm</td>
<td>Store (m + (d))</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>55dm</td>
<td>Replace add (m + (d))</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>56dm</td>
<td>Replace add one (m + (d))</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>57dm</td>
<td>Replace subtract one (m + (d))</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>60d</td>
<td>Central read from (A) to d</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>61dm</td>
<td>Central read (d) words from (A) to m</td>
<td>-</td>
<td>2,3</td>
</tr>
<tr>
<td>62d</td>
<td>Central write to (A) from d</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>63dm</td>
<td>Central write (d) words to (A) from m</td>
<td>-</td>
<td>2,4</td>
</tr>
<tr>
<td>640cm</td>
<td>Jump to m if channel c active</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>641cm</td>
<td>Test and set channel c flag</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>650cm</td>
<td>Jump to m if channel c inactive</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>651cm</td>
<td>Clear channel c flag</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>660cm</td>
<td>Jump to m if channel c full</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>661cm</td>
<td>Jump to m if channel c error flag set</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>670cm</td>
<td>Jump to m if channel c empty</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>671cm</td>
<td>Jump to m if channel c error flag clear</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>70d</td>
<td>Input to A from channel d</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>71dm</td>
<td>Input A words to m from channel d</td>
<td>-</td>
<td>5</td>
</tr>
</tbody>
</table>
### TABLE I-4-5. PP INSTRUCTION TIMING (3 of 3)

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
<th>Execution Time (Major Cycles)</th>
<th>Timing Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>72d</td>
<td>Output from A on channel d</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>73dm</td>
<td>Output (A) words from m on channel d</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>74d</td>
<td>Activate channel d</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>75d</td>
<td>Deactivate channel d</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>76d</td>
<td>Function A on channel d</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>77dm</td>
<td>Function m on channel d</td>
<td>2</td>
<td>-</td>
</tr>
</tbody>
</table>

**Timing Notes:**

1. No assembly-disassembly unit (ADU) conflicts and no outstanding CYBER 170 exchange jump request in the ADU.
2. No ADU conflicts. No central memory conflicts. Add a possible trip due to resynchronization (CM read instructions only).
3. 7 major cycles for instruction set up and instruction exit.
   5 major cycles for every CM word.
4. 6 major cycles for instruction set up and instruction exit.
   5 major cycles for every CM word.
5. 5 major cycles for instruction set up and exit
   1 major cycle per word (non-conflict case)
   or 2 major cycles per word (conflict case).

Nonconflict case is when two PPs communicating to each other are not in the slot at the same time.
Conflict case is when two PPs communicating to each other are in the slot at the same time.
This section contains special programming information such as CYBER 170 exchange jump, instruction execution, floating and fixed-point arithmetic, address formats, and data formats. This section also lists central processor error responses.

**CP PROGRAMMING**

**CYBER 170 EXCHANGE JUMP**

The CP uses a CYBER 170 exchange jump operation to switch from CYBER 170 job mode to CYBER 170 monitor mode and back again. The execution of a CYBER 170 exchange jump permits the CP to send pertinent information from the operating and control registers to CM and permits CM to send new information to the same registers. The information that flows from and into the operating and control registers during a CYBER 170 exchange jump is called a CYBER 170 exchange package (figure 1-5-1).

A CYBER 170 exchange jump instruction is 013 in the CP and 2600, 2610, or 2620 in the IOU. The instruction starts or interrupts the CP and provides CM with the first address of a 16-word exchange package. The address is $K$ plus the content of the $Bj$ register, or the monitor address, for the CP-initiated exchange. The address is the content of $A$ plus $R$, if bit 17 in the $A$ register is set, or the content of the $A$ only, if bit 17 of the $A$ register is clear, in the exchange initiated by IOU instructions 2600 or 2610. The IOU also has the monitor exchange jump to MA, 2620, instruction in which the content of MA is used for the exchange address. The CYBER 170 exchange package provides the following information for a program to be executed.

- Program address $(P)$ - 18 bits
- Reference address for CM $(RAC)$ - 21 bits
- Field length of program for CM $(FLC)$ - 21 bits
- Exit mode $(EM)$ - 6 bits
- Flag register - 6 bits
- Reference address for UEM $(RAE)$ - 21 bits (lower 6 bits are assumed to be zeros)

![Figure 1-5-1. CYBER 170 Exchange Package](image-url)
Field length of block transfer for UEM (FLE) - 24 bits (lower 6 bits are assumed to be zeros) 

Monitor address (MA) - 18 bits 

Initial contents of eight A registers - 18 bits 

Initial contents of eight X registers - 60 bits 

Initial contents of B1 through B7 registers (B0 contains constant 0) - 18 bits 

A particular CYBER 170 exchange package resides in the CP hardware registers for the length of the execution interval. The execution interval begins with a CYBER 170 exchange jump that swaps the CYBER 170 exchange package information in CM with the information contained in the CP registers. The execution interval ends with the next CYBER 170 exchange jump. A hardware flag called a CYBER 170 monitor flag (MF) indicates the type of program the CP is executing. 

With the flag set, the CP is in noninterruptible CYBER 170 monitor mode. With the flag clear, the CP is in an interruptible program (job) mode. A master clear (deadstart) clears the CYBER 170 monitor flag. 

EXECUTIVE STATE 

The executive state is implemented by a combination of hardware, software, and microcode. This state handles the following:  

- Compare/move instructions.  
- Processor detected hardware errors.  
- Hardware integrity verification (diagnostics).  
- CP software errors and exceptions if they occur with the CP in CYBER 170 monitor mode. 

The following CP conditions cause programs to interrupt to executive state:  

- Compare/move instructions.  
- Unimplemented instruction (illegal, 00) in CYBER 170 monitor mode.  
- CP detected hardware faults.  
- Software errors in CYBER 170 monitor mode. 

In general, executive state determines the cause of an interrupt and decides whether to return the CP to the interrupted mode, to halt the CP, or to simulate a CYBER 170 exchange and return control to CYBER 170 monitor mode. Refer to Error Response, this section. 

FLOATING-POINT ARITHMETIC 

Format 

Floating-point arithmetic expresses a number in the form \( kB^n \). 

### Table 1-5-1. BITS 58 AND 59 CONFIGURATIONS 

<table>
<thead>
<tr>
<th>Bit 59</th>
<th>Bit 58</th>
<th>Coefficient Sign</th>
<th>Exponent Sign</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>Positive</td>
<td>Positive</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Positive</td>
<td>Negative</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Negative</td>
<td>Positive</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Negative</td>
<td>Negative</td>
</tr>
</tbody>
</table>

Packing 

Packing refers to the conversion of numbers in the form \( kB^n \) to floating-point format. A shortcut method of packing exponents can be derived by considering the representation of negative and positive zero exponents. Assuming a positive coefficient, zero exponents are packed as follows: 

Positive zero exponent \( 2000x, \ldots, x \)  

Negative zero exponent \( 1777x, \ldots, x \)  

Since positive exponents are expressed in true form, begin with a bias of 2000 (positive zero) and add the magnitude of the exponent. The range of positive exponents is 0000 through 1777. In packed form, the range is 2000 through 3777.
When the coefficient is negative, the packed positive exponent is complemented to become 5777 through 4000.

Negative exponents are expressed in complement form by beginning with a bias of 1777 (negative zero) and then subtracting the magnitude of the exponent. The range of negative exponents is negative 0000 through negative 1777. In packed form, the range is 1777 through 0000.

When the coefficient is negative, the packed negative exponent is complemented to become 6000 through 7777.

Examples of packed and unpacked floating-point numbers are shown in octal notation to illustrate the packing process. Examples 1 and 2 are different forms of the integer positive 1. Example 3 is positive 100 (decimal), and example 4 is negative 100 (decimal). Examples 5 and 6 are large and small positive numbers. The unpacked values are shown as they might appear in the X and B registers prior to a pack operation.

The packed negative zero exponent is not used for normal operation. Instead, 1777 is used to indicate the special error condition of indefinite.

1. Unpacked
   coefficient
   0000 0001

   Unpacked
   exponent
   00 0000

   Packed
   format
   2000 0000 0000 0000 0001

2. Unpacked
   coefficient
   0000 4000

   Unpacked
   exponent
   77 7720

   Packed
   format
   1720 4000 0000 0000 0000

3. Unpacked
   coefficient
   0000 6200

   Unpacked
   exponent
   77 7726

   Packed
   format
   1726 6200 0000 0000 0000

4. Unpacked
   coefficient
   7777 1577

   Unpacked
   exponent
   77 7726

   Packed
   format
   6051 1577 7777 7777 7777

5. Unpacked
   coefficient
   0000 4771

   Unpacked
   exponent
   00 1363

   Packed
   format
   3363 4771 3000 0044 7021

6. Unpacked
   coefficient
   0000 6301

   Unpacked
   exponent
   77 6210

   Packed
   format
   0210 6301 0277 4315 6033

Overflow

Overflow of the floating-point range is indicated by an exponent value of positive 1777 (3777 or 4000 in packed form). This is the largest exponent value that can be represented in the floating-point format. This exponent value may result from the calculation in which this exponent value, together with the computed coefficient value, is a correct representation of the result. This situation is called a partial overflow. However, further computation using this result generates an overflow.

A complete overflow occurs whenever a result requires an exponent larger than positive 1777. In this case, a complete overflow value results. This result has a positive 1777 exponent and a zero coefficient. The sign of the coefficient is the same as that which generates if the result had not overflowed the floating-point range.

Underflow

Underflow of the floating-point range is indicated by an exponent value of negative 1777 (0000 or 7777 in packed form). This is the smallest exponent value that can be represented in the floating-point format. This exponent value may result from the calculation in which this exponent value, together with the computed coefficient value, is a correct representation of the result. This situation is called a partial underflow. Further computation using this result may be detected as an underflow.

A complete underflow occurs whenever a result requires an exponent smaller than negative 1777. In this case, a complete underflow value results. This result has a negative 1777 exponent and a zero coefficient. The complete underflow indicator is a word of all zeros, and it is the same as a zero word in integer format.

Indefinite

An indefinite result indicator generates whenever the calculation cannot be resolved. An example is division when the divisor is 0 and the dividend is also 0. Another example is multiplication of an overflow number times an underflow number. The indefinite result indicator is a value that cannot occur in normal floating-point calculations. This indicator corresponds to a negative 0 exponent and a 0 coefficient (177770,...,0 in packed form). Any indefinite indicator used as an operand generates an indefinite result no matter what the other operand value is. Although indefinite indicators always generate with a positive sign, they may occur as operands with a negative sign.
Nonstandard Operands

In summary, the special operand forms in octal are:

Positive overflow (+INF) 3777x, ..., x
Negative overflow (-INF) 4000x, ..., x
Positive indefinite (+IND) 1777x, ..., x
Negative indefinite (-IND) 6000x, ..., x
Positive underflow (+0) 0000x, ..., x
Negative underflow (-0) 7777x, ..., x

Tables I-5-2 through I-5-5 indicate the resulting forms when various combinations of underflow, overflow, and indefinite forms are used in floating-point operations. The designations W and N are defined as follows:

W  Any word except + INF and + IND
N  Any word except + INF, + IND, and + 0

Normalized Numbers

A normalized floating-point number has as large a coefficient and as small an exponent as possible. A floating-point number in packed format is normalized if the coefficient sign bit is different from bit 47. This condition indicates that the coefficient has been shifted until bit 47 contains the most significant bit in the coefficient; therefore, the floating-point number has no leading sign bits in the coefficient. The normalized instructions perform the coefficient shift. The floating-multiply and floating-divide instructions deliver normalized results when provided with normalized operands. The floating-add instructions may deliver unnormalized results even when both operands are normalized. Therefore, it is necessary to perform the normalize operation after each sequence of floating-add or floating-subtract operations if the result is to be kept in a normalized form.

Rounding

Floating-point instructions round the results in single-precision computation. These instructions execute in the same amount of time as the unrounded versions. The operands are modified to accomplish the rounding function. The amount of bias introduced by the rounding operation varies and is affected by the coefficient value in the operands. The descriptions of the round instructions define the effects of rounding in detail.

Double-Precision Results

The floating-point arithmetic instructions generate double-precision results. Use of unrounded instructions allows separate recovery of upper and lower half results with proper exponents. Rounded instructions allow only upper half results to be obtained. Two instructions, one single-precision and one double-precision, are required to retrieve an entire double-precision result.

To add or subtract two floating-point numbers, the coefficient having the smaller exponent enters the upper half of an accumulator and is right shifted by the difference of the exponents. The other coefficient is then added into the upper half of the accumulator. The result is a double-length register with the format shown in figure I-5-3.

If single precision is selected, the upper 48 bits of the 96-bit result and the larger exponent are returned as the result. Selecting double precision causes only the lower 48 bits of the 96-bit result and the larger exponent minus 60 (octal) to be returned as the result. The subtraction of 60 (octal) is necessary because the binary point is effectively moved from the right of bit 48 to the right of bit 0.

A 96-bit product generates from two 48-bit coefficients. The result of a multiply is a double-length register with the format shown in figure I-5-4.

If single precision is selected, the upper 48 bits of the product and the sum of the exponents plus 60 (octal) are returned as the result. The addition of 60 (octal) is necessary because the binary point effectively moves from the right of bit 0 to the right of bit 48 when the upper half of the 96-bit result is selected. If double precision is selected, the result is the lower 48 bits of the product and the sum of the exponents.

**FIXED-POINT ARITHMETIC**

Fixed-point addition and subtraction of 60-bit numbers are handled by the long-add instructions (36 and 37). Negative numbers are represented in one's complement notation, and overflows are ignored. The sign bit is in the high-order bit position (bit 59), and the binary point is to the right of the low-order bit position (bit 0).

Fixed-point addition and subtraction of 18-bit numbers are handled by the increment instructions (50 through 77). Negative numbers are represented in one's complement notation, and overflows are ignored. The sign bit is in the high-order bit position (bit 17), and the binary point is to the right of the low-order position (bit 0).
### TABLE I-5-2. Xj PLUS Xk

(30, 32, 34 INSTRUCTIONS)

<table>
<thead>
<tr>
<th>Xk</th>
<th>+INF</th>
<th>-INF</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>+INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
<tr>
<td>Xj</td>
<td>-INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
</tbody>
</table>

### TABLE I-5-3. Xj MINUS Xk

(31, 33, 35 INSTRUCTIONS)

<table>
<thead>
<tr>
<th>Xk</th>
<th>+INF</th>
<th>-INF</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>+INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
<tr>
<td>Xj</td>
<td>-INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
</tbody>
</table>

### TABLE I-5-4. Xj MULTIPLIED BY Xk

(40, 41, 42 INSTRUCTIONS)

<table>
<thead>
<tr>
<th>Xk</th>
<th>+N</th>
<th>-N</th>
<th>+0</th>
<th>-0</th>
<th>+INF</th>
<th>-INF</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xj</td>
<td>+N</td>
<td>-N</td>
<td>+0</td>
<td>-0</td>
<td>+INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
</tbody>
</table>

* If both operands used in the integer multiply are normalised, an underflow results.

### TABLE I-5-5. Xj DIVIDED BY Xk

(44, 45 INSTRUCTIONS)

<table>
<thead>
<tr>
<th>Xk</th>
<th>+N</th>
<th>-N</th>
<th>+0</th>
<th>-0</th>
<th>+INF</th>
<th>-INF</th>
<th>+IND</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xj</td>
<td>+N</td>
<td>-N</td>
<td>+0</td>
<td>-0</td>
<td>+INF</td>
<td>-INF</td>
<td>+IND</td>
</tr>
</tbody>
</table>
Integer multiplication is handled as a subset operation of the floating-multiply (42) instruction. The integer multiply requires that both 47-bit integer operands have zero exponents and are not normalized. The result is 48 bits with sign extension. Normalized operands cause underflow results to be reported. If the results exceed 48 bits, overflow is not detected.

An integer divide takes several steps. For example, an integer quotient X1 equal to X2/X3 is produced by the following steps.

1. Pack X2 from X2 and BO
2. Pack X3 from X3 and BO
3. Normalize X3 in X0 and BO
4. Normalize X2 in X2 and BO
5. Floating quotient of X2 and X0 to X1
6. Unpack X1 to X1 and B7
7. Shift X1 nominally left B7 places

The divide requires that both integer (2\(^7\) maximum) operands be in floating-point format, and the dividend coefficient must be less than two times the divisor coefficient. The normalize X3 instruction ensures this condition.

The normalize X3 instruction left shifts the divisor n places (n ≥ 0), providing a divisor exponent of negative n. The quotient exponent is then 0 minus (−n) minus 48 equals n minus 48 < 0.

After unpacking and left shifting nominally, the negative (or zero) value in B7 right shifts the quotient 48 minus n places, producing an integer quotient in X1. A remainder may be obtained by an integer multiply of X1 and X3 and subtracting the result from X2.

### INTEGER ARITHMETIC

Integer divide packs the integers into floating-point format using the pack instruction with a zero-exponent value.

In integer multiplication, a 48-bit product can be formed by using the double-precision multiply instruction. Both operands must have an exponent value of ± 0, and the coefficients cannot both be normalized. The result is sign-extended to 60 bits and sent to an X register.

In integer division, the divisor must be normalized but the dividend need not be normalized. The resulting quotient must be unpacked and the coefficient shifted by the amount of the unpacked exponent using the left shift (22) instruction to obtain the integer quotient.

### COMPARE/MOVE ARITHMETIC

The compare/move arithmetic provides multiple character manipulation. The characters are 6 bits long. Characters can be moved from one CM location to another, and fields of characters can be compared either directly or through a collate table.

The move direct instruction moves a field of up to 127 characters from one location to another location as specified in the instruction. The move indirect instruction performs the same kind of move, but a CM reference is used to obtain the parameters. The move indirect instruction moves a field of up to 8181 characters.

The compare collated instruction compares two fields of up to 127 characters. When two characters are unequal, the characters are referenced in a collate table, and the values are compared. If those values are unequal, the field with the larger character is indicated. The compare uncollated instruction compares two fields of up to 127 characters and indicates the larger of the first character pair that is found to be unequal.

The compare/move instructions are implemented by system code in the executive state, with considerable performance overhead. These instructions are made available for program compatibility only.

For better performance, recompile jobs to avoid use of CMU instructions.

### ERROR RESPONSE

When the CP detects or is informed of an error, it records the error. Depending upon the type of error and the exit mode selection bits set in the EM register, the program in execution may be interrupted. If the error is an illegal instruction or an address-range error on an RNI or branch, the program interruption is unconditional. For other types of errors, the exit mode selection bits determine whether or not the program is interrupted. If the exit mode selection bit is set and the corresponding condition is detected, the program is interrupted. The exit mode selection bits are contained in word N plus 3 of the exchange package. Refer to figure I-5-5 and table I-5-6.

The CP has the following error conditions: illegal instructions, hardware errors, and conditional software errors.

### Illegal Instructions

An instruction is illegal when it has an illegal operating code, an illegal operating parameter, or when it is positioned so that it begins in one instruction word and extends into the next instruction word. In the CYBER 170 job mode, illegal instructions cause an exchange to the CYBER 170 monitor mode. In the CYBER 170 monitor mode, they cause a simulated CP halt. CP illegal instructions are:

- 017
- 011, 012, 013, 464, 465, 466, 467 if they do not begin at parcel 0
Conditional Software Errors

- 011, 012, 014, 015 if the UEM enable flag in the flag register of the CYBER 170 exchange package is clear
- 011, 012 if both XO bit 23 and FLE bit 23 of the CYBER 170 exchange package are set
- Any 30-bit instruction which begins at parcel 3.

Conditional Software Errors

Conditional software errors are caused by address range errors, and floating-point infinite/indefinite operands or results. A conditional software error causes action that depends on bits set in the EM field in the current CYBER 170 exchange package. If the bit associated with the type of error is clear, the error is ignored in both CYBER 170 job and CYBER 170 monitor modes. With the bit set, the error in CYBER 170 monitor mode, an interrupt to executive state results. With the bit set and the error in CYBER 170 job mode, an exchange to CYBER 170 monitor mode results.

CM PROGRAMMING

All CM to CP references for instructions or read/write data are made relative to RAC. RAC defines the lower limit and PLC added to RAC defines the upper limit of the CM program addresses. The field length is a number of 60-bit words established by the operating system prior to program execution. All references to CM for a program must be within the field established for that program.

During a CYBER 170 exchange jump, a 21-bit RAC and a 21-bit PLC load into respective registers to define the CM limits of the program that is initiated by the CYBER 170 exchange jump.

Figure I-5-6 shows the absolute and relative memory addresses, RAC, PLC, and P register relationships. For a program to operate within the established limits, the following conditions must exist.

For absolute memory addresses:

\[ RAC \leq (RAC + P) \leq (RAC + PLC) \]

For relative memory addresses:

\[ 0 \leq P \leq PLC \]

DIRECT READ/WRITE (INSTRUCTIONS 014, 015, 660, 670)

These instructions transfer one 60-bit word between the selected X register and a memory location, using a 21-bit relative address. Instructions 660 and 670 use the memory address Xk (21 bits) plus RAC (21 bits) to address CM. Instructions 014 and 015 use the memory address Xk (21 bits) plus RAE (21 bits) to address UEM.

BLOCK COPY (INSTRUCTIONS 011, 012)

These instructions transfer up to 131,071 60-bit words between fields in memory. The UEM address is obtained from X0 plus RAE. The CM address is obtained from A0 plus RAE (if the block copy flag is clear) or X0 bits 30 through 50 plus RAC (if the block copy flag is set).

The transfers occur in blocks of up to 64 words, during which other CP activities are suspended; therefore, transfer speeds up to one 60-bit word each 300 nanoseconds can be obtained.

These instructions are 30-bit instructions which must start at parcel 0. If the UEM address used has bit 21 or bit 22 set, the next instruction is taken from parcel 2, the same instruction word. In case of a block read, a transfer of all zeros can be made to central memory by setting bit 21 or 22 of the address (X0 + RAE) provided FLE is sufficiently large. Tables I-5-7 and I-5-8 list CP error response.
<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illegal instruction or 00</td>
<td>1. The instruction is not executed.</td>
<td>1. N/A (exit mode is always selected).</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (00) at location RAC. P equals address of illegal instruction.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. CP stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental read with an address out of range (AOR).</td>
<td>1. The X register is unchanged.</td>
<td>1. Inhibit read, X unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
<td>2. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of increment instruction or address of instruction following the increment.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5. CP stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an incremental write with an address out of range (AOR).</td>
<td>1. Block write operation; content of CM is unchanged.</td>
<td>1. Inhibit write, CM unchanged.</td>
</tr>
<tr>
<td></td>
<td>2. The A register contains the AOR address.</td>
<td>2. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC. P equals address of instruction or address of instruction following the increment.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5. CP stops in executive state.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by an RNI or branch address out of range.</td>
<td>1. Inhibit execution.</td>
<td>1. N/A (exit mode is always selected regardless of status of EM Register bit 48).</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit condition bits (01) at location RAC. P equals address of instruction required by RNI or address of branch destination instruction.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3. Interrupt to executive state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. CP stops in executive state.</td>
<td></td>
</tr>
</tbody>
</table>
TABLE I-5-7. ERROR EXITS, CYBER 170 MONITOR MODE (MF=1) (2 of 2)

<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Error Response</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
</table>
| Exit condition bit 48 set on CMU instruction  
1. C1 or C2 greater than 9.  
2. K1 or K2 address out of range. | 1. Detected by executive state during the execution of compare/move instruction.  
2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.  
3. Stores P and exit bits (01) at RAC.  
4. CP stops in executive state. | 1. Detected by executive state during the execution of compare/move instruction.  
2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.  
3. Continue with next instruction. |
| Exit condition bit 48 set by a UEM address range check for instructions 011 and 012. | 1. Execute instruction as a pass.  
2. Store P and exit bits (01) at RAC.  
3. Interrupt to executive state.  
4. CP stops in executive state. | 1. Execute instruction as a pass.  
2. Interrupt to executive state.  
3. Exit to next 60-bit word and continue execution. |
| Exit condition bit 48 set by a UEM address range check for instructions 014 and 015. | 1. Execute instruction as a pass.  
2. Store P and exit condition bits (01) at RAC. P equals address of following instruction.  
3. Interrupt to executive state.  
4. CP stops in executive state. | 1. Execute instruction as a pass.  
2. Exit to next parcel and continue execution. |
| Exit condition bit 49 set by infinite condition, or bit 50 set by indefinite conditions. | 1. Store P and exit condition bits (02 for infinite or 04 for indefinite). P equals address of arithmetic instruction or address of instruction following.  
2. Interrupt to executive state.  
| Any hardware parity error or double SECDED error. | 1. Interrupt to executive state.  
2. Executive state stores P and exit condition bits (20) at RAC.  
3. CP stops in executive state. | 1. Interrupt to executive state.  
2. Executive state stores P and exit condition bits (20) at RAC.  
3. CP stops in executive state. |
<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
</table>
| Illegal instruction or 00 instructions. | 1. The instruction is not executed.  
2. Store P and exit condition bits (00) at location RAC. P equals address of illegal instruction.  
3. Exchange jump to MA and set CYBER 170 MF. | 1. N/A (exit mode is always selected). |
| Exit condition bit 48 set by an incremental read with an address out of range (AOR). | 1. The X register is unchanged.  
2. The A register contains the AOR address.  
3. Store P and exit condition bits (01) at location RAC. P equals address of increment instruction or address of instruction following the increment.  
4. Exchange jump to MA and set CYBER 170 MF. | 1. Inhibit read, X unchanged.  
2. Continue execution. |
| Exit condition bit 48 set by an incremental write with an address out of range (AOR). | 1. Block write operation; content of CM is unchanged.  
2. The A register contains the AOR address.  
3. Store P and exit condition bits (01) at location RAC. P equals address of instruction or address of instruction following the increment.  
4. Exchange jump to MA and set CYBER 170 MF. | 1. Inhibit write, CM unchanged.  
2. Continue execution. |
| Exit condition bit 48 set by an RNI or branch address out of range. | 1. Inhibit execution.  
2. Store P and exit condition bits (01) at location RAC. P equals address of instruction required by RNI or address of branch destination instruction.  
3. Exchange jump to MA and set CYBER 170 MF. | 1. N/A (exit mode is always selected regardless of status of EM register bit 48). |
<table>
<thead>
<tr>
<th>Error Condition</th>
<th>Exit Mode Selected</th>
<th>Exit Mode Not Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exit condition bit 48 set on CMU instruction.</td>
<td>1. Detected by executive state during the execution of compare/move instruction.</td>
<td>1. Detected by executive state during the execution of compare/move instruction.</td>
</tr>
<tr>
<td>1. C1 or C2 greater than 9.</td>
<td>2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.</td>
<td>2. Condition 1 omits reading/writing; CM is unchanged. Condition 2 causes the instruction to go unexecuted.</td>
</tr>
<tr>
<td>2. K1 or K2 address out of range.</td>
<td>3. Stores P and exit bits (01) at RAC.</td>
<td>3. Continue with next instruction.</td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 011 and 012.</td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 48 set by a UEM address range check for instructions 014 and 015.</td>
<td>1. Execute instruction as a pass.</td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Store P and exit bits (01) at RAC.</td>
<td>2. Exit to next 60-bit word and continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER170 MF.</td>
<td></td>
</tr>
<tr>
<td>Exit condition bit 49 set by infinite condition, or bit 50 set by indefinite condition.</td>
<td>1. Execute instruction as a pass.</td>
<td>1. Execute instruction as a pass.</td>
</tr>
<tr>
<td></td>
<td>2. Stop CP.</td>
<td>2. Exit to next parcel and continue execution.</td>
</tr>
<tr>
<td></td>
<td>3. Store P and exit condition bits (01) at location RAC.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td>Any hardware parity error or double SECDED error.</td>
<td>1. Store P and exit condition bits (02 for infinite or 04 for indefinite). P equals address of arithmetic instruction or address of instruction following.</td>
<td>1. Continue execution.</td>
</tr>
<tr>
<td></td>
<td>2. Exchange jump to MA and set CYBER 170 MF.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1. Interrupt to executive state.</td>
<td>1. Interrupt to executive state.</td>
</tr>
<tr>
<td></td>
<td>2. Executive state stores P and exit condition bits (20) at RAC.</td>
<td>2. Executive state stores P and exit condition bits (20) at RAC.</td>
</tr>
<tr>
<td></td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
<td>3. Exchange jump to MA and set CYBER 170 MF.</td>
</tr>
</tbody>
</table>
Figure 1-5-6. Memory Map
PP PROGRAMMING

The PPs have access to all CM storage locations. One 64-bit word or a block of 64-bit words can be transferred from a peripheral processor memory (PPM) to CM or from CM to PPM. (Five 12-bit PP words equal one 64-bit CM word, with the leftmost 4 bits equal to zero.) Data from external devices is read into a PPM, and with additional instructions, is transferred to CM. Conversely, data is transferred from CM to a PPM and is then transferred by additional instructions to external devices. Addresses sent to CM from PPs are absolute or relocation addresses, described next.

CENTRAL MEMORY ADDRESSING BY PPs

PPs address central memory using either absolute or relocation addressing. Every PP can read all central memory locations without restriction. Every PP has write access to central memory but the bounds register in central memory may be set to limit write access from IOU.

Instructions 24/25 load/store the relocation (R) register. If bit 17 of the A register is zero, bits 0 through 16 of A specify an absolute central memory address 0 through 7777778. If bit 17 of A is one, bits 0 through 16 of A are added to the 28-bit (R) register to specify an absolute central memory address 0 through 0 007 777 7778. If bit 17 of A changes during a transfer, the addressing mode also changes accordingly. The leftmost 7 bits of R represent extra addressing capacity which is unused. The rightmost 6 bits of R are appended zeros. Instruction 24 loads R from two consecutive PP memory locations. Instruction 25 stores R into two PP memory locations. Figure I-4-4 shows how R is stored in PP memory.

PP MEMORY ADDRESSING BY PPs

PP instructions use 6-bit or 18-bit direct operands, or access PP memory through direct, indirect, or indexed addressing.

Direct 6-Bit Address

PP instructions in this category are direct address instructions. They have the format OPCODEd. The d field is used as a 6-bit direct address, accessing PP memory locations 0 to 778.

Direct 12-Bit Address

PP instructions in this category are indexed direct address instructions, with zero index. They have the format OPCODEdm, d equals 0. The m field is used as a 12-bit direct address, accessing PP memory locations 0 through 7777g.

Indexed 12-Bit Address

PP instructions in this category are indexed direct address instructions. They have the format OPCODEdm, d equals 0. The m field is used as a 12-bit direct address (base address). The d field specifies a PP memory location from 1 to 778, the contents of which is a 12-bit one's complement number index. The indexed direct address is formed by adding the index to the base address as signed one's complement numbers, ignoring overflow. When m plus (d) equals 7777 the result is set to 0000, except as follows: adding 7777 plus 7777 equals 7777. In general, adding 0000 or 7777 leaves the other number unchanged, except when the other number is also 0000 or 7777.

Indirect 6-Bit Address

PP instructions in this category are indirect address instructions. They have the format OPCODEd. The 6-bit d field is used to read a 12-bit number from PP locations 0 through 778; this number is used as a 12-bit address to access PP memory locations 0 through 7777g.

READ/WRITE INSTRUCTIONS

PP Central Memory Read Instructions (60, 61)

Instruction 60 transfers one CM word into five 12-bit PP memory words. Instruction 61 transfers a block of 1 through 811 CM words into 5 through 4095 12-bit PP words; it is possible to transfer up to 4096 CM words overwriting PP memory cyclically; location 0, however, has special properties. Refer to instruction 61.

PP Central Memory Write Instructions (62, 63)

Instruction 62 transfers five 12-bit PP memory words into one CM word. Instruction 63 transfers 5 through 4095 PP memory words into 1 through 811 CM words. It is possible to transfer up to 20, 480 PP, memory words, repeating information from PP memory cyclically.
INPUT/OUTPUT CHANNEL COMMUNICATIONS

Data transfers to and from external devices are controlled by PP instructions 64 through 77. The assignment of PPs, transfer priorities and resolution of conflicts are software responsibilities.

Channel parity and reservation must be provided for, using the channel marker flag and/or software interlocks in central memory. After any conflicts have been resolved, proceed as follows:

<table>
<thead>
<tr>
<th>Action</th>
<th>Typical Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prepare for reading summary status.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Verify that the device responded.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>Activate channel.</td>
<td>Activate (74).</td>
</tr>
<tr>
<td>Read summary status.</td>
<td>Input to A (70).</td>
</tr>
<tr>
<td>Verify error flag clear.</td>
<td>Jump if error flag set (661).</td>
</tr>
<tr>
<td>Analyze summary status.</td>
<td>Logical product (12). Nonzero jump (04).</td>
</tr>
<tr>
<td>4. Enter number of words to A.</td>
<td>Load d (14).</td>
</tr>
<tr>
<td>5. Prepare for input/output.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Verify inactive status.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>Prepare for read/write.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Verify that the device responded.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>6. Read/write data.</td>
<td>Function m (77).</td>
</tr>
<tr>
<td>Activate channel.</td>
<td>Activate (74).</td>
</tr>
<tr>
<td>Read/write data.</td>
<td>Input/output A words (71/73).</td>
</tr>
<tr>
<td>If write, loop until empty.</td>
<td>Jump if full (660).</td>
</tr>
<tr>
<td>Disconnect channel.</td>
<td>Deactivate (75).</td>
</tr>
<tr>
<td>Verify inactive status.</td>
<td>Jump if active (640).</td>
</tr>
<tr>
<td>7. Verify transfer integrity.</td>
<td>Nonzero jump (05).</td>
</tr>
<tr>
<td>Verify A words transferred (see note 1).</td>
<td>Jump if error flag set (661).</td>
</tr>
<tr>
<td>Verify error flag clear.</td>
<td>Jump if error flag set (661).</td>
</tr>
<tr>
<td>Verify inactive status.</td>
<td>Jump if active (640).</td>
</tr>
</tbody>
</table>

NOTE

If A equals the original value, no words were transferred.

If A is not equal to 0, the device or another PP ended the transfer.

INTER-PP COMMUNICATIONS

Any PP can communicate with any other PP using any channel (except the real-time clock) by omitting the conditioning of the external devices of that channel for a data transfer. Both single word and block transfers can be used. Either the sending or the receiving PP can activate the channel used, after which the sending PP outputs data into the channel register of the channel concerned and the receiving PP inputs data from the same register. The transfer rate is one word every 500 nanoseconds, except when the transfer is between PPs in different barrels but in the same time slot. In such a case the transfer rate is one word every 1000 nanoseconds. PPs which use the same time slots are as follows:

<table>
<thead>
<tr>
<th>Slot</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPs</td>
<td>00,20</td>
<td>01,21</td>
<td>02,22</td>
<td>03,23</td>
<td>04,24</td>
</tr>
<tr>
<td>Slot</td>
<td>6</td>
<td>7</td>
<td>10</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>PPs</td>
<td>05,25</td>
<td>06,26</td>
<td>07,27</td>
<td>10,30,11,31</td>
<td></td>
</tr>
<tr>
<td>Note</td>
<td>Numbers in octal</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Software resolves priority and reservation problems arising in inter-PP communications by interlocks stored in CM or by other means.

PP PROGRAM TIMING CONSIDERATIONS

Some external equipment may require timing considerations in issuing function, activate, and input instructions. Refer to the applicable external equipment reference manual. Such timing considerations may, for example, be required to ensure that the equipment attains a proper speed before data is sent (required by some magnetic tape equipment). Also, equipment which terminates a data transfer by resetting the active flag to inactive often requires timing considerations in issuing the next function instruction.
CHANNEL OPERATIONS

Channel Control Flags

Channel operation is affected by the channel active/inactive and full/empty flags and, depending on the status of these two flags, the channel is said to be active, inactive, full, or empty. Each channel also has a marker flag for software use, and an error flag for indicating transmission parity errors.

Channel Active/Inactive Flag

A channel is normally activated by a function (76 or 77) instruction or by an activate channel (74) instruction. The channel can also be activated by an external device.

A function instruction conditions the external device for a coming data or status information transfer. The instruction places a 12-bit function word plus parity in the channel register and sets the active and full flags. The function word and a function signal are sent to the external device. No active or full signals are sent during a function instruction. The external device accepts the function word and sends an inactive signal which clears the channel active and full flags, clearing the channel register.

An activate channel instruction prepares a channel for data transfer and sends an active signal to the external device. Subsequent input or output instructions transfer data. A disconnect channel (75) instruction after a data transfer returns the channel to an inactive state, and an inactive signal is sent to the external device.

Register Full/Empty Flag

A register is full when it contains a function or data word for an external device or contains a word received from the external device. The register is empty when the flag clears. The flag is turned on or off as the register changes state. A channel can only be full when it is active.

On data output, the processor places a word in the channel register (the channel should be active and empty) and sets a full flag. The data word plus parity and a full signal are sent to the external device. The external device accepts the word and sends an empty signal to the channel which clears the full flag, clearing the channel register. The active and empty status of the channel signals the PP to send the next word to the register.

On data input, the external device sends a word and a full signal to the data channel. The word is placed in the channel register, and the full flag sets. The PP stores the word and clears the full flag, clearing the data register. An empty signal is sent to the external device signaling it to send the next data word.

Channel (Marker) Flag Instructions [641, 651]

This flag is used by software as a marker and does not affect hardware operation. When PPs in the same time slot use this flag, priority conflicts exist. For channel 178 (maintenance channel) marker flag, priority problems are resolved by hardware. For other channels, such conflicts must be resolved by software. Refer to Inter PP Communications, this section, for a list of PPs in each time slot.

Error Flag Instructions [661, 671]

This flag indicates an input data parity error on the specific channel being tested. It also indicates an output data parity error on channels which have the capability of sending an error signal to the IOU in case of such an error. The status register of the device concerned must be read to verify output data integrity.

Channel Transfer Timing

Figure I-5-7 shows channel transfer timing. All signal pulses are 25 ± 5 nanoseconds in width and occur 25 ± 5 nanoseconds following the 10-megahertz clock.

To maintain the fastest possible cycle time (500 nanoseconds), a function/full/empty pulse from the PP must be answered with an inactive/empty/full pulse, respectively, within 310 ± 35 nanoseconds. If the maximum speed is not required, this response time may be increased by multiples of 100 nanoseconds.

The PP master clock frequency can be varied by ±2 percent. The peripheral devices used must tolerate this frequency variation.
FUNCTION
FULL
EMPTY
INACTIVE
EMPTY
FULL

10 MHz CLOCK
TRANSMITTED
ON CHANNEL

MASTER CLEAR
TRANSMITTED
ON CHANNEL

TRANSMITTED
ON CHANNEL
RECEIVED AT
EXTERNAL DEVICE
SENT BY
EXTERNAL DEVICE
RECEIVED AT PP

- 25 ± 5 ns
- 25 ns
- 25 ± 5 ns
- 35 ns
- 35 ns

135 ns CABLE DELAY (APPROX.)
135 ns CABLE DELAY (APPROX.)
EXTERNAL DEVICE RESPONSE TIME

NOTES:

1. ALL TRANSMISSION PULSE WIDTS (INCLUDING DATA, FULL, EMPTY, ETC.) ARE 25 ± 5 ns.
2. TO AVOID LOST DATA, ALL INPUTS FROM THE CHANNEL TO THE PP MUST ARRIVE WITHIN
THE 70 ns. INPUTS MAY BE EARLIER OR LATER BY 100 ns MULTIPLES.
3. TOTAL TURNAROUND TIME BETWEEN FUNCTION AND INACTIVE IS MEASURED AT PP.
   THIS TIME VARIUS DUE TO EXTERNAL DEVICE RESPONSE TIME, BUT MUST BE WITHIN
   310 ± 35 ns TO MAINTAIN THE 500 ns CYCLE TIME.

Figure 1-5-7. Channel Transfer Timing
INPUT/OUTPUT TRANSFERS

Data Input Sequence

The external device sends data (figure 1-5-8) to the PP via the controller as follows:

1. The PP places a function word in the channel register and sets the full flag and the channel active flag. At the same time, the PP sends the first of a group of words and function signals to all controllers. The function signals cause all controllers to sample the words and identify the words as function codes rather than data words. Connect codes select controllers and modes of operation and clear nonselected controllers. Only selected controllers are connected.

2. The controller sends an inactive signal to the PP, indicating acceptance of the function code. The signal drops the channel active flag, which in turn drops the full flag and clears the channel register.

3. The PP sets the channel active flag and sends an active signal to the controller which signals input equipment to start sending data.

4. The input equipment reads a 12-bit data word plus one parity bit and then sends the word with parity to the channel register with a full signal which sets the channel full flag (10 to 15 nanoseconds after the data arrives).

5. The PP stores the word, drops the full flag, and returns an empty signal, indicating acceptance of the word. The input equipment clears its data register and prepares to send the next word.

6. Steps 4 and 5 repeat for each word transferred.

7. At the end of the transfer, the controller clears its active condition and sends an inactive signal to the PP to indicate the end of the data. The signal clears the channel active flag to disconnect the controller and the PP from the channel.

8. As an alternative, the PP may choose to disconnect from the channel before the input equipment has sent all its data. The PP does this by dropping the active flag and sending an inactive signal to the controller which immediately clears its active condition and sends no more data, although the input equipment may continue to the end of its record or cycle (for example, a magnetic tape unit would continue to end-of-record and stop in the record gap).

Data Output Sequence

The PP sends data (figure 1-5-9) to the external device as follows:

1. The PP places a function word in the channel register and sets the full flag and the channel active flag. The function signal causes all controllers to sample the word and identify the word as a function code rather than a data word. Connect codes select controllers and modes of operation and clear nonselected controllers. Only selected controllers are connected.

2. The controller sends an inactive signal to the PP, indicating acceptance of the function code. The signal drops the channel active flag, which in turn drops the full flag and clears the channel register.

3. The PP sets the channel active flag and sends an active signal to the controller which signals the output equipment that data flow is starting.

4. The PP places a 12-bit data word plus one parity bit in the channel register and sets the full flag. Coincidently, the PP sends a word with parity and a full signal to the controller.

5. The controller accepts the word and sends an empty signal to the PP where the signal clears the channel register and drops the full flag.

6. Steps 4 and 5 repeat for each PP word.

7. After the last word is transferred and acknowledged by the controller empty signal, the PP drops the channel active flag and turns off the controller with an inactive signal.
Figure 1-5-8. Data Input Sequence Timing

1. Time is a function of the peripheral processor (PP). The PP recognizes INACTIVE 1 major cycle (or a multiple of major cycles) after function. The PP must previously receive INACTIVE.

2. Time is a function of peripheral device (ED). Minimum time is 1 minor cycle. Actual time is a function of the PP program.

3. Time is a function of ED.

4. Time is a function of PP. Minimum time is 1 minor cycle. Maximum time is up to 4 minor cycles to allow operation within 1 major cycle.

5. Time is a function of PP. Minimum time is 2 major cycles. Maximum time is an integral multiple of major cycles.

6. Time is a function of ED.

7. Major cycle time is 500 ns.

8. Minor cycle is 50 ns.

9. Time is a function of ED. Full should proceed the data by a minimum of 5 ns (15 ns maximum) to remove the clear on the input data receivers.

10. PP may disconnect after empty signal of any ED word. Status request disconnects in this manner.

A. Channel must be previously INACTIVE.

B. Channel remains active until ED sends INACTIVE.

C. Channel must be previously INACTIVE.
Figure I-5-9. Data Output Sequence Timing

NOTES:

1. TIME IS A FUNCTION OF EXTERNAL DEVICE (ED). PP RECOGNIZES INACTIVE 1 MAJOR CYCLE (OR A MULTIPLE OF MAJOR CYCLES) AFTER FUNCTION. THE PP MUST PREVIOUSLY RECEIVE INACTIVE.

2. TIME IS A FUNCTION OF PERIPHERAL PROCESSOR (PP). MINIMUM TIME IS 1 MINOR CYCLE. ACTUAL TIME IS A FUNCTION OF THE PP PROGRAM.

3. TIME IS A FUNCTION OF ED.

4. TIME IS A FUNCTION OF PP. MINIMUM TIME IS 1 MINOR CYCLE. MAXIMUM TIME IS UP TO 4 MINOR CYCLES TO ALLOW OPERATION WITHIN 1 MAJOR CYCLE.

5. TIME IS A FUNCTION OF PP. MINIMUM TIME IS 2 MAJOR CYCLES. MAXIMUM TIME IS AN INTEGRAL MULTIPLE OF MAJOR CYCLES.

6. TIME IS A FUNCTION OF ED.

7. MAJOR CYCLE TIME IS 500 NS.

8. MINOR CYCLE IS 50 NS.

A. CHANNEL MUST BE PREVIOUSLY INACTIVE.

B. CHANNEL REMAINS ACTIVE UNTIL ED SENDS INACTIVE.

C. CHANNEL MUST BE PREVIOUSLY INACTIVE.
DISPLAY STATION PROGRAMMING

KEYBOARD

A PP transmits function code 70208 to request data from the keyboard of the display station. The PP then activates the input channel and inputs one character from the keyboard. This character enters as the lower 6 bits of the word with the upper bits cleared. There is no status report by the keyboard. Table 1-5-9 lists the keyboard character codes.

<table>
<thead>
<tr>
<th>Character</th>
<th>Code</th>
<th>Character</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>No data</td>
<td>00</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>A</td>
<td>01</td>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>B</td>
<td>02</td>
<td>2</td>
<td>35</td>
</tr>
<tr>
<td>C</td>
<td>03</td>
<td>3</td>
<td>36</td>
</tr>
<tr>
<td>D</td>
<td>04</td>
<td>4</td>
<td>37</td>
</tr>
<tr>
<td>E</td>
<td>05</td>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td>F</td>
<td>06</td>
<td>6</td>
<td>41</td>
</tr>
<tr>
<td>G</td>
<td>07</td>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>I</td>
<td>11</td>
<td>9</td>
<td>44</td>
</tr>
<tr>
<td>J</td>
<td>12</td>
<td>+</td>
<td>45</td>
</tr>
<tr>
<td>K</td>
<td>13</td>
<td>-</td>
<td>46</td>
</tr>
<tr>
<td>L</td>
<td>14</td>
<td>#</td>
<td>47</td>
</tr>
<tr>
<td>M</td>
<td>15</td>
<td>/</td>
<td>50</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>(</td>
<td>51</td>
</tr>
<tr>
<td>O</td>
<td>17</td>
<td>)</td>
<td>52</td>
</tr>
<tr>
<td>P</td>
<td>20</td>
<td>Left blank key</td>
<td>53</td>
</tr>
<tr>
<td>Q</td>
<td>21</td>
<td>=</td>
<td>54</td>
</tr>
<tr>
<td>R</td>
<td>22</td>
<td>Right blank key</td>
<td>55</td>
</tr>
<tr>
<td>S</td>
<td>23</td>
<td>,</td>
<td>56</td>
</tr>
<tr>
<td>T</td>
<td>24</td>
<td>.</td>
<td>57</td>
</tr>
<tr>
<td>U</td>
<td>25</td>
<td>Carriage return</td>
<td>60</td>
</tr>
<tr>
<td>V</td>
<td>26</td>
<td>Backspace</td>
<td>61</td>
</tr>
<tr>
<td>W</td>
<td>27</td>
<td>Space</td>
<td>62</td>
</tr>
<tr>
<td>X</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DATA DISPLAY

Data is displayed within an 8 by 11 inch area of a cathode-ray tube (CRT). The display can be in character mode (alphanumeric) and/or dot mode (graphic). There are two presentation areas (left and right) displayed. Each is made up of 262,144 dot locations arranged in a 512-by-512 dot format. Each dot position is determined by the intersection of X and Y coordinates. The lower left corner dot is octal address X=6000 and Y=7000, and the upper right corner dot is octal address X=6777 and Y=7777.

Character Mode

In character mode, three sizes are provided. Large characters are arranged in a 32-by-32 dot format with 16 characters per line. Medium characters are arranged in a 16-by-16 dot format with 32 characters per line. Small characters are arranged in an 8-by-8 dot format with 64 characters per line. Table 1-5-10 lists the display character codes.

<table>
<thead>
<tr>
<th>Character</th>
<th>Code</th>
<th>Character</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Space</td>
<td>00</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>A</td>
<td>01</td>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>B</td>
<td>02</td>
<td>2</td>
<td>35</td>
</tr>
<tr>
<td>C</td>
<td>03</td>
<td>3</td>
<td>36</td>
</tr>
<tr>
<td>D</td>
<td>04</td>
<td>4</td>
<td>37</td>
</tr>
<tr>
<td>E</td>
<td>05</td>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td>F</td>
<td>06</td>
<td>6</td>
<td>41</td>
</tr>
<tr>
<td>G</td>
<td>07</td>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>I</td>
<td>11</td>
<td>9</td>
<td>44</td>
</tr>
<tr>
<td>J</td>
<td>12</td>
<td>+</td>
<td>45</td>
</tr>
<tr>
<td>K</td>
<td>13</td>
<td>-</td>
<td>46</td>
</tr>
<tr>
<td>L</td>
<td>14</td>
<td>#</td>
<td>47</td>
</tr>
<tr>
<td>M</td>
<td>15</td>
<td>/</td>
<td>50</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>(</td>
<td>51</td>
</tr>
<tr>
<td>O</td>
<td>17</td>
<td>)</td>
<td>52</td>
</tr>
<tr>
<td>P</td>
<td>20</td>
<td>Space</td>
<td>53</td>
</tr>
<tr>
<td>Q</td>
<td>21</td>
<td>=</td>
<td>54</td>
</tr>
<tr>
<td>R</td>
<td>22</td>
<td>Space</td>
<td>55</td>
</tr>
<tr>
<td>S</td>
<td>23</td>
<td>,</td>
<td>56</td>
</tr>
<tr>
<td>T</td>
<td>24</td>
<td>.</td>
<td>57</td>
</tr>
<tr>
<td>U</td>
<td>25</td>
<td>X</td>
<td>30</td>
</tr>
<tr>
<td>V</td>
<td>26</td>
<td>Y</td>
<td>31</td>
</tr>
<tr>
<td>W</td>
<td>27</td>
<td>Z</td>
<td>32</td>
</tr>
</tbody>
</table>

Dot Mode

In dot mode, display dots are positioned by the X and Y coordinates. The X coordinates position the dots horizontally. The Y coordinates position the dots vertically and unblank the CRT for each dot. Horizontal lines are formed by a series of X and Y coordinates. Vertical lines are formed by a single X coordinate and a series of Y coordinates.
Codes
A single function word is transmitted to select the presentation, mode, and character size (character mode only). Figure I-5-10 illustrates the function word format. The word following the function word specifies the starting coordinates for the display (for either mode). Figure I-5-11 illustrates coordinate data word. In character mode, the following words are display character codes. Figure I-5-12 illustrates the character data word.

![Display Station Output Function Code](image1)

Figure I-5-10. Display Station Output Function Code

![Coordinate Data Word](image2)

NOTE:
IN DOT MODE, EACH Y COORDINATE TRANSMITTED FORCES A DOT DISPLAY.

Figure I-5-11. Coordinate Data Word

![Character Data Word](image3)

When the display operation has started, the controller regulates character spacing on the line. A new coordinate data word must be sent to start each line. If new coordinates are not specified, data is written on the line specified by the active coordinate word, and information already on that line is overwritten. Character sizes can be mixed by sending a new function word and coordinate word for each size change. Spacing on a line can be varied by sending a coordinate word for the character which is to be spaced differently.

![Receive and Display Program Flowchart](image4)

**PROGRAMMING EXAMPLE**
The following programming example (figure I-5-13) requests an input of one line of data from the display station and displays this data on the CRT as it is being typed.

![PROGRAMMING TIMING CONSIDERATIONS](image5)

When performing an output operation, the computer must wait at the end of the output for a channel empty condition to prevent a loss of coordinates or data. A full jump at the end of the output ensures that the channel is empty and the display controller accepts the last word of the output before disconnecting from the channel.
REAL-TIME CLOCK PROGRAMMING

Channel 14 is reserved for the real-time clock. This channel is always active and full and may be read at any time. The real-time clock is a 12-bit free-running counter incrementing at a 1-megahertz rate from 0 through 4095.

TWO-PORT MULTIPLEXER PROGRAMMING

Channel 15 is reserved for communications with one or two external devices through the two-port multiplexer. One port is reserved for maintenance purposes and the other is reserved for future use. The two-port multiplexer can communicate with all external devices which use EIA standard RS-232C serial interface. It can also communicate with telephone dial-out equipment through a RS-366A interface (port 1 only), and accommodate auto answer equipment (both ports). It also has a remote deadstart and power on/off capability, controlled by a four-position switch.

The two-port multiplexer supports data communication using ASCII code only. It can accommodate data with odd/even parity, 5 to 8 bits per character and 1 or 2 stop bits. The format is set by issuing appropriate function codes. The rate is switch selectable for each channel for operation between 110 and 19200 baud. Each port has a 64-character output buffer and a 16-character input buffer.

NOTE

Bit numbering is 0 through 63 from left to right.

TWO-PORT MULTIPLEXER OPERATION

The two-port multiplexer uses the rightmost 12 bits on channel 15g. A 12-bit (octal) function word from the PP is translated to specify the following operating conditions.

<table>
<thead>
<tr>
<th>Code</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>7XXX</td>
<td>Terminal select</td>
</tr>
<tr>
<td>6XXX</td>
<td>Terminal deselect</td>
</tr>
<tr>
<td>1X04</td>
<td>Read calendar clock</td>
</tr>
<tr>
<td>1X05</td>
<td>Write calendar clock</td>
</tr>
<tr>
<td>1X06</td>
<td>Read auto dial-out data</td>
</tr>
<tr>
<td>1X07</td>
<td>Read auto dial-out status</td>
</tr>
<tr>
<td>1X10</td>
<td>Abandon call</td>
</tr>
<tr>
<td>00XX</td>
<td>Read status summary</td>
</tr>
<tr>
<td>01XX</td>
<td>Read terminal data</td>
</tr>
<tr>
<td>02XX</td>
<td>Write output buffer</td>
</tr>
<tr>
<td>03XX</td>
<td>Set operation mode to terminal</td>
</tr>
<tr>
<td>04XX</td>
<td>Set/clear terminal control signal, data terminal ready (DTR)</td>
</tr>
<tr>
<td>05XX</td>
<td>Set/clear terminal control signal, request to send (RTS)</td>
</tr>
<tr>
<td>06XX</td>
<td>Not used</td>
</tr>
<tr>
<td>07XX</td>
<td>Master clear selected port</td>
</tr>
</tbody>
</table>

Terminal Select (7XXX)

The PP sends this select code to specify the terminal to which the function codes and data transmissions apply. Code 7000 selects port 0 (for future use) and code 7001 selects port 1 (maintenance console).

Terminal Deselect (6XXX)

The PP sends this code which deselects the two-port multiplexer from channel 15g so the 16-bit channel is available for inter-PP communications.

Deselecting a port does not affect any operations going on between the two-port mux and external equipment. For example, if an output operation (02XX function) has just been performed and the 64 character output buffer is full, the two-port mux continues to empty the buffer after the port is deselected.

Read Calendar Clock (1X04)

A select port 0 or port 1 function code must be issued before the calendar clock can be read. Function 1X04 initiates an eight-word data input with format as follows:

Status Information

<table>
<thead>
<tr>
<th>WORD 0</th>
<th>:0:0:0:0:0:0:S</th>
</tr>
</thead>
</table>
| WORD 2 | :0:0:0:M:m:m:m :
| WORD 3 | :0:0:D:D:d:d:d: |
| WORD 4 | :0:0:H:H:h:h:h : |
| WORD 5 | :0:M:M:M:m:m:m:m |
| WORD 6 | :0:S:S:S:s:s:s:s |
| WORD 7 | :0:0:0:0:0:0:0:0 : |

Bit 63, when set, indicates that there has been a power failure and the clock data is no longer valid.
Write Calendar Clock (1X05)

A select port 0 or port 1 function code must be issued before the calendar clock can be written. The format of data sent by the 1X05 function is as follows:

- **Tens of Years**
  - WORD 0: Y: Y: Y: Y: y: y: y: y:

- **Units of Years**
  - WORD 0: Y: Y: Y: Y: y: y: y: y:

- **Tens of Months**
  - WORD 1: M: m: m: m: m:

- **Units of Months**
  - WORD 1: M: m: m: m: m:

- **Tens of Days**
  - WORD 2: D: D: d: d: d:

- **Units of Days**
  - WORD 2: D: D: d: d: d:

- **Tens of Hours**
  - WORD 3: H: H: h: h: h:

- **Units of Hours**
  - WORD 3: H: H: h: h: h:

- **Reserved for Future Use**
  - WORD 5: 0: 0: 0: 0: 0: 0: 0: 0:

The smallest time unit that can be set is minutes. Tenths, units, and tens of seconds are set to zero. Writing the wall clock automatically resets bit 63 of the status word to zero to indicate that the wall clock data is valid.

Write Auto Dial-Out Data (1X06)

Port 1 must be selected before this function can be issued. Function 1X06 conditions the two-port mux to pass sequential 8-bit output characters to the auto dial-out equipment as 4-bit numbers/codes as follows:

<table>
<thead>
<tr>
<th>Channel Bits</th>
<th>Number/Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>56/60</td>
<td>0</td>
</tr>
<tr>
<td>57/61</td>
<td>0</td>
</tr>
<tr>
<td>58/62</td>
<td>0</td>
</tr>
<tr>
<td>59/63</td>
<td>0</td>
</tr>
<tr>
<td>56/61</td>
<td>0</td>
</tr>
<tr>
<td>57/62</td>
<td>0</td>
</tr>
<tr>
<td>58/63</td>
<td>0</td>
</tr>
<tr>
<td>59/60</td>
<td>0</td>
</tr>
<tr>
<td>56/60</td>
<td>0</td>
</tr>
<tr>
<td>57/61</td>
<td>0</td>
</tr>
<tr>
<td>58/62</td>
<td>0</td>
</tr>
<tr>
<td>59/63</td>
<td>0</td>
</tr>
<tr>
<td>56/61</td>
<td>0</td>
</tr>
<tr>
<td>57/62</td>
<td>0</td>
</tr>
<tr>
<td>58/63</td>
<td>0</td>
</tr>
<tr>
<td>59/60</td>
<td>0</td>
</tr>
<tr>
<td>56/60</td>
<td>0</td>
</tr>
<tr>
<td>57/61</td>
<td>0</td>
</tr>
<tr>
<td>58/62</td>
<td>0</td>
</tr>
<tr>
<td>59/63</td>
<td>0</td>
</tr>
<tr>
<td>56/61</td>
<td>0</td>
</tr>
<tr>
<td>57/62</td>
<td>0</td>
</tr>
<tr>
<td>58/63</td>
<td>0</td>
</tr>
<tr>
<td>59/60</td>
<td>0</td>
</tr>
<tr>
<td>56/60</td>
<td>0</td>
</tr>
<tr>
<td>57/61</td>
<td>0</td>
</tr>
<tr>
<td>58/62</td>
<td>0</td>
</tr>
<tr>
<td>59/63</td>
<td>0</td>
</tr>
<tr>
<td>56/61</td>
<td>0</td>
</tr>
<tr>
<td>57/62</td>
<td>0</td>
</tr>
<tr>
<td>58/63</td>
<td>0</td>
</tr>
<tr>
<td>59/60</td>
<td>0</td>
</tr>
<tr>
<td>56/60</td>
<td>0</td>
</tr>
<tr>
<td>57/61</td>
<td>0</td>
</tr>
<tr>
<td>58/62</td>
<td>0</td>
</tr>
<tr>
<td>59/63</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 56 - 59 represent the first number/code output, and bits 60 - 63 the second. An End of Number code must follow the last telephone number in the data. If there is an even number of digits in the telephone number, this code is in the four most significant bits of the last word and the four least significant bits are ignored.

The function, 1X06 may be issued only when the auto dial-out status bit 62 is a zero and bit 63 is a one (line not occupied and power on). While the two-port mux is dialing, the PPs may monitor the status of the call by looking at the Abandon Call and Call Origination Status status bits, described next.

Read Auto Dial-Out Status (1X07)

Port 1 must be selected before this function is issued. The function, 1X07 causes a one-word input with the following format.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>52-59</td>
<td>Not Used</td>
</tr>
<tr>
<td>60</td>
<td>Abandon call</td>
</tr>
<tr>
<td>61</td>
<td>Call origination status</td>
</tr>
<tr>
<td>62</td>
<td>Data line occupied</td>
</tr>
<tr>
<td>63</td>
<td>Power on</td>
</tr>
</tbody>
</table>

Abandon Call (1X10)

This function aborts the current call.

Read Status Summary (00XX)

This code permits the PP to input status from the selected terminal. One word input must follow to read the status response. The response is 12 bits.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>52-58</td>
<td>Not used</td>
</tr>
<tr>
<td>59</td>
<td>Output buffer not full</td>
</tr>
<tr>
<td>60</td>
<td>Input ready</td>
</tr>
<tr>
<td>61</td>
<td>Data carrier detect or carrier on</td>
</tr>
<tr>
<td>62</td>
<td>Data set ready</td>
</tr>
<tr>
<td>63</td>
<td>Ring indication</td>
</tr>
</tbody>
</table>

PP Read Terminal Data (01XX)

This code permits the PP to input the terminal data from the selected terminal. Channel 15g must be activated and a one-word input must follow to read in the terminal data. The data word is 12 bits.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>52</td>
<td>Data set ready</td>
</tr>
<tr>
<td>53</td>
<td>Data set ready and data carrier detector</td>
</tr>
<tr>
<td>54</td>
<td>Over run</td>
</tr>
<tr>
<td>55</td>
<td>Framing or parity error</td>
</tr>
<tr>
<td>56-63</td>
<td>8-bit data</td>
</tr>
</tbody>
</table>

Data Character (Bits 56 through 63)

The lower 8 bits of the input word form the data character. The multiplexer forms this character directly from the Universal Asynchronous Receiver and Transmitter (UART).
Framing or Parity Error (Bit 55)

When the received character does not have a valid stop bit (framing error), or when this bit sets, the received character parity does not agree with the select parity (parity error).

Overrun (Bit 54)

The overrun bit sets, when the earliest previously received character is not read by the PP before the fourth character arrives.

Data Set Ready (DSR) and Data Carrier Detector (DCD) (Bit 53)

This bit sets when both data set ready and data carrier detector signals are active.

Data Set Ready (Bit 52)

This bit sets when the data set ready signal is active.

PP Write Output Buffer (02XX)

This code prepares the multiplexer for an output operation to the 64-character output buffer memory. Before an output operation can proceed, channel 15g must be activated. The output operation is terminated when the multiplexer receives an inactive signal from the PP, or when no more locations are available in the output buffer. In the latter case, an in-active (instead of empty) signal is sent back to the channel, which in turn will terminate the output operations.

Set Operation Mode to the Terminal (03XX)

This code permits the PP to set the terminal operation mode register. A 12-bit function code word from the PP specifies the operation of the terminal. This word is decoded in the function register. Segments of the word define the mode as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>58</td>
<td>Enable loop-back</td>
</tr>
</tbody>
</table>

This bit, when set, enables a round trip data path from channel 15g to the selected RS232C port (UART chip) and back to channel 15g.

When in loop back mode, the UART chip does not transmit data externally.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>59</td>
<td>No parity</td>
</tr>
</tbody>
</table>

When this bit is set it eliminates the parity bit from the transmitted and received characters. The stop bit(s) immediately follow the last data bit.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>Number of stop bits</td>
</tr>
</tbody>
</table>

This bit selects the number of stop bits, 1 or 2, to be appended immediately after the parity bit. When this bit is clear, it inserts 1 stop bit and when set, it inserts 2 stop bits.

<table>
<thead>
<tr>
<th>Bit 61</th>
<th>Bit 62</th>
<th>Bits per Character</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 63</th>
<th>Odd/even parity select</th>
</tr>
</thead>
</table>

This bit selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked on read data.

Set/Clear Data Terminal Ready (04XX)

This code permits the PP to set or clear the terminal control signal, data terminal ready (DTR). When bit 63 is set, DTR is active, and when bit 63 is clear, DTR is inactive.

Set/Clear Request to Send (05XX)

This code permits the PP to set or clear the terminal control signal, request to send (RTS). When bit 63 is set, RTS is active, and when bit 63 is clear, RTS is inactive.

Master Clear (07XX)

This code permits the PP to master clear the selected port including its output buffer memory and UART. The terminal operation mode register and terminal control signals are not cleared.

Device Initiated Functions

The two-port mux has the capability to react to a signal on a separate line from suitable external devices, and to special ASCII code sequences input over the data line. In either case, two-port mux status bit 63 (Ring Indicator) sets. As the two-port mux operates from 60-Hz power, this capability exists even when the computer (400-Hz) power is off and includes the capability to turn the computer power on.
Status bit 63 is monitored by a microcomputer in the two-port mux. The action taken depends on the position of the port option switch for each port as follows:

<table>
<thead>
<tr>
<th>Switch Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disabled</td>
<td>The port is disabled for all input and output operations. No data can be sent out and all incoming signals are ignored.</td>
</tr>
<tr>
<td>MSG Only</td>
<td>The port is enabled for system originated functions only. These functions may be output or input operations. Remote power control and remote deadstart are disabled.</td>
</tr>
<tr>
<td>DS Enabled</td>
<td>The port is enabled for all functions except remote power control.</td>
</tr>
<tr>
<td>DS &amp; PWR Enabled</td>
<td>The port is enabled for all functions (system originated, remote power control and remote deadstart).</td>
</tr>
</tbody>
</table>

The port option switches and the baud rate selection switches are located on a panel in the back of the mainframe. Since the back doors of the mainframe are normally locked, the switches can be changed only by an authorized maintenance person.

Device-initiated functions are also safeguarded by passwords.

PROGRAMMING CONSIDERATIONS

Channel 15g communicates with the terminals connected to the external interface, one at a time. To establish communications between a PP and the terminal, the PP issues a function for select. The function word for select is formed by the least significant 12 bits, sent to channel 15a, and specifies the following information.

- A select code to select the multiplexer (7XXX).
- The terminal with which the PP would like to establish communication (7XXX).

When a connect is established, the two-port multiplexer routes all data to the terminal designated by the select code. The multiplexer responds with the inactive signal to acknowledge receipt of the function code of 7XXX for select, 6XXX for deselect, and 0XXX for operation. Otherwise, the function is ignored by the multiplexer.

Output Data

The multiplexer accepts a maximum data block length of 64 characters per terminal. During the block data transfer, the multiplexer terminates the output operation either when it receives an inactive signal from the channel or when the output buffer is full. When the output buffer is full, the multiplexer sends back an inactive signal instead of an empty signal after receiving the last output word. This signal indicates that the output buffer has accepted the last output word and cannot receive any more data from the PP. Output to a full buffer is not allowed by the multiplexer.

Input Data

The multiplexer stores 16 words of input data from the terminal. A lost data condition exists if the PP does not input the previous data before the fourth word arrives from the terminal. The multiplexer allows input from an empty input buffer.

Request to Send and Data Terminal Ready

Request to send and data terminal ready are brought up automatically by the hardware under the following conditions independent of software RTS and DTR bits.

- Data in the UART output register.
- Data in the FIFO output register

When no data is in the FIFO or UART, the software bit determines RTS and DTR.

MAINTENANCE CHANNEL PROGRAMMING

MAINTENANCE CHANNEL

A PP in the IOU can perform any or all of the following operations through the maintenance channel (MCH) to each system element (CP, IOU, or CM).

- Initializing registers, controls, and memories.
- Monitoring and recording error information.
- Verifying error detection and correction hardware.

The maintenance channel consists of the maintenance channel interface on channel 173, a maintenance channel interface in each system element, and a set of interconnecting cables.

A selector on the IOU maintenance channel interface connects to one of up to three system elements. The IOU, CM, and CP are combined together as element 0, and its maintenance access control is internally connected to the selector. Any other system elements are assigned arbitrary element numbers. Each maintenance access control connects to the selector by a single cable. This arrangement results in a radial connection that allows any system element to be shut down or removed without affecting communication with the other elements.

NOTE

Bits numbering is 0 through 63 from left to right.
MCH FUNCTION WORDS

The MCH function word consists of the connect, opcode, and type fields which are used as described in the next three paragraphs and table I-5-11.

The connect field specifies the element to which the MCH is connected, controlling selection within the IOU only. The element remains connected until another connect code selects a different unit. Connect codes 10g to 17g leave the MCH unconnected; in this state the interface can be used for PP to PP communications.

The OPCODE field controls the unit selected by the connect code, preparing the unit for a coming read/write/echo operation, or causing the unit to halt, start, clear, or deadstart.

The type field selects the group of registers to be operated on (CP, IOU, CM, Control Store, Register File, MAP).

MCH CONTROL WORDS

Some function words must be followed by a 16-bit control word which specifies the internal address of the register to be connected. Refer to table I-5-12 for IOU internal address assignments, table I-5-13 for CM internal address assignments, and table I-5-14 for CP internal address assignments. The control word is issued as two 8-bit data words (sometimes called address bytes). This is accomplished by transmitting two PP words where the lower 8 bits in each word are used as follows:

1. Function words to CP with opcodes 4/5 (read/write) and op code F (deadstart).
2. Function words to CM and IOU with opcodes 4/5.
3. Function words to CP, CM, and IOU with opcode 8 (echo).

MCH Programming for Halt/Start (Opcode 0/1)

These operations consist of the output of a function word. A halt opcode halts the processor without damaging the process being executed, including the integrity of the interunit communication of the halted processor such as CDC CYBER 170 exchange request communication, central memory communications, and the process state. If the process is subsequently restarted without performing any other MCH operations, or after performing read/write with certain precautions as described in Operating Systems Manual, the process continues without damage.

MCH Programming for Read/Write (Opcode 4/5)

Refer to Programming for PP Data Input/Output, this section, for a more complete procedure. In general terms, proceed as follows:

1. Issue function with opcode 4/5.
2. Output data word (leftmost half of control word).
3. Verify error flag clear.
4. Output data word (rightmost half of control word).
5. Verify error flag clear.
6. Input/output required number of data words.
7. Verify error flag clear.

Reading a nonexistent register returns all zeros. Writing to a read-only register, or to a nonexistent register, does not alter any register. Most registers are read/write as 64-bit (eight-byte) registers, requiring the input/output of eight MCH data words. Most registers which are physically smaller than eight bytes are right-justified with zero-fill. Exceptions are as follows:

- Reading a status summary register repeats the status information in each byte.
- IOU may disconnect MCH without affecting subsequent MCH operations.
  - After reading one to eight bytes from any register which does not require microcode assistance.
  - After writing one byte to a corrected error log register.
  - After writing one byte to an uncorrected error log register.

The following MCH operations on CP registers can be performed with the CP running or halted.

- Read CP status summary register.
- Read CP fault status register.
- Read CP corrected error log registers.
- Read CP options installed registers.
- Read CP element identifier register.
- Read/write CP dependent environmental control register.
- Read/write test mode control registers.
- Clear errors.

To read/write other CP registers, the CP must be running since these registers are accessed by microcode. Refer to table I-5-15 for IOU register bit assignments, table I-5-16 for CM register bit assignments, and table I-5-17 for CP register bit assignments.
### TABLE I-5-14. CP INTERNAL ADDRESS ASSIGNMENTS

<table>
<thead>
<tr>
<th>Internal Address</th>
<th>Hex</th>
<th>Octal</th>
<th>Type (2) (3)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>000</td>
<td>R</td>
<td>A</td>
<td>Status summary register</td>
</tr>
<tr>
<td>10</td>
<td>020</td>
<td>R</td>
<td>A</td>
<td>Element identifier register</td>
</tr>
<tr>
<td>30</td>
<td>060</td>
<td>R</td>
<td>A</td>
<td>Dependent environment control register</td>
</tr>
<tr>
<td>42</td>
<td>082</td>
<td>R</td>
<td>M</td>
<td>Monitor condition register</td>
</tr>
<tr>
<td>80</td>
<td>200</td>
<td>R/W</td>
<td>A</td>
<td>Processor fault status register</td>
</tr>
<tr>
<td>90</td>
<td>220</td>
<td>R/W</td>
<td>A</td>
<td>Retry corrected error log register</td>
</tr>
<tr>
<td>93</td>
<td>223</td>
<td>R/W</td>
<td>A</td>
<td>Map corrected error log register</td>
</tr>
</tbody>
</table>

**NOTES**

1. The internal address is the second byte of a 16-bit control word which must be supplied after a function word output with OPCODE = 4/5. The first byte is discarded.
2. R = read, W = write
3. A = always accessible, M = microcode accessible

### TABLE I-5-15. IOU REGISTER BIT ASSIGNMENTS (1 of 4)

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>59</td>
<td>Summary status</td>
</tr>
<tr>
<td>60</td>
<td>Processor halt</td>
</tr>
<tr>
<td>61</td>
<td>Valid uncorrected error</td>
</tr>
<tr>
<td>62</td>
<td>(not used)</td>
</tr>
<tr>
<td>63</td>
<td>Long warning</td>
</tr>
</tbody>
</table>

**NOTE**

When more than one byte is read, bits 59-60 are duplicated in each byte.

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-39</td>
<td>Element type (0216 = IOU)</td>
</tr>
<tr>
<td>40-47</td>
<td>Element model (1016 = 825, 1116 = 815)</td>
</tr>
<tr>
<td>48-63</td>
<td>Element serial number (in packed decimal)</td>
</tr>
<tr>
<td>Channel Bit</td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>-------------</td>
</tr>
<tr>
<td>03</td>
<td>Barrel 0, PP 4</td>
</tr>
<tr>
<td>04</td>
<td>Barrel 0, PP 3</td>
</tr>
<tr>
<td>05</td>
<td>Barrel 0, PP 2</td>
</tr>
<tr>
<td>06</td>
<td>Barrel 0, PP 1</td>
</tr>
<tr>
<td>07</td>
<td>Barrel 0, PP 0</td>
</tr>
<tr>
<td>11</td>
<td>Barrel 0, PP 11</td>
</tr>
<tr>
<td>12</td>
<td>Barrel 0, PP 10</td>
</tr>
<tr>
<td>13</td>
<td>Barrel 0, PP 7</td>
</tr>
<tr>
<td>14</td>
<td>Barrel 0, PP 6</td>
</tr>
<tr>
<td>15</td>
<td>Barrel 0, PP 5</td>
</tr>
<tr>
<td>19</td>
<td>Barrel 1, PP 4</td>
</tr>
<tr>
<td>20</td>
<td>Barrel 1, PP 3</td>
</tr>
<tr>
<td>21</td>
<td>Barrel 1, PP 2</td>
</tr>
<tr>
<td>22</td>
<td>Barrel 1, PP 1</td>
</tr>
<tr>
<td>23</td>
<td>Barrel 1, PP 0</td>
</tr>
<tr>
<td>27</td>
<td>Barrel 1, PP 11</td>
</tr>
<tr>
<td>28</td>
<td>Barrel 1, PP 10</td>
</tr>
<tr>
<td>29</td>
<td>Barrel 1, PP 7</td>
</tr>
<tr>
<td>30</td>
<td>Barrel 1, PP 6</td>
</tr>
<tr>
<td>31</td>
<td>Barrel 1, PP 5</td>
</tr>
<tr>
<td>32</td>
<td>Channel 7</td>
</tr>
<tr>
<td>33</td>
<td>Channel 6</td>
</tr>
</tbody>
</table>

**IOU Options Installed Register (MCH Address 12_16)**

- Barrel 3
- Barrel 2
- Barrel 1
- Barrel 0
- Channel 7
- Channel 6
- Channel 5
- Channel 4
- Channel 3
- Channel 2
- Channel 1
- Channel 0
- Channel 17
- Channel 16
- Channel 15
- Channel 13
- Channel 12
- Channel 11
- Channel 10
- Channel 9
- Channel 8
- Channel 7
- Channel 6
- Channel 5
- Channel 4
- Channel 3
- Channel 2
- Channel 1
- Channel 0
- Channel 17
- Channel 16
- Channel 15
- Channel 13
- Channel 12
- Channel 11
- Channel 10
- Channel 9
- Channel 8
- Channel 7
- Channel 6
- Channel 5
- Channel 4
- Channel 3
- Channel 2
- Channel 1
- Channel 0

**IOU Fault Status Mask Register (MCH Address 18_16)**

- Barrel 0, PP 4
- Barrel 0, PP 3
- Barrel 0, PP 2
- Barrel 0, PP 1
- Barrel 0, PP 0
- Barrel 0, PP 11
- Barrel 0, PP 10
- Barrel 0, PP 7
- Barrel 0, PP 6
- Barrel 0, PP 5
- Barrel 1, PP 4
- Barrel 1, PP 3
- Barrel 1, PP 2
- Barrel 1, PP 1
- Barrel 1, PP 0
- Barrel 1, PP 11
- Barrel 1, PP 10
- Barrel 1, PP 7
- Barrel 1, PP 6
- Barrel 1, PP 5
- Channel 7
- Channel 6
<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCH Function Word to IOU</td>
<td></td>
</tr>
</tbody>
</table>
| CONNECT (bits 8-11)   | Code $0_{16} =  
Connect IOU maintenance registers |
| OPCODE (bits 4-7)     | Code $4_{16} =  
Prepare for read (control word required)  
$5_{16} =  
Prepare for write (control word required)  
$6_{16} =  
Master clear  
$7_{16} =  
Clear fault status registers  
Connect IOU status summary (reads one byte, control word not required) |
| TYPE (bits 0-3)       | Codes $0-7_{16} =  
IOU registers are read circularly (byte 0 follows byte 7) from the byte specified by the type field. |
| MCH Function Word to CM |
| CONNECT (bits 8-11)   | Code $1_{16} =  
Connect CM maintenance registers |
| OPCODE (bits 4-7)     | Code $4_{16} =  
Prepare for read (control word required)  
$5_{16} =  
Prepare for write (control word required)  
$6_{16} =  
Master clear  
$7_{16} =  
Clear error logs |
| MCH Function Word to CP |
| CONNECT (bits 8-11)   | Code $2_{16} =  
Connect CP maintenance registers |
| OPCODE (bits 4-7)     | Code $0_{16} =  
Halt processor  
$1_{16} =  
Start processor  
$4_{16} =  
Prepare for read (control word required)  
$5_{16} =  
Prepare for write (control word required)  
$6_{16} =  
Master clear  
$7_{16} =  
Clear errors |
| TYPE (bits 0-3)       | Code $0_{16} =  
Control word required |
MCH Programming for Master/Clear/Clear Errors

(Opcode 6/7)

These operations consist of the output of a single function word. The master clear immediately and arbitrarily clears the connected unit, without regard to possible information loss. Clear errors clears the error indicators in the connected unit; to avoid loss of error information while the errors are cleared, the unit concerned should be halted.

MCH Programming for Read IOU Status Summary

(Opcode C, IOU Only)

This operation is an alternative, faster means of reading the IOU status summary register.

1. Issue function with opcode c.
2. Input status summary byte.

<table>
<thead>
<tr>
<th>Internal Address</th>
<th>Hex</th>
<th>Octal</th>
<th>Type (2)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>000</td>
<td>R</td>
<td>Status summary register</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>020</td>
<td>R</td>
<td>Element identifier register</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>022</td>
<td>R</td>
<td>Options installed register</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>030</td>
<td>R/W</td>
<td>Fault status mask register</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>100</td>
<td>R</td>
<td>Status register</td>
<td></td>
</tr>
<tr>
<td>80</td>
<td>200</td>
<td>R/W</td>
<td>Fault status 1 register</td>
<td></td>
</tr>
<tr>
<td>81</td>
<td>201</td>
<td>R/W</td>
<td>Fault status 2 register</td>
<td></td>
</tr>
</tbody>
</table>

NOTES
(1) The internal address is the second byte of a 16-bit control word which must be issued after a function word output with OPCODE = 4/5. The first byte is discarded.
(2) R = read, W = write

<table>
<thead>
<tr>
<th>Internal Address</th>
<th>Hex</th>
<th>Octal</th>
<th>Type (2)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>000</td>
<td>R</td>
<td>Status summary register</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>020</td>
<td>R</td>
<td>Element identifier register</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>022</td>
<td>R</td>
<td>Options installed register</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>030</td>
<td>R/W</td>
<td>Corrected error log register</td>
<td></td>
</tr>
<tr>
<td>A0</td>
<td>240</td>
<td>R/W</td>
<td>Uncorrected error log 1 register</td>
<td></td>
</tr>
<tr>
<td>A4</td>
<td>244</td>
<td>R/W</td>
<td>Uncorrected error log 2 register</td>
<td></td>
</tr>
</tbody>
</table>

NOTES
(1) The internal address is the second byte of a 16-bit control word which must be issued after a function word output with OPCODE = 4/5. The first byte is discarded.
(2) R = read, W = write
### TABLE I-5-15. IOU REGISTER BIT ASSIGNMENTS (3 of 4)

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>34</td>
<td>Channel 5</td>
</tr>
<tr>
<td>35</td>
<td>Channel 4</td>
</tr>
<tr>
<td>36</td>
<td>Channel 3</td>
</tr>
<tr>
<td>37</td>
<td>Channel 2</td>
</tr>
<tr>
<td>38</td>
<td>Channel 1</td>
</tr>
<tr>
<td>39</td>
<td>Channel 0</td>
</tr>
<tr>
<td>40</td>
<td>Channel 17</td>
</tr>
<tr>
<td>42</td>
<td>Channel 15</td>
</tr>
<tr>
<td>44</td>
<td>Channel 13</td>
</tr>
<tr>
<td>45</td>
<td>Channel 12</td>
</tr>
<tr>
<td>46</td>
<td>Channel 11</td>
</tr>
<tr>
<td>47</td>
<td>Channel 10</td>
</tr>
<tr>
<td>48</td>
<td>Channel 9</td>
</tr>
<tr>
<td>49</td>
<td>Channel 8</td>
</tr>
<tr>
<td>50</td>
<td>Channel 7</td>
</tr>
<tr>
<td>51</td>
<td>Channel 6</td>
</tr>
<tr>
<td>52</td>
<td>Channel 5</td>
</tr>
<tr>
<td>53</td>
<td>Channel 4</td>
</tr>
<tr>
<td>54</td>
<td>Channel 3</td>
</tr>
<tr>
<td>55</td>
<td>Channel 2</td>
</tr>
<tr>
<td>56</td>
<td>Channel 1</td>
</tr>
<tr>
<td>57</td>
<td>Channel 0</td>
</tr>
<tr>
<td>58</td>
<td>Radial interface 2/3</td>
</tr>
<tr>
<td>60</td>
<td>Channel 33</td>
</tr>
<tr>
<td>61</td>
<td>Channel 32</td>
</tr>
<tr>
<td>62</td>
<td>Channel 31</td>
</tr>
<tr>
<td>63</td>
<td>Channel 30</td>
</tr>
</tbody>
</table>

### IOU Fault Status Mask Register (MCH Address 1816) (contd)

- Channel 0
- Channel 1
- Channel 2
- Channel 3
- Channel 4
- Channel 5
- Channel 6
- Channel 7
- Channel 8
- Channel 9
- Channel 10
- Channel 11
- Channel 12
- Channel 13
- Channel 14
- Channel 15
- Channel 16
- Channel 17
- Channel 18
- Channel 19
- Channel 20
- Channel 21
- Channel 22
- Channel 23
- Channel 24
- Channel 25
- Channel 26
- Channel 27
- Channel 28
- Channel 29
- Channel 30
- Channel 31
- Channel 32
- Channel 33
- Channel 34
- Channel 35
- Channel 36
- Channel 37
- Channel 38
- Channel 39
- Channel 40
- Channel 41
- Channel 42
- Channel 43
- Channel 44
- Channel 45
- Channel 46
- Channel 47
- Channel 48
- Channel 49
- Channel 50
- Channel 51
- Channel 52
- Channel 53
- Channel 54
- Channel 55
- Channel 56
- Channel 57
- Channel 58
- Channel 59
- Channel 60
- Channel 61
- Channel 62
- Channel 63

### IOU Status Register (MCH Address 4016)

- Internal Register (A, P, Q or K as per EC bits)
- LTS bit
- Barrel reconfiguration switches
- PP reconfiguration switches

### IOU Fault Status 1 Register (MCH Address 8016)

- Barrel 0, PP 4 error
- Barrel 0, PP 3 error
- Barrel 0, PP 2 error
- Barrel 0, PP 1 error
- Barrel 0, PP 0 error
- Barrel 0, PP 11 error
- Barrel 0, PP 10 error
- Barrel 0, PP 9 error
- Barrel 0, PP 8 error
- Barrel 0, PP 7 error
- Barrel 0, PP 6 error
- Barrel 0, PP 5 error
- Barrel 0, PP 4 error
- Barrel 0, PP 3 error
- Barrel 0, PP 2 error
- Barrel 0, PP 1 error
- Barrel 0, PP 0 error
- Barrel 1, PP 11 error
- Barrel 1, PP 10 error
- Barrel 1, PP 9 error
- Barrel 1, PP 8 error
- Barrel 1, PP 7 error
- Barrel 1, PP 6 error
- Barrel 1, PP 5 error
- Barrel 1, PP 4 error
- Barrel 1, PP 3 error
- Barrel 1, PP 2 error
- Barrel 1, PP 1 error
- Barrel 1, PP 0 error
- Error on A/R
- Error on P/Q
- Firmware error
- PP memory data out error 7XF0
- ADU error
- PP memory address error
- PP memory data-in error
<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>OS bounds violation</td>
</tr>
<tr>
<td>46</td>
<td>OS boundary address PE</td>
</tr>
<tr>
<td>49</td>
<td>Uncorrected CM read error</td>
</tr>
<tr>
<td>50</td>
<td>Uncorrected CM write error</td>
</tr>
<tr>
<td>51</td>
<td>CM reject</td>
</tr>
<tr>
<td>52</td>
<td>Input CM tag error</td>
</tr>
<tr>
<td>53</td>
<td>CM response code error</td>
</tr>
<tr>
<td>54</td>
<td>CM data in error</td>
</tr>
<tr>
<td>56</td>
<td>CM data out error byte 0</td>
</tr>
<tr>
<td>57</td>
<td>CM data out error byte 1</td>
</tr>
<tr>
<td>58</td>
<td>CM data out error byte 2</td>
</tr>
<tr>
<td>59</td>
<td>CM data out error byte 3</td>
</tr>
<tr>
<td>60</td>
<td>CM data out error byte 4</td>
</tr>
<tr>
<td>61</td>
<td>CM data out error byte 5</td>
</tr>
<tr>
<td>62</td>
<td>CM data out error byte 6</td>
</tr>
<tr>
<td>63</td>
<td>CM data out error byte 7</td>
</tr>
</tbody>
</table>

**IOU Fault Status 2 Register (MCH Address 81₁₆)**

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>Channel 7 error</td>
</tr>
<tr>
<td>33</td>
<td>Channel 6 error</td>
</tr>
<tr>
<td>34</td>
<td>Channel 5 error</td>
</tr>
<tr>
<td>35</td>
<td>Channel 4 error</td>
</tr>
<tr>
<td>36</td>
<td>Channel 3 error</td>
</tr>
<tr>
<td>37</td>
<td>Channel 2 error</td>
</tr>
<tr>
<td>38</td>
<td>Channel 1 error</td>
</tr>
<tr>
<td>39</td>
<td>Channel 0 error</td>
</tr>
<tr>
<td>40</td>
<td>Channel 17 error</td>
</tr>
<tr>
<td>42</td>
<td>Channel 15 error</td>
</tr>
<tr>
<td>44</td>
<td>Channel 13 error</td>
</tr>
<tr>
<td>45</td>
<td>Channel 12 error</td>
</tr>
<tr>
<td>46</td>
<td>Channel 11 error</td>
</tr>
<tr>
<td>47</td>
<td>Channel 10 error</td>
</tr>
<tr>
<td>48</td>
<td>Channel 9 error</td>
</tr>
<tr>
<td>49</td>
<td>Channel 26 error</td>
</tr>
<tr>
<td>50</td>
<td>Channel 25 error</td>
</tr>
<tr>
<td>51</td>
<td>Channel 24 error</td>
</tr>
<tr>
<td>52</td>
<td>Channel 23 error</td>
</tr>
<tr>
<td>53</td>
<td>Channel 22 error</td>
</tr>
<tr>
<td>54</td>
<td>Channel 21 error</td>
</tr>
<tr>
<td>55</td>
<td>Channel 20 error</td>
</tr>
<tr>
<td>59</td>
<td>Radial interface 2/3 error</td>
</tr>
<tr>
<td>60</td>
<td>Channel 33 error</td>
</tr>
<tr>
<td>61</td>
<td>Channel 32 error</td>
</tr>
<tr>
<td>62</td>
<td>Channel 31 error</td>
</tr>
<tr>
<td>63</td>
<td>Channel 30 error</td>
</tr>
<tr>
<td>Channel Bit</td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>-------------</td>
</tr>
<tr>
<td>56-57</td>
<td>Oscillator code (00 = normal, 01 = -2%, 10 = +2%)</td>
</tr>
<tr>
<td>58</td>
<td>Clock set to tuning mode</td>
</tr>
<tr>
<td>61</td>
<td>Valid uncorrectable error</td>
</tr>
<tr>
<td>62</td>
<td>Corrected error</td>
</tr>
<tr>
<td>63</td>
<td>Long warning (low/high temperature, blower 1/blower 2 fault)</td>
</tr>
</tbody>
</table>

**NOTE**
The byte is duplicated in each byte.

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>262K memory installed</td>
</tr>
<tr>
<td>03</td>
<td>524K memory installed</td>
</tr>
<tr>
<td>07</td>
<td>1049K memory installed</td>
</tr>
<tr>
<td>16</td>
<td>A memory configuration switch is in the up position</td>
</tr>
<tr>
<td>20</td>
<td>Memory configuration 524K</td>
</tr>
<tr>
<td>21</td>
<td>Memory configuration 262K</td>
</tr>
<tr>
<td>22</td>
<td>Memory configuration 131K</td>
</tr>
</tbody>
</table>

**CM Corrected Error Log Register (MCH Address A0\text{16})**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>This log contains valid information</td>
</tr>
<tr>
<td>01</td>
<td>Unlogged single-bit error</td>
</tr>
<tr>
<td>05-06</td>
<td>Port code</td>
</tr>
<tr>
<td>08-28</td>
<td>Address</td>
</tr>
<tr>
<td>29</td>
<td>Address parity P5</td>
</tr>
<tr>
<td>30</td>
<td>Address parity P6</td>
</tr>
<tr>
<td>31</td>
<td>Address parity P7</td>
</tr>
<tr>
<td>32-39</td>
<td>Syndrome bits</td>
</tr>
</tbody>
</table>

**CM Uncorrected Error Log 1 Register (MCH Address A4\text{16})**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>This log contains valid information</td>
</tr>
<tr>
<td>01</td>
<td>Unlogged uncorrected error</td>
</tr>
<tr>
<td>02</td>
<td>Illegal function</td>
</tr>
<tr>
<td>03</td>
<td>Bounds violation</td>
</tr>
<tr>
<td>04</td>
<td>PW error</td>
</tr>
<tr>
<td>5-6</td>
<td>Port number code</td>
</tr>
<tr>
<td>7</td>
<td>Refresh</td>
</tr>
</tbody>
</table>
### TABLE I-5-16. CM REGISTER BIT ASSIGNMENTS (2 of 2)

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-28</td>
<td>CM Uncorrected Error Log 1 Register (MCH Address A4&lt;sub&gt;16&lt;/sub&gt;)</td>
</tr>
<tr>
<td>29</td>
<td>Address parity P5</td>
</tr>
<tr>
<td>30</td>
<td>Address parity P6</td>
</tr>
<tr>
<td>31</td>
<td>Address parity P7</td>
</tr>
<tr>
<td>32-39</td>
<td>Write data parity error, bytes 0-7 (one bit per byte)</td>
</tr>
<tr>
<td>43</td>
<td>Tag in error</td>
</tr>
<tr>
<td>44</td>
<td>Function error</td>
</tr>
<tr>
<td>45</td>
<td>Mark error</td>
</tr>
<tr>
<td>46</td>
<td>Address error 4</td>
</tr>
<tr>
<td>47</td>
<td>Address error 5</td>
</tr>
<tr>
<td>48</td>
<td>Address error 6</td>
</tr>
<tr>
<td>49</td>
<td>Address error 7</td>
</tr>
<tr>
<td>50-53</td>
<td>Function bits associated with error word</td>
</tr>
<tr>
<td>54</td>
<td>Function parity</td>
</tr>
<tr>
<td>55</td>
<td>Mark parity</td>
</tr>
<tr>
<td>56-63</td>
<td>Mark bits associated with error word</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>CM Uncorrected Error Log 2 Register (MCH Address A8&lt;sub&gt;16&lt;/sub&gt;)</td>
</tr>
<tr>
<td>01</td>
<td>This log contains valid information</td>
</tr>
<tr>
<td>02</td>
<td>Unlogged uncorrected error-2</td>
</tr>
<tr>
<td>03</td>
<td>SECDED double bit error</td>
</tr>
<tr>
<td>04</td>
<td>Tag out parity error</td>
</tr>
<tr>
<td>5-6</td>
<td>Port number code as for AO, A4</td>
</tr>
<tr>
<td>7</td>
<td>Refresh port</td>
</tr>
<tr>
<td>8-28</td>
<td>Address parity P5</td>
</tr>
<tr>
<td>30</td>
<td>Address parity P6</td>
</tr>
<tr>
<td>31</td>
<td>Address parity P7</td>
</tr>
<tr>
<td>32</td>
<td>Byte 0 read parity error (1)</td>
</tr>
<tr>
<td>33</td>
<td>Byte 1 read parity error (1)</td>
</tr>
<tr>
<td>34</td>
<td>Byte 2 read parity error (1)</td>
</tr>
<tr>
<td>35</td>
<td>Byte 3 read parity error (1)</td>
</tr>
<tr>
<td>36</td>
<td>Byte 4 read parity error (1)</td>
</tr>
<tr>
<td>37</td>
<td>Byte 5 read parity error (1)</td>
</tr>
<tr>
<td>38</td>
<td>Byte 6 read parity error (1)</td>
</tr>
<tr>
<td>39</td>
<td>Byte 7 read parity error (1)</td>
</tr>
</tbody>
</table>

**NOTE**

(1) If bits 2 and 3 are set and SECDED is disabled, these bits point to the bytes with errors for a read data parity error.
<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>58</td>
<td>CP Status Summary Register (MCH Address 0016)</td>
</tr>
<tr>
<td>59</td>
<td>Executive Monitor mode</td>
</tr>
<tr>
<td>60</td>
<td>Short warning, imminent power failure</td>
</tr>
<tr>
<td>61</td>
<td>CP halted</td>
</tr>
<tr>
<td>62</td>
<td>Uncorrected error</td>
</tr>
<tr>
<td>63</td>
<td>Corrected error</td>
</tr>
<tr>
<td>32-39</td>
<td>CP Element Identifier Register (MCH Address 1016)</td>
</tr>
<tr>
<td>40-47</td>
<td>Element type (0016 = CP)</td>
</tr>
<tr>
<td>48-63</td>
<td>Element model (1016 = 825, 1116 = 815)</td>
</tr>
<tr>
<td>32-33</td>
<td>Element serial number</td>
</tr>
<tr>
<td>34-35</td>
<td>CP Dependent Environment Control Register (MCH Address 3016)</td>
</tr>
<tr>
<td>36-37</td>
<td>Micro step</td>
</tr>
<tr>
<td>38</td>
<td>Enable processor fault status trap</td>
</tr>
<tr>
<td>39</td>
<td>Exchange preserve</td>
</tr>
<tr>
<td>40</td>
<td>Processor fault status enabled</td>
</tr>
<tr>
<td>41</td>
<td>MAP real memory address mode enabled</td>
</tr>
<tr>
<td>42</td>
<td>MAP file 0 enabled</td>
</tr>
<tr>
<td>43</td>
<td>MAP file 1 enabled</td>
</tr>
<tr>
<td>44</td>
<td>MAP file 2 enabled</td>
</tr>
<tr>
<td>45</td>
<td>MAP file 3 enabled</td>
</tr>
<tr>
<td>46</td>
<td>Instruction retry enabled</td>
</tr>
<tr>
<td>47</td>
<td>Instruction step enabled</td>
</tr>
<tr>
<td>48</td>
<td>Maintenance scan halt enabled</td>
</tr>
<tr>
<td>49</td>
<td>Test mode enabled</td>
</tr>
<tr>
<td>50</td>
<td>Disable corrected error to CP status summary</td>
</tr>
<tr>
<td>51</td>
<td>Control store breakpoint enabled</td>
</tr>
<tr>
<td>52</td>
<td>Control store sweep enabled</td>
</tr>
<tr>
<td>53</td>
<td>Force good response on CM single bit error</td>
</tr>
<tr>
<td>54</td>
<td>Disable CM corrected error log</td>
</tr>
<tr>
<td>55</td>
<td>Control store breakpoint enabled</td>
</tr>
<tr>
<td>56</td>
<td>Control store sweep enabled</td>
</tr>
<tr>
<td>57</td>
<td>Force good response on CM single bit error</td>
</tr>
<tr>
<td>58</td>
<td>Disable CM corrected error log</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>CP Processor Fault Status Register (MCH Address 8016)</td>
</tr>
<tr>
<td>33</td>
<td>CP Retry Corrected Error Log Register (MCH Address 9016)</td>
</tr>
<tr>
<td>34</td>
<td>ARVI parity error bits 0-7, 32-39</td>
</tr>
<tr>
<td>35</td>
<td>ARVI parity error bits 8-15, 40-47</td>
</tr>
<tr>
<td>36</td>
<td>ARVI parity error bits 16-23, 48-55</td>
</tr>
<tr>
<td>37</td>
<td>ARVI parity error bits 24-31, 56-63</td>
</tr>
<tr>
<td>38</td>
<td>Uncorrected memory write error</td>
</tr>
<tr>
<td>39</td>
<td>Memory reject</td>
</tr>
<tr>
<td>40</td>
<td>Memory tag parity error</td>
</tr>
<tr>
<td>41</td>
<td>Response code parity error</td>
</tr>
<tr>
<td>42</td>
<td>FP exception trap index ROM parity error</td>
</tr>
<tr>
<td>43</td>
<td>AD or BD bits 0-15 parity error</td>
</tr>
<tr>
<td>44</td>
<td>LD box ROM parity error</td>
</tr>
<tr>
<td>45</td>
<td>ADS or BDS or XBD sel ROM parity error</td>
</tr>
<tr>
<td>46</td>
<td>Shift type ROM parity error or shifter input</td>
</tr>
<tr>
<td>47</td>
<td>Uncorrected memory read error</td>
</tr>
<tr>
<td>48</td>
<td>Memory response timeout</td>
</tr>
<tr>
<td>49</td>
<td>CYBER ROM parity error</td>
</tr>
<tr>
<td>50</td>
<td>Instruction parity error</td>
</tr>
<tr>
<td>51</td>
<td>XBD ROM parity error</td>
</tr>
<tr>
<td>52</td>
<td>AD or BD bits 32-47 parity error</td>
</tr>
</tbody>
</table>

**NOTE**

Registers 8016 and 9016 indicate errors in CP hardware.
<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>53</td>
<td>BDP adder, data ROM, parity error</td>
</tr>
<tr>
<td>54</td>
<td>Immediate ROM</td>
</tr>
<tr>
<td>55</td>
<td>AD or BD bits 48-63 parity error</td>
</tr>
<tr>
<td>56</td>
<td>MAP parity error</td>
</tr>
<tr>
<td>57</td>
<td>MAP parity error</td>
</tr>
<tr>
<td>58</td>
<td>MAP parity error</td>
</tr>
<tr>
<td>59</td>
<td>MAP parity error</td>
</tr>
<tr>
<td>60</td>
<td>MAP multiple hit fault</td>
</tr>
<tr>
<td>61</td>
<td>(Not used)</td>
</tr>
<tr>
<td>62</td>
<td>Maintenance access control error</td>
</tr>
<tr>
<td>63</td>
<td>Any control store parity error</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Channel Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>56</td>
<td>File 0 parity error</td>
</tr>
<tr>
<td>57</td>
<td>File 0 parity error</td>
</tr>
<tr>
<td>58</td>
<td>File 1 parity error</td>
</tr>
<tr>
<td>59</td>
<td>File 1 parity error</td>
</tr>
<tr>
<td>60</td>
<td>File 2 parity error</td>
</tr>
<tr>
<td>61</td>
<td>File 2 parity error</td>
</tr>
<tr>
<td>62</td>
<td>File 3 parity error</td>
</tr>
<tr>
<td>63</td>
<td>File 3 parity error</td>
</tr>
</tbody>
</table>
ARCHITECTURAL DIFFERENCES

HARDWARE

INTRODUCTION

The computer consist of a central processor (CP), central memory (CM), and an input/output unit (IOU). Each of these elements is described below as compared to a model 730. Unless specifically said to be different, models 815 and 825 operate like a model 730.

CENTRAL PROCESSOR

The CP is microprogrammable. The microcode is contained in a special memory in the CP called control store. Microcode is loaded during initialization (refer to section 3 of this part).

The CP does not include a compare/move unit (CMU); however, CMU instructions are supported by software referred to as executive state software, or simply, executive state. This software is described in more detail later in this section (under Software) and in sections 4 and 5 of this part. The following CP instructions are new or perform differently.

- Block copy instructions (011 and 012) and direct read/write instructions (014 and 015) for extended memory.
- Direct read/write instructions (660 and 670) for CM.

CEJ/MEJ is always enabled; it cannot be disabled. Refer to section 4 in this part for further information on CP instructions.

Instruction execution times differ from those for the model 730. Execution times are given in section 4 of part I.

The operating registers (X0 through X7, A0 through A7, and B0 through B7) and support registers (P, EM, RAE, FLE, and MA) are the same in models 815, 825, and 730. The RAC and FLC registers have increased to 21 bits to support larger memory sizes. A new 6-bit register, the flag register, has been added; it contains new control bits which are explained in greater detail under CYBER 170 Exchange Package in section 5 of this part.

In addition to the instruction control and arithmetic/logic sections, the CP contains a high-speed buffer, called map, used in memory addressing. This buffer minimizes the time used to access central memory. It does not affect programming.

The map is part of the memory addressing section. This section uses tables in central memory during its operation. To save time, the addresses used most recently are saved in the CP a in high-speed buffer called the MAP. If the desired address is among those used most recently, no access to the central memory tables is needed.

The MAP can also be degraded during initialization using the hardware reconfiguration (M#) display. (For further information on displays, refer to the operating system operator's guide or the Hardware Operator's Guide.) The MAP is divided into four units, which can be turned on or off. The M# display shows which of units 0 through 3 of the MAP are logically on.

CENTRAL MEMORY

Central memory is available in sizes from 256 to 1048K words organized in two banks (262K memories) or four banks (other memories). To accommodate the larger addresses, the RAC and FLC registers have increased to 21 bits. There is also a PP relocation register (R) which is used in conjunction with the A register to form absolute CM addresses for CM read/write instructions. Refer to Addressing by PPs in section 4 of this part. A CM word consists of 64 bits of which only the rightmost 60 bits are used.

CM contains a register, the CM bounds register, which limits the write access to CM from specified ports. The ports are limited to the area between an upper and lower bound as specified in the CM bounds register. This restriction prevents PPs from writing into the area of CM permanently occupied by the executive state software. The CM bounds register is set through the maintenance channel described later in this section. Memory addressing (address out of range, and so on) is described in section 4 of this part.

Extended memory is actually a part of central memory and is called unified extended memory (UEM). In general, the instructions which deal with ECS/ESM on the model 730 (and LCME on the model 176) are the same as those used for unified extended memory on models 815 and 825. Specifically, these are the block copy instructions (011 and 012) and direct read/write instructions (014 and 015). For further information, refer to section 4 of this part.

INPUT/OUTPUT UNIT

The IOU consists of 10, 15, or 20 peripheral processors (PPs) with 10 PPs per barrel. Each PP has 4K words of memory. A PP memory word consists of 16 bits of which only the rightmost 12 bits are used; the leftmost 4 bits must be set to zero. Either 12 or 24 I/O channels can be used. The PPs work at a speed which is the same as the CYBER 170 PPs 2xPP speed.

The IOU contains a deadstart microcomputer which creates displays for initialization and maintenance, in addition to displays for PP registers and error indicators (refer to sections 2 and 3 of this part). Channel status and assignments are also given in section 3 of this part.
A two-port multiplexer is permanently attached to channel 158. This provides for communication between a PP and two terminals. One port is reserved for maintenance purposes; the other is reserved for future use.

Each PP in the IDU has a 28-bit R (relocation) register. It is used with the A register to form absolute CM addresses for CM read/write instructions. It is loaded and stored with the 24 and 25 PP instructions. Refer to Addressing by PPs in section 4 of this part.

PP instruction 27 (RPN), which reads the P register on the model 730, is now a pass instruction. The P register can be read, however, through the maintenance channel (see Maintenance Registers and Maintenance Channel later in this section). Other differences in PP instructions (24, 25, 641, 651, 661, and 671) are described in section 4 of this part. PP instruction execution times are given in section 4 of part I.

EXTENDED MEMORY

Extended memory for models 815 and 825 is called unified extended memory (UEM) and it exists as a part of central memory. (See preceding discussion of central memory.) Neither ECS nor ECM is available.

MAINTENANCE REGISTERS AND MAINTENANCE CHANNEL

Maintenance registers are present in the CP, CM, and IOU. The maintenance registers, like model 730 status/control registers, reflect system status and errors, and additionally can be used to initialize certain conditions (like the CM bounds described previously). Maintenance registers are on channel 178, unlike model 730 status/control registers which are on channel 168. Channel 178 is called the maintenance channel (MCH).

The maintenance channel has a software rather than hardware interlock using the channel flag. Before maintenance channel I/O is permitted, the channel must be reserved using the test and set channel flag instruction (641cm); it is released by the clear flag instruction (651cm). Refer to Set and Clear Channel Flag Instructions in section 4 of this part.

One PP can be designated to access the maintenance registers in the CP, CM, and IOU through the maintenance channel for the purpose of reading and/or initializing the registers. Section 5 of part I describes maintenance channel programming and several of the maintenance registers.

SOFTWARE

Although the computer hardware differs from the model 730, it operates much the same using microcode and special software. The microcode executes the model 730 instruction set. The software, referred to as executive state, simulates certain model 730 error exits and also the CMU instructions. Both the microcode and executive state software must be loaded during initialization by the Common Test and Initialization (CTI) software routines. These three items (microcode, executive state software, and CTI) are integral parts of the systems and are required to make them function as a model 730 would.

The actions taken by CTI to set up the proper environment are discussed in more detail in section 3 of this part; executive state is discussed in sections 3, 4, and 5 of this part.
INTRODUCTION

This section discusses the physical switches on the central memory that differ from the model 730. It also discusses the deadstart display which differs from the model 730 deadstart panel. New switches are discussed first; switches which appear on a model 730 but do not have corresponding switches on models 815 and 825 are discussed last.

Other controls used by maintenance personnel are described in the hardware manual for the display console listed in the System Publication Index. Power-on and power-off procedures are described in the Hardware Operator's Manual, also listed in the publication index.

DEADSTART DISPLAY

The deadstart display is shown in figure II-2-1. It is a display on the screen of the display station, created by an independent microcomputer in the mainframe. It does not rely on any program being operational in the PPs. The deadstart display is used to select a 16-word deadstart program for PPO and to initiate the deadstart sequence for PPO.

It is also used to reconfigure PPMs and barrels, and to display error status and maintenance information. In model the 730, the same functions are performed by switches on the deadstart panel. For example on the model 730, pressing the deadstart button loads the contents of the switch panel into logical PPO and initiates a deadstart of PPO. On models 815 and 825, pressing the deadstart button activates the deadstart microcomputer which brings up the initial deadstart display to prepare for actual deadstart; the further step of deadstarting logical PPO is accomplished by a command (S or L) to the microcomputer.

The initial deadstart display contains a 16-word program in which each word comprises six octal digits. Only the rightmost four digits may be used for the deadstart load or bootstrap program; the leftmost two digits are reserved for maintenance use and must be set to zero. Other information on the deadstart display is:

- A list of some basic commands (XX YYYY, XX+YYYYY, L, S, and H).
- Reconfiguration status for PPMs and barrels.
- Logical barrel (BRL) status.
- A program counter (lines XX+YYYYY, L, S, and H).
- An error line: if a long deadstart sequence aborts because of a hardware malfunction, the type of error is displayed in the lower right-hand side of the screen. These errors are:

  - LDS BRANCH TEST FAILURE
  - LDS DATA/ADDRESS ERROR
  - STATUS SUMMARY ERRORS
  - FF Registers: the P, A, Q, and K registers for PPs 0 through 11 may be displayed on the right-hand side of the screen. This display is brought up automatically during long deadstart; at other times it may be brought up manually by the maintenance command PR.

Other displays and commands are available for maintenance, or for software debugging. For further information on these displays, or on editing deadstart programs, refer to the Hardware Operator's Guide.

The long/short deadstart selection determines whether IDU diagnostic testing is done or omitted. When the long deadstart program is selected (command L), PPO runs a diagnostic program from a read-only memory (ROM) in the IDU to test the first five PPs. The detection of a hardware error during this test suspends the deadstart sequence with the LDS error status display described previously in this section. If no errors occur, the deadstart program is read into PPO. (More detailed descriptions of the short and long deadstart sequences are given in section 3 of part I.)

The initialization routines provide for additional testing of the first five PPs if a particular bit of the deadstart program on the panel is set, performing a deadstart called an extended deadstart (EDS). (For further information, refer to the operating system operator's guide or the Hardware Operator's Guide.)
Neither the SWEEP/LOAD/DUMP switch nor the CEJ/MEJ switch on a model 730 deadstart panel are present on models 815 and 825. The central exchange jump instruction for the CP and monitor exchange jump instructions for the PPs are permanently enabled. There is no facility for disabling them.

**MEMORY RECONFIGURATION**

Central memory has three configuration switches, located in the top left-hand panel (location D01). If a portion of CM malfunctions, that portion can be disabled using the configuration switches. Remaining CM is reconfigured so that it is accessible by contiguous addresses starting at address 0 and going up to the maximum remaining address. Refer to section 3 of part I for further information on reconfiguring memory.

Addressing of reconfigured central memory is discussed in section 4 of this part.

**DEADSTART**

<table>
<thead>
<tr>
<th>XXX+YYYY=CHANGE DS PRG</th>
</tr>
</thead>
<tbody>
<tr>
<td>XXX+YYYY=CHANGE DS PRG INC</td>
</tr>
<tr>
<td>S=SHORT DS</td>
</tr>
<tr>
<td>L=LONG DS</td>
</tr>
<tr>
<td>H=HELP</td>
</tr>
</tbody>
</table>

**PROGRAM 0**

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>001402</td>
</tr>
<tr>
<td>02</td>
<td>007303</td>
</tr>
<tr>
<td>03</td>
<td>000013</td>
</tr>
<tr>
<td>04</td>
<td>007503</td>
</tr>
<tr>
<td>05</td>
<td>007703</td>
</tr>
<tr>
<td>06</td>
<td>000300</td>
</tr>
<tr>
<td>07</td>
<td>007403</td>
</tr>
<tr>
<td>08</td>
<td>007103</td>
</tr>
<tr>
<td>09</td>
<td>007301</td>
</tr>
<tr>
<td>10</td>
<td>000010</td>
</tr>
<tr>
<td>11</td>
<td>000000</td>
</tr>
<tr>
<td>12</td>
<td>000000</td>
</tr>
<tr>
<td>13</td>
<td>000000</td>
</tr>
<tr>
<td>14</td>
<td>007112</td>
</tr>
<tr>
<td>15</td>
<td>000000</td>
</tr>
<tr>
<td>16</td>
<td>000000</td>
</tr>
<tr>
<td>17</td>
<td>000000</td>
</tr>
<tr>
<td>18</td>
<td>000000</td>
</tr>
</tbody>
</table>

Figure II-2-1. Initial Deadstart Display.
SYSTEM INITIALIZATION

OVERVIEW

System initialization puts the system hardware in a known state where it is ready for the loading of an operating system or off-line maintenance tests. Initialization is an automatic process initiated by pressing the deadstart switch or button and entering S (for short deadstart) or L (for long deadstart) on the keyboard.

The procedures for deadstart described in section 3 of part I initialize the IOU. The last step of the deadstart is to read the deadstart program from the microcomputer into PPO. This program reads or provides for the eventual reading of the first record off an external device. This record is the beginning of the Common Test and Initialization (CTI) software routines. It is up to CTI to initialize the remainder of the system elements and various maintenance registers, and set up the operating environment such that the computer will operate like a model 730. (If maintenance is chosen on the first CTI display, very little initialization is done to preserve the contents of the elements for testing.)

CTI OPERATIONS

One of the first actions CTI takes is to test channel 178 (the maintenance channel); if the channel is active, CTI recognizes the machine as a model 8XX. At this point, CTI takes some different actions than it would for other models of the CYBER 170 series. Where before it had to run a series of programs to determine the proper machine attributes, it has now only to access the maintenance registers of all the connected elements to find out the size of memory, the number of PPs, and so on. These attributes are then noted as before in the hardware descriptor table.

On other CYBER 170 series machines, CTI would test memory after setting up the hardware descriptor table, but on models 815 and 825 microcode may have to be loaded to the CP control store and the executive state software must be loaded to memory first. CTI loads the microcode and executive state software from the Hardware Initialization and Verification Software (HIVS).

CTI reads the actual CM size (or the adjusted size if memory was reconfigured or degraded by the operator earlier in the process) from the hardware descriptor table and loads the executive state software at the highest part of memory (refer to figure II-3-1).

<table>
<thead>
<tr>
<th>Address 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM</td>
</tr>
<tr>
<td>UEM</td>
</tr>
<tr>
<td>(optional)</td>
</tr>
<tr>
<td>Executive State Software</td>
</tr>
</tbody>
</table>

Available CM size
Actual CM size

Figure II-3-1. Central Memory Format

CTI then adjusts the size of memory available taking into consideration the space used by the executive state software. This new size is the CM available for the operating system or maintenance system and its jobs/tests. The section of memory containing executive state software is protected from the operating/maintenance system and its jobs by the CM bounds register discussed in section 1 of this part.

CTI also initializes maintenance registers in the CP, CM, and IOU. After the loading of microcode and executive state software and initializing of applicable registers, the environment necessary to support the computer is complete. At this point, the CP is not running. If the deadstart is a recovery deadstart, control passes immediately to the operating or maintenance system with no further CTI initialization. If it is not a recovery deadstart, the CP is started. The remainder of CTI processing is the same as it is for other models of the CYBER 170 series. CTI initializes memory and completes any other settings necessary before handing off the hardware to an operating or maintenance system. When handing off to an operating system, the CP is stopped.
CTI HANDOFF STATE

Before an operating system or maintenance system can be loaded and executed, the elements in the hardware system must be initialized to a known state. This is done by CTI before it passes control to the waiting system. The remainder of this section describes the initial state of the system elements, channels, and registers. Any hardware component not defined is assumed to be in an undefined state.

CENTRAL PROCESSOR

The CP is master cleared on all deadstart levels.

CENTRAL MEMORY

All available memory (that is, reconfigured or degraded memory less the space used by the executive state software) is initialized with the exception of the area which contains the initialization code. The rightmost 60 bits of each 64-bit CM word are set to all ones; the leftmost 4 bits are set to zeros. The executive state software resides in the upper end of memory as described under CTI Operations.

PP MEMORY

All PPs that are logically on are initialized with the exception of the area that contains the initialization code. The rightmost 12 bits of each 16-bit PP word are set to all ones; the leftmost 4 bits are set to zeros. The R register of each PP that is logically on is initialized to 40008.

PPs AND I/O CHANNELS

All PPs that are logically on, with the exception of PPO, are in the deadstart state. PPO is executing the operating system or maintenance system bootstrap program. If there was a PP on the deadstart channel, it is executing an IAM instruction (input A words to m from channel d) on channel 128.

All PPs that are logically off are idled via the maintenance register(s).

All I/O channels associated with PPs that are logically on, with the exception of channel 0, are active and empty. Channel 0 is inactive. All I/O channels not associated with PPs that are logically on are inactive, except as noted above for the deadstart channel. The deadstart device is logically connected on the deadstart channel.

The status of all non-I/O channels is as follows:

<table>
<thead>
<tr>
<th>Channel (in octal)</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Inactive and empty</td>
</tr>
<tr>
<td>10 (display controller)</td>
<td>Active and empty</td>
</tr>
<tr>
<td>14 (real-time clock)</td>
<td>Active and full</td>
</tr>
</tbody>
</table>

At least 10 PPs, two of which are PPO and PP10, are on. All channel flags and channel error flags are cleared.

MAINTENANCE REGISTERS

The contents of several maintenance registers determine the environment in which the computer operates. At the time of handoff to an operating system or maintenance system, the conditions listed below are in effect. (The register number in hexadecimal is given in parentheses following the register name.)

CP Environment

- Status summary register (00)* shows the processor halted and in executive state, and no errors set.
- Element identifier register (10)* shows the element type, element model, and element serial number.
- Options installed register (12)* shows CP options that are installed.
- Dependent environment control register (30) is set so that the CP is not in test mode; corrected error reporting is enabled; instruction retry is enabled; enabling of MAP by quarters is set as specified; clock margins are set to normal.
- Processor fault status register (80) shows no errors.
- Map corrected error log register (93) shows no errors.

CM Environment

- Status summary register (00)* shows no errors;
- Element identifier register (10)* shows the element type, element model, and element serial number.
- Options installed register (12)* shows the memory installed and reconfiguration, if any, at deadstart.
- Environment control register (20) is set so that parity checking is enabled; SECDED is enabled; noninterleaved mode is disabled; check/syndrome bits are normal; corrected
error logging is enabled; suppression of corrected error reporting via ports is enabled; timing margins are not enabled; the port disable bit vector is set to 0.

- Bounds register (21) is set so that IOU port writes are inhibited above the first word address of the executive state software in CM.
- Corrected error log register (A0) shows no errors.
- Uncorrected error log registers 1 and 2 (A4 and A8) show no errors.

IOU Environment

- Status summary register (00)* shows no errors; however, status summary is set.
- Element identifier register (10)* shows the element type, element model, and element serial number.
- Options installed register (12) shows the barrels, channels, and other options that are installed.
- Status register (40) is set so that fast and slow timing margins are not enabled; barrel and FP reconfigurations are set as required.
- Fault status registers 1 and 2 (80 and 81) show no errors.

In addition to the handoff state set by CTI, certain conditions are set by the executive state software. These settings indicate that the CP does not interrupt processing on short warning or correctable hardware errors; it is interrupted, but not necessarily stopped, on all uncorrected hardware errors. Refer to section 5 of this part for further information on error handling.

*This register cannot be written; it is for status only.
INSTRUCTION/PROGRAMMING DIFFERENCES

CP OPERATING MODES

Three modes of operation are mentioned in part I: CYBER 170 job, CYBER 170 monitor, and executive. CYBER 170 job mode and CYBER 170 monitor mode function similarly to the program and monitor modes of the model 730. The CYBER 170 monitor flag still exists and indicates whether the program currently running is in CYBER 170 monitor mode (flag is set) or CYBER 170 job mode (flag is clear).

Executive state oversees the CYBER 170 job and monitor modes and ensures that they duplicate the actions of a model 730. This includes the simulation of CMU instructions and processing of certain error conditions (refer to section 5 of this part). Executive state is controlled by hardware, microcode, and software.

CP INSTRUCTIONS

The CP instruction format is the same on models 815, 825, and 730. The same restrictions on instructions with word boundaries apply. The following instructions are new or differ from the way they performed on the model 730.

- 011, 012 (block copy of UEM)
- 014, 015 (direct read/write UEM)
- 464, 465, 466, 467 (CMU)
- 660, 670 (direct read/write CM)

UNIFIED EXTENDED MEMORY INSTRUCTIONS (011, 012, 014, 015)

The UEM enable flag (bit 56 in the flag register) must be set in the CYBER 170 exchange package for these instructions to execute legally.

Block Copy Instructions (011, 012)

These instructions differ from the block copy instructions on a model 730 primarily in that the copy is to or from UEM rather than ECS. On models 815 and 825 an exchange breakin is allowed after a read or write of data blocks containing not more than 64 words each. Flag register operations (caused when bit 23 of X0 and bit 23 of FLE are both set) are illegal. If X0 plus RAE bit 21 or 22 is set, the next instruction is taken from parcel 2 of the same instruction word. If this is not the case, the next instruction is taken from parcel 0 of the next instruction word. A negative Bj plus K result causes an address range error exit rather than a pass instruction.

Direct Read/Write UEM Instructions (014, 015)

On a model 730, the 014 and 015 instructions are illegal. On models 815 and 825 these instructions transfer single words between UEM and a specified X register. (For those familiar with the CYBER 170 model 176, these instructions are similar to that machine's 014 and 015 instructions except the transfer is to or from UEM rather than CMU.)

The format of the 014 instruction [read one word from (Xk plus RAE) into Xj] is as follows:

```
14 6 5 3 2 0
014 | j | k |
```

The format of the 015 instruction [write one word from Xj to (Xk plus RAE)] is as follows:

```
14 6 5 3 2 0
015 | j | k |
```

COMPARE/MOVE INSTRUCTIONS (464, 465, 466, 467)

These instructions were previously available only if the CP contained a compare/move unit (CMU). Compare/move units do not exist on model 815 or 825 but the instructions are simulated by executive state software. The instructions work as described for a model 730 in the CYBER 170 series hardware reference manual with the following exception.

CMU instructions move or compare long character strings but, on a model 730, if they are interrupted by a PP exchange request, the current move/compare must stop and then restart. Models 815 and 825 keep track of where the interrupt occurred and resume operation at that point. Bit 53 in the fourth word of the CYBER 170 exchange package (the CMU interrupted flag or CIF) is set if a CMU instruction has been interrupted. When the CP sees the CMU instruction again, it switches to executive state (because executive state simulates CMU instructions, not because the instruction was interrupted) and finds bit 53 set. It then retrieves the necessary information which was saved earlier and resumes the move or compare at the point of interruption.

For better performance, jobs should be recompiled so as not to use CMU instructions.

DIRECT READ/WRITE CM INSTRUCTIONS (660, 670)

The 660 and 670 instructions are pass instructions on a model 730. On a model 815 or 825, they read and write central memory. When i is not zero, the 66ijk and 67ijk instructions perform the same as on a model 730.
Read Central Memory at (Xk) to Xj

This instruction reads the word at location (Xk) in central memory and places it in Xj. Xk is a right-justified 21-bit relative address. Bits 59 through 21 of Xk are ignored.

Write Xj into Central Memory at (Xk)

This instruction writes Xj into location (Xk) in central memory. Xk is a 21-bit relative address. Bits 59 through 21 of Xk are ignored.

INSTRUCTION LOOKAHEAD

The computers have instruction lookahead hardware that prefetches up to two words for the regular program sequence, into two registers (a two-word first-in, first-out buffer). [The model 730 instruction lookahead hardware prefetches the next instruction (at address P plus 1) after the current instruction.]

The computers allow the purging of instruction lookahead registers to be controlled. Under normal conditions, the lookahead registers are purged by execution of a return jump instruction (operation code 010), UEM read instruction (011), exchange jump instruction (013), or unconditional branch instruction (02). When extended purge control is selected, the registers are also purged by execution of any conditional jump instruction (operation codes 03 through 07) or any CM store instruction (operation codes 50 through 57 when i equals 6 or 7). To enable extended purge control, the system sets bit 52 of the flag register in the CYBER 170 exchange package. It may be helpful to set extended purge control when self-modifying code is present; however, the additional purging does cause a degradation in execution and does not cover all cases of code modification.

If normal purge conditions are in effect, a store instruction that modifies a sequential instruction must modify at least P plus 4 words ahead to ensure execution of the modified code.

If the extended purge option is selected, a store instruction can modify the next sequential instruction and be assured of executing the modified instruction. A store instruction followed by a branch to a modified instruction always executes the modified code.

LOAD/STORE R REGISTER INSTRUCTIONS (24, 25)

On a model 730, the 24d and 25d instructions are pass instructions. On models 815 and 825 these are pass instructions only if d is zero; if d is non-zero, the 24d and 25d instructions load and store the relocation (R) register.

24d Load R Register

If d is not 0, this instruction loads the R register from bits 9 through 0 of PP memory location d (this becomes the leftmost 10 bits of R) and from bits 11 through 0 of location d plus 1 (this becomes the next 12 bits of R). Refer to figure II-4-1. If d is 0, it is a pass like the model 730 2400 instruction.

25d Store R Register

If d is not 0, this instruction stores the R register in PP locations d (this contains the leftmost 10 bits of R) and d + 1 this contains the next 12 bits of R). If d is 0, it is a pass like the model 730 2500 instruction.

PP INSTRUCTIONS

In general, the PP instruction format is the same on models 815, 825, and 730 although they are shown as 16-bit instructions in this manual. The leftmost 4 bits must be set to zero for the instructions to operate as defined in this manual. If unexpected results occur and any of the leftmost 4 bits are set, contact a Control Data support analyst or customer engineer.

The following instructions are new or differ from the model 730.

- 24, 25 (load/store R register)
- 27 (pass)
- 641, 651 (set/clear channel flag)
- 661, 671 (set/clear channel error flag)

LOAD/STORE R REGISTER INSTRUCTIONS (24, 25)

On a model 730, the 24d and 25d instructions are pass instructions. On models 815 and 825 these are pass instructions only if d is zero; if d is non-zero, the 24d and 25d instructions load and store the relocation (R) register.

24d Load R Register

If d is not 0, this instruction loads the R register from bits 9 through 0 of PP memory location d (this becomes the leftmost 10 bits of R) and from bits 11 through 0 of location d plus 1 (this becomes the next 12 bits of R). Refer to figure II-4-1. If d is 0, it is a pass like the model 730 2400 instruction.

25d Store R Register

If d is not 0, this instruction stores the R register in PP locations d (this contains the leftmost 10 bits of R) and d + 1 this contains the next 12 bits of R). If d is 0, it is a pass like the model 730 2500 instruction.
PASS INSTRUCTION (27)

On a model 730, the 27d instruction reads the program address. On models 815 and 825 the program address is read through the maintenance channel. The model 825 27d instruction is a pass instruction.

27d Pass Instruction

This instruction allows sensing of its execution by generating a pulse to a testpoint where it can be monitored by external equipment; otherwise, it does no other operation.

CHANNEL FLAG INSTRUCTIONS (641, 651, 661, 671)

On a model 730, instructions 64dm, 65dm, 66dm, and 67dm jump to a new address depending on the status of channel c. These instructions are still available on models 815 and 825 using the instructions 640cm, 650cm, 660cm, and 670cm. New model 815 and 825 instructions, 641cm, 651cm, 661cm, and 671cm, set and clear the channel c flag, clear the channel c error flag, and jump to address m depending on the flag setting.

641cm Test and Set Channel c Flag

If the channel c flag is set, this instruction causes a jump to m. If the channel c flag is clear, it sets the flag and continues with the next instruction. If m is P plus 2, it unconditionally sets the channel c flag.

If more than one PP simultaneously issues this instruction on channel 17 the conflict is resolved as follows. The PP in the lowest physical level sees the flag as it actually is; all other PPs in conflict see the flag set and, therefore, jump to m. For other channels, the conflict is not resolved but can be avoided. Any ten consecutively numbered PPs issue instructions at different times. For code compatibility within the 800 series, conflict on accessing the channel flag does not exist when any five consecutively numbered PPs access any channel flag.

651cm Clear Channel c Flag

This instruction clears the channel c flag. The m field is required but not used.

Clear Channel Error Flag and Jump (661, 671)

661cm Test and Clear Channel c Error Flag Set

If the channel c error flag is set, this instruction clears the error flag and causes a jump to m. If the error flag is clear, the instruction is a pass. If m is P plus 2, it unconditionally clears the channel error flag.

671cm Test and Clear c Error Flag Clear

If the channel c error flag is clear, this instruction causes a jump to m. If this error flag is set, the instruction clears the error flag and proceeds with the next instruction.

PP COMMUNICATIONS

On a model 825, data transfers between PPs are performed using 16 bits rather than 12 as is true on a model 730. When transferring 12-bit instructions, it is possible that one or more of the leftmost 4 bits of the 16-bit word being transferred could be set; this could cause unexpected results to occur.

It is also possible to generate incorrect parity when transferring data between PPs on a CYBER 170 channel. The parity bit sent reflects the parity of the 16-bit word in PP memory while the peripheral controller verifies parity of the 12 bits received. Programmer must ensure that the leftmost 6 bits of the 18-bit A register are zero when outputting A to any channel.

CENTRAL MEMORY

MEMORY ADDRESSING

The largest CM address possible is 21 bits (7777777777) as opposed to 18 bits in the model 730. If an address is larger than the maximum memory size (7777777777), it is treated as an undefined operation if allowed by FLC; otherwise, it is treated as an address out of range. If an address is larger than the amount of memory installed in the system but less than 7777777777, a nonexistent address is referenced; for a write operation, all data is lost and for a read operation, all ones are read. (This situation on a model 730 would cause the address to wrap around installed memory.)

If memory has been reconfigured and the address is in a part of memory no longer available, the address is wrapped around installed memory. (This is the same action taken on a model 730.)
ADDRESSING BY PPs

The PP R (relocation) register is a 28-bit register used in conjunction with the A register to form absolute CM addresses for CM read/write instructions. If bit 17 of the A register is clear, bits 16 through 0 of that register specify an absolute CM address in the range 0 through 377 777. If bit 17 of A is set, bits 16 through 0 are added to the R register (aligned as shown in figure II-4-2) to form an absolute CM address in the range 0 through 0 0007 777 777. The rightmost 6 bits of the R register are always zeros. The leftmost 7 bits of the R register represent extra addressing capacity that is unused.

<table>
<thead>
<tr>
<th>27</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Figure II-4-2. Absolute Address Formation

PP instruction 24 loads the R register and instruction 25 stores the R register. Refer to PP Instructions in this section.

MEMORY MAP

The following discussion assumes that a site is using UEM. If not, the memory map is the same as for a model 730.

A user program can use two areas of memory: CM in locations RAC through RAC plus (FLC-1), and UEM in locations RAE through RAE plus (FLE-1). These two areas never overlap. The user addresses these areas using CM relative addresses 0 through FLC-1 and UEM relative addresses 0 through FLE-1. Refer to figure II-4-3.

Figure II-4-3. CM/UEM Memory Map
OVERVIEW

Certain errors and conditions occurring in the computer are handled differently than in a model 730 because of the different hardware. Executive state software is responsible for resolving these errors and special conditions so that the same or similar results occur on both machines.

Executive state software handles

- CMU instruction simulation
- All uncorrected processor-detected hardware errors
- Software errors that occur in CYBER 170 monitor mode
- 017 instruction

Software errors that occur in CYBER 170 job mode (with the exception of the 017 instruction) are taken care of by the CP microcode. Results are the same as on a model 730. (The 017 instruction is handled by executive state software but, again, results are the same as on a model 730.)

HARDWARE ERRORS

Hardware error exit modes are always enabled. All uncorrected processor-related hardware errors cause executive state to take control. For hardware errors in CYBER 170 job mode, control returns to CYBER 170 monitor mode. For hardware errors in CYBER 170 monitor mode, executive state simulates a CP halt.

When a hardware error occurs in CYBER 170 monitor mode and the CP is in executive state, a PP cannot issue a CYBER 170 exchange request to get out; the machine must be readestarted.

SOFTWARE ERRORS

All software errors that cause a CP to halt in a model 730 cause an exchange to executive state in models 815 and 825. These instructions are:

- Illegal instruction in CYBER 170 monitor mode
- Read/write address out of range error in CYBER 170 monitor mode with the corresponding exit mode bits set
- Request next instruction (RNI) or branch address out of range in CYBER 170 monitor mode
- Infinite or indefinite value detected in CYBER 170 monitor mode with the corresponding exit mode bits set
- 00 instruction in CYBER 170 monitor mode

Illegal instructions on models 730, 815, and 825 are:

- Instruction 017
- Instructions 011, 012, 013, and 464 through 467 in parcels 1, 2, or 3
- Any 30-bit instruction in parcel 3

On a model 730, instructions 011 and 012 are illegal if ECS is not present; on models 815 and 825, they are illegal if the UEM enable flag is not set in the CYBER 170 exchange package or if bit 23 of X0 and bit 23 of FLE are both set (indicates a flag register operation). Instructions 014 and 015 are always illegal on a model 730; they are illegal on models 815 and 825 only if the UEM enable flag is not set.

If the CP detects an address out of range condition during execution of instructions 50 through 57, the contents of the destination X register is not cleared; it remains unchanged. On a model 730, zeros are written to the X register.

If a K1 or K2 address out of range condition is detected during execution of CMU instructions and exit mode is not selected, no reading or writing is done; CM is unchanged. On a model 730, reading or writing would occur up to the point of the address out of range.

An RNI or branch address out of range that would cause memory to wrap around on a model 730 causes an address out of range error and exchanges to executive state on models 815 and 825 if it occurred in CYBER 170 monitor mode.

RAC

For those error conditions that executive state software processes, executive state writes into RAC the program address (P), the error exit condition code (in the manner described below), and possibly certain bits in the rightmost 16 bits of RAC.

When an exit condition occurs for which the corresponding mode selection bit is set, the exit condition code is written into RAC. If the corresponding mode selection bit is not set (and therefore, execution continues), the exit condition bit is saved until either an exit condition which causes an error exit occurs, or an exchange to executive state is made. If an exit error is taken, the bit that was saved is written to RAC along with the bit that actually caused the error exit. If an exchange is made to executive state, the bit is discarded. Because exchanges to executive state are transparent to the user, it should not be assumed that the bit will be present.
Error exit condition codes are given under Error Response in section 5 of part I. For software errors, executive state writes the code 00 in all cases. For hardware errors, executive state writes exit condition codes 20 and 67 only.

Executive state may set certain bits in the right-most 16 bits of RAC; if so, these bits enable a Control Data support analyst or customer engineer to further isolate the cause of the error.

CYBER 170 EXCHANGE PACKAGE

The CYBER 170 exchange package differs slightly from that for the model 730. The RAC and FLC registers use 21 bits rather than 18. A new 6-bit register, the flag register, exists in the fourth word. The remaining registers are the same.

The flag register consists of bits 56 through 51. These bits are defined as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>56</td>
<td>UEM enable flag</td>
</tr>
<tr>
<td>55</td>
<td>Reserved for hardware; this bit must be set to zero</td>
</tr>
<tr>
<td>54</td>
<td>Block copy flag</td>
</tr>
<tr>
<td>53</td>
<td>CMU interrupted flag</td>
</tr>
<tr>
<td>52</td>
<td>Instruction stack (lookahead) purge flag</td>
</tr>
<tr>
<td>51</td>
<td>Hardware error bit</td>
</tr>
</tbody>
</table>

The UEM enable flag must be set to allow the O11, O12, O14, and O15 instructions to access UEM; otherwise, these instructions are illegal. If UEM is not used, this bit is clear.

The block copy flag is set when the block copy instructions (O11 and O12) are to use bits 30 through 50 of X0 rather than A0 to determine the CM address.

The CMU interrupted flag is set when a CMU instruction in progress is interrupted. The information necessary to resume the operation is saved. When the instruction is read again and control switched to executive state, the set bit will be noted and the move or compare resumed at the point of interruption.

The instruction stack purge flag is set when extended purging is to be performed. (Refer to Instruction Lookahead in section 4 of this part.)
APPENDIX A

GLOSSARY
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADU</td>
<td>Assembly-disassembly unit</td>
<td>I/O</td>
<td>Input/output</td>
</tr>
<tr>
<td>AOR</td>
<td>Address out of range</td>
<td>ILH</td>
<td>Instruction lookahead hardware</td>
</tr>
<tr>
<td>CEL</td>
<td>Corrected error log</td>
<td>IOU</td>
<td>Input/output unit</td>
</tr>
<tr>
<td>CIF</td>
<td>CMU interrupted flag</td>
<td>MA</td>
<td>Monitor address</td>
</tr>
<tr>
<td>CM</td>
<td>Central memory</td>
<td>MCH</td>
<td>Maintenance channel</td>
</tr>
<tr>
<td>CMU</td>
<td>Compare/move unit</td>
<td>MF</td>
<td>Monitor flag</td>
</tr>
<tr>
<td>CP</td>
<td>Central processor</td>
<td>MOS</td>
<td>Metal oxide semiconductor</td>
</tr>
<tr>
<td>CRT</td>
<td>Cathode-ray tube</td>
<td>MUX</td>
<td>Multiplexer, selector</td>
</tr>
<tr>
<td>CS</td>
<td>Control store</td>
<td>OS</td>
<td>Operating system</td>
</tr>
<tr>
<td>CTI</td>
<td>Common test and initialization</td>
<td>PE</td>
<td>Parity error</td>
</tr>
<tr>
<td>DSC</td>
<td>Display station</td>
<td>PP</td>
<td>Peripheral processor</td>
</tr>
<tr>
<td>DTR</td>
<td>Data terminal ready</td>
<td>PPM</td>
<td>Peripheral processor memory</td>
</tr>
<tr>
<td>ECC</td>
<td>Error correction code</td>
<td>RAC</td>
<td>Reference address, central</td>
</tr>
<tr>
<td>ECL</td>
<td>Emitter-coupled logic</td>
<td>RAE</td>
<td>Reference address, extended</td>
</tr>
<tr>
<td>EDS</td>
<td>Extended deadstart</td>
<td>RAM</td>
<td>Random access (read-write) memory</td>
</tr>
<tr>
<td>EIA</td>
<td>Electronic Industries Association</td>
<td>RNI</td>
<td>Read next instruction</td>
</tr>
<tr>
<td>EM, EMS</td>
<td>Exit mode selection</td>
<td>ROM</td>
<td>Read-only memory</td>
</tr>
<tr>
<td>EMC</td>
<td>Exit mode condition field at RAC</td>
<td>RTS</td>
<td>Request to send</td>
</tr>
<tr>
<td>FIFO</td>
<td>First in, first out</td>
<td>SECDED</td>
<td>Single error correction double error detection</td>
</tr>
<tr>
<td>FLC</td>
<td>Field length, central</td>
<td>UART</td>
<td>Universal Asynchronous Receiver and Transmitter</td>
</tr>
<tr>
<td>FLE</td>
<td>Field length, extended</td>
<td>UEM</td>
<td>Unified extended memory</td>
</tr>
<tr>
<td>HIVS</td>
<td>Hardware Initialization and Verification</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
INDEX

00 instruction, Error exit I-5-7; II-5-1
017 instruction II-5-1
2xPP speed II-1-2
A register, PP I-2-9
A registers, CP I-1-3; I-2-4; I-4-2; II-1-1
Absolute CM address formation I-2-5,9,11;
   I-5-7,13; II-4-4
Absolute UEM address formation I-2-5
Absolute address formation I-2-5,9,11; I-5-7
Absolute address formation by PPs II-4-4
Access, CM I-2-6,11
Activate channel I-4-30; I-5-15
Active channel I-5-15
Add instruction I-4-24,25,26,27
Address designator I-4-2
Address format, CM I-2-6
Address out of range error I-2-5; I-5-6,9
Addressing, Section I-2-6
Alphanumeric characters I-5-20
Architecture II-1-1
Assembly/disassembly I-2-11
B registers I-1-3; I-2-4; I-4-2; II-1-1
BAUD RATE SELECTION switch I-3-3
Bank select field I-2-6
Barrel and slot I-2-9,10
Barrels I-1-4; I-2-8
Block copy from CM I-4-3; I-5-7
Block copy from CM instruction I-4-3; I-5-7
Block copy from UEM I-4-3; I-5-7; II-1-1; II-4-1
Block copy from UEM instruction I-4-3
Boolean instruction sequence I-2-1
Branch destination address I-4-4
Branch instructions I-2-3,4
Branch target address I-2-1
Buffers II-1-1
C E I Read I-5-26
C E I Write to I-5-26
CIF (CMU interrupted flag) I-2-5; II-4-1; II-5-2
CM Access I-2-6,11
CM Address format I-2-6
CM Address formation I-2-5,9,11; II-4-4
CM Addressing by PPs I-5-13
CM Block copy instructions I-5-7
CM Bounds register I-1-4; I-2-8; II-1-1
CM Compare collated I-5-6
CM Compare uncollated I-5-6
CM Configuration switches I-3-2; II-2-1,2
CM Controls I-3-1
CM Cycle times I-2-6
CM Designators within instructions I-4-2
CM Differences II-1-1
CM Error handling II-5-1
CM Format II-3-1
CM Functional characteristics I-1-2
CM Functional description I-2-5; II-1-1
CM Initial state II-3-2
CM MCH function word I-5-26
CM Maintenance registers I-5-28; II-3-2
CM Map I-5-7,12; II-4-4
CM Move direct I-5-6
CM Move indirect I-5-6
CM Ports I-2-5
CM Programming I-5-7
CM Read word from I-4-18; I-5-7; II-4-1
CM Reconfiguration I-2-8; I-3-2; II-2-1,2
CM Sizes II-1-1
CM Support registers I-2-3
CM Word I-4-1; II-1-1
CM Write word to I-4-18; I-5-7; II-4-1
CMU error exit I-5-7
CMU instructions II-1-1
CMU interrupted flag (CIF) I-2-5; II-4-1; II-5-2
CMU simulation II-5-1
CP Addressing section I-1-3; I-2-6
CP Control section I-1-3; I-2-1
CP Differences II-1-1
CP Execution section I-1-3; II-2-5
CP Functional description II-1-2
CP Functional description II-1-1
CP Initial state II-3-2
CP Instruction descriptions I-4-1
CP Instruction designers I-4-2
CP Instruction differences II-4-1
CP MCH function word I-5-26
CP Maintenance registers I-5-29,35; II-3-2
CP Operating modes I-4-2; II-4-1
CP Programming I-5-1
CP Registers I-1-3; I-2-4
CRT I-1-4; I-5-20
CTI Description II-1-2; II-3-1,2
CTI Handoff state II-3-1,2
CYBER 170 exchange jump I-2-3,8; I-4-2; I-5-1
CYBER 170 exchange package I-2-3; I-4-3; I-5-1;
   II-4-1; II-5-2
CYBER 170 exchange sequence I-2-3,5
CYBER 170 job mode I-4-2; I-5-1,2; II-4-1; II-5-1
CYBER 170 job mode Error exits I-5-6,7
CYBER 170 monitor flag I-2-5; I-4-2; I-5-2; II-4-1
CYBER 170 monitor mode I-4-2; I-5-1,2
CYBER 170 monitor mode II-4-1; II-5-1
CYBER 170 monitor mode Error exits I-5-9
Central exchange jump instruction I-4-3
Central read instruction I-4-28
Central write instruction I-4-28
Channel active flag I-5-15; II-3-2; II-4-3
Channel control flag I-5-15
Channel error flag II-3-2; II-4-3
Channel marker flag I-5-15
Channel transfer timing I-5-15
Channel, maintenance I-2-11
Character address designated I-4-2
Character codes I-5-20
Character manipulation I-5-6
Character mode I-5-20,21
Character size I-5-20
Chassis configuration I-1-2
Chip address field I-2-6
Clear channel error flag instruction II-4-3
Clear channel flag instruction I-4-29; II-1-2;
II-4-2,3
Codes, display station I-5-21
Collate table for compare/move I-5-6
Compare collated instruction I-4-15; I-5-6
Compare uncollated instruction I-4-16; I-5-6
Compare/move I-2-3
Compare/move arithmetic I-5-6
Compare/move instruction sequence I-2-3
Compare/move instructions I-2-3; I-4-15; II-1-1
II-4-1
Compare/move sequence I-2-3
Complement, instructions using I-4-6,7
Conditional software errors I-5-6,7
Configuration switches, CM I-3-2; II-2-2
Configuration, mainframe I-1-1,2
Constant address instructions I-5-13
Control checks I-3-3
Control flags I-2-5; I-5-15
Control section I-1-3; I-2-1
Control store II-1-1; II-3-1
Controls I-3-1,2
Conversion, Floating-point to fixed-point I-4-10
Conversion, Fixed-point to floating-point I-4-10
Coordinates, display station I-5-20,21
Correctable hardware errors I-3-3
Corrected error log register I-5-26,32; II-3-3
Corrected error log register, CM I-5-33
Cycle times, CM I-2-6
DEADSTART ERROR indicator I-2-1
DEADSTART pushbutton I-2-8; I-3-1; II-2-1
DEU/MEJ switch II-2-2
DIAGNOSTIC/NORMAL switch I-3-3;
Data carrier detector I-5-23
Data character I-5-22
Data display I-5-20
Data formats I-4-1
Data input sequence I-5-17
Data output sequence I-5-17
Data parity error I-5-15
Data set ready I-5-23
Data terminal ready (DTR) I-5-22,23,24
Data transfers between PPs II-4-3
Deactivate channel I-4-30
Deactivate Controls I-3-1
Display I-3-1
Indicators I-3-1
Load program II-2-1
Long II-2-1
Master clear I-5-2
Program I-3-1,3
Pushbutton I-3-1
Sequence I-2-8; I-3-3
Short II-2-1
Button II-2-1
Display II-2-1
Microprocessor I-2-8
Program II-2-1
Recovery II-3-1
Definite I-4-5
Dependent environment control register Read/Write
I-5-26
Dependent environment control register I-5-29,35
II-3-2
Description, system I-1-1
Differences, models 815 and 825 and CYBER 170 series II-1-1
Direct 12-bit address I-5-13
Direct 6-bit address I-5-13
Direct 6-bit operand I-5-13
Direct 8-bit operand I-5-13
Direct address instructions I-5-13
Direct read/write instruction sequence I-2-3
Direct read/write instructions, CM I-2-3; II-5-7;
II-1-1; II-4-1
UBM I-2-3; I-5-7; II-1-1; II-4-1
Direct read/write sequence I-2-3
Display Presentation I-5-21
Display character codes I-5-20
Display controller interface I-1-4
Display station I-1-4
Character codes I-5-20
Character sizes I-5-20
Codes I-5-21
Controller I-2-1
Coordinates I-5-20,21
Mode I-5-20,21
Output function code I-5-21
Programming I-5-20
Timing considerations I-5-21
Display, deadstart I-3-1
Dot mode I-5-20
Double-bit errors I-2-6; I-5-7
Double-precision results I-5-4
ECS II-1-2
EDS II-2-1
EM register I-1-3; I-2-5; II-1-1
EMERGENCY OFF switch I-3-3
Element Identifier register, Read I-5-26
IOU I-5-28,29; II-3-3
CM I-5-28,29,33; II-3-2
CP I-5-29,35; II-3-2
Emitter-coupled logic (ECL) I-1-2
Empty register flag I-5-15
Environment control register, IOU II-2-1
CM II-3-2
Equal to zero I-4-4
Error conditions I-2-5
Error correction code bits I-2-7
Error exit condition codes I-2-5; I-5-6,7; II-5-2
Error exit to MA instruction I-4-2
Error exits I-4-2; I-5-6
Error exits in CYBER 170 monitor mode I-5-9
Error exits in CYBER 170 job mode I-5-6,7
Error flag I-5-15
Error handling I-5-6; II-5-1
Error processing I-5-6; II-5-6
Error response I-5-6
Exchange breakin II-4-1
Exchange jump instruction I-4-25
Execution interval I-2-4; I-5-2
Execution section I-1-3; I-2-5
Execution times, CP I-4-19
FP I-4-31
Executive state I-4-2; I-5-2; II-1-1,2; II-3-1;
II-4-1
Executive state Error handling II-5-1
Exit condition code I-5-7
Exit condition register I-5-7
Exit mode conditions I-5-6,7
Exit mode selection bits I-2-5; I-5-6; II-5-1
Extended core storage II-1-2
Extended deadstart II-2-1
Maintenance Channel interface, Initialization I-5-25
Maintenance Channel interface, Read/Write I-5-26
Maintenance Channel interface, Internal addresses I-5-28,29
Maintenance Channel interface, Description II-1-2
Maintenance Channel interface, Initial state II-3-1,2
Maintenance Panel, IOU I-3-3
Maintenance access control I-2-1,11; I-5-25
Maintenance channel I-2-11; I-5-25; II-3-1
Maintenance channel interface 1-1-4; 1-2-6,9,11; 1-5-25; II-1-2
Maintenance channel interface Function words I-5-26
Maintenance channel interface Control words 1-5-26
Map corrected error log register 1-5-29,36; II-3-2
Marker flag, channel I-5-15
Mask designator I-4-2
Masking word I-4-14
Master clear I-3-3; I-5-2
Master clear Maintenance channel I-5-28
Master clear Two-port multiplexer I-5-22
Memory, Addressing II-4-4
Addressing reconfigured CM II-4-4
CM configuration switches II-2-2
CM reconfiguration I-2-8; II-2-2
Extended II-1-2
Map I-5-7,12; II-3-1; II-4-4
PP I-2-9
PP reconfiguration I-2-9; II-2-1
Microcode I-5-2; II-1-1,2; II-3-1
Microcode in error handling II-5-1
Microcomputer II-2-1
Microprogrammable II-1-1
Minus jump instruction I-4-23
Mode selection bits I-5-6; II-5-1
Modes of operation I-4-2; II-4-1
Monitor condition register I-5-29
Monitor exchange jump instruction I-4-3,26; II-2-1
Most significant bit I-4-1
Move direct instruction I-4-15; I-5-6
Move indirect instruction I-4-15; I-5-6
Negative I-4-4
No address instructions I-5-13
Nonstandard operands I-5-4
Nonzero jump instruction I-4-23
Normal jump instruction sequence I-2-3
Normal jump sequence I-2-3
Normalize instruction I-4-9
Normalized operations I-2-2; I-4-9; I-5-4
Normalized numbers, Fixed-point I-5-6
Normalized numbers, Floating-point I-5-4
Not equal to zero I-4-4
Offset designator for compare/move I-4-2,15
One's complement addition/subtraction I-2-2
Operand designator I-2-1
Operand designator I-4-2
Operating differences II-2-1
Operating instructions/procedures I-3-1,3
Operating modes I-4-2; II-4-1
Operating registers I-1-3; I-2-4; II-1-1
Operation code I-4-2
Options installed register, Read I-5-26
IOU I-5-29; I-3-3
CM I-5-28; II-3-2
CP II-3-2
Out of range I-4-5
Output data parity error I-5-15
Output on channel instruction I-4-30
Output sequence I-5-17
Over run I-5-23
Overflow, Fixed-point I-5-4
Overflow, Floating-point I-5-3
P register, CP I-1-3; I-2-4; II-1-1
PP I-2-9
PORT OPTIONS switch I-3-3
PP I-1-4; II-1-1
PP Program timing considerations I-5-14
PP SELECT controls I-3-1,4,5
Access to CM Addressing I-5-13; II-4-4
Addressing I-5-14
CM I-2-1; II-3-2
CM reconfiguration I-2-9; II-2-1
CM configuration switches I-2-8; II-2-2
CM read/write instructions I-5-13
Descr iption I-4-1
Communications I-5-14; II-4-4
Data format I-4-22
Description I-2-8
Execution times I-4-31
Initialization I-3-3; II-3-2
Instruction word format I-4-22; II-4-2
Instructions I-4-22; II-4-2
Load R register II-4-2;
Memory (PPM) II-4-3
Memory (PPM) I-2-9
Memory reconfiguration I-2-9; II-2-1
Numbering I-2-9; II-2-1
Pass instruction II-4-3
Programming I-5-13
Reconfiguration I-3-4; II-2-1
Register display II-2-1
Registers I-2-9; I-3-4
Relocation register format I-4-22
Selection controls I-3-1,4,5
Set channel flag II-4-3
Store R register II-4-2
To PP communications I-5-14
Word II-1-1
PPM by PPs I-5-13
Pack instruction I-4-10
Pass/Unpack instructions I-2-2; I-4-10
Packaging numbers I-5-2
Page map II-1-1
Parcels I-2-1; I-4-1
Parity errors I-5-7,15,23; II-4-4
Parity, Channel I-5-14
Partial overflow I-5-3
Partial underflow I-5-3
Pass instruction I-4-14,25; II-4-3
Phased-bank operation I-2-6
Physical I-1-1
Physical characteristics I-1-1
Physical switches II-2-1
Plus jump instruction I-4-23
Population-count instructions I-2-2; I-4-16
Port priority I-2-6
Ports, CM I-2-6
Positive I-4-4
Power-off II-2-1
Power-off procedures I-3-3
Power-on II-2-1
Power-on procedures I-3-3
Processor fault status register I-5-29,35; II-3-2
Program Address, In RAC II-5-1
Reading II-4-3
Register, CP I-1-3
Register, PP I-2-9
Program timing considerations, PP I-5-14
Program word format I-4-1
Programming differences II-4-1
Programming information I-5-1
Purge control II-5-2
Purge instruction lookahead buffers II-4-2; II-5-2
Q register, PP I-2-9
Quadrant select field I-2-6
R register I-2-8,11; II-1-1,2
R register, Clear instruction II-4-2
Formation II-4-4
In address formation II-4-4
Initial state II-3-2
Load instruction I-5-13
Store instruction I-5-13; II-4-3
RAC I-5-7; II-5-2
RAC register I-1-3; I-2-4; II-1-1; II-4-4; II-5-1
RAE register I-1-3; I-2-5; II-1-1; II-4-4
RECONFIGURATION, BARREL controls I-3-1,4,5
FPN control I-3-1,4,5
REGISTER SELECT switch I-3-2
ROM I-3-3; II-2-1
Range error bit I-5-7
Ranks I-2-8
Read maintenance registers I-5-26
Read status summary I-5-22,25,26
Read terminal data I-5-22
Read word from CM instruction I-4-18; I-5-7; II-4-1
Read-only memory I-3-3; II-2-1
Real-time clock interface I-1-4; I-2-11
Real-time clock interface Programming I-5-22
Reconfiguration I-3-1,4,5
Reconfiguration controls PP I-3-4,5
Reconfiguration switches PP I-2-8
Reconfiguration switches CM I-3-2; II-2-2
Reconfiguration, CM I-2-8; I-3-2; II-2-2
Reconfigured CM II-4-4
Reconfigured memory, addressing II-4-4
Recovery deadstart II-3-1
Register designator I-2-2
Register empty flag I-5-15
Register full flag I-5-15
Register greater than or equal II-4-5
Register less than II-4-6
Registers equal I-4-5
Registers not equal I-4-5
Registers I-2-4
A, CP I-1-3; I-2-4; I-4-16; II-1-1
A, PP I-2-9
B I-1-3; I-2-4; I-4-17; II-1-1
CP I-1-3; I-2-4
Compare/move support I-2-3
Differences II-1-1
EM I-1-3; I-2-5; II-1-1
FLC I-1-3; I-2-5; II-1-1; II-4-3,4; II-5-2
FLE I-1-3; I-2-5; II-1-1; II-4-4
Flag I-1-3; I-2-5; II-1-1
General description I-1-3
Initial state II-3-2
K I-2-9
MA I-1-3; I-2-5;
Maintenance II-3-1,2
Operating I-1-3; I-2-4
P, CP I-1-3; I-2-5; II-1-1
P, PP I-2-9; II-2-1
Q I-2-9
R I-2-9,11; I-5-13; II-1-1,2; II-4-2,4
RAC I-1-3; I-2-4; II-1-1; II-4-4; II-5-2
RAE I-1-3; I-2-4; II-1-1; II-4-4
Support I-1-3; II-2-4
X I-1-3; I-2-4; I-4-18; II-1-1
Relative address I-5-7
Relative address formation I-5-7
Relocation register I-5-13; II-1-1,2
Replace add instruction I-4-25,26,27
Replace add one instruction I-4-25,26,27
Request lockout time, maximum I-2-6
Request to send I-5-22,23,24
Reservation, channel I-5-4
Retry corrected error log register I-5-29,35
Return jump instruction I-4-2,23
Return jump instruction sequence I-2-4
Return jump sequence I-2-4
Right circular shift I-4-7
Right shift instruction I-4-7,8
Round floating difference instruction I-4-12
Round floating divide instruction I-4-14
Round floating product instruction I-4-13
Round floating sum instruction I-4-12
Round normalize instruction I-4-9
Round operation I-4-9; I-5-4
Rounding, floating-point I-5-4
Row select field I-2-6
SECDED I-2-6,7
SECDED code bits I-2-7
SECDED errors I-5-7
SWEEP/LOAD/DUMP switch II-2-1
SYSTEM CLOCK switch I-3-3
Section I-1-3
Segment map I-1-1
Selective clear instruction I-4-24
Selector, Baud Rate I-5-24
Self-modifying code II-4-2
Set Al instruction I-4-16,17
Set channel flag II-4-3
Set instruction I-4-3
Set instructions, A Registers, CP I-4-16
Shift designator I-4-2
Shift instruction I-4-23
Shift instruction sequence I-2-2
Shift sequence I-2-2
Short deadstart sequence I-3-1,3; II-2-1
Single word transfers II-4-1
Single-bit errors I-2-6
Single-precision I-5-4
Software II-1-2
Software errors, I-5-6,7; II-5-1
00 instruction I-5-5-1
Address out of range error I-5-6,7; II-5-1
Illegal instruction I-5-6,7; II-5-1
Indefinite value I-5-7; II-5-1
Infinite value I-5-7; II-5-1
Stack I-2-1
Stack purging bit I-2-5
Status register I-5-28,29,31
Start CP I-5-26
Status summary register, Read I-5-22,25,26
TIO I-5-28,29; I-3-3
CM I-5-28,33; II-3-2
CP I-5-29,35; II-3-2
Index-7
COMMENT SHEET

MANUAL TITLE: CYBER 170 Model 815 and 825 Computer System Hardware Reference Manual
PUBLICATION NO.: 60469350

NAME: ______________________________________________________________

COMPANY: __________________________________________________________

STREET ADDRESS: ______________________________________________________

CITY: ___________________________ STATE: __________________ ZIP CODE: ________

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).