# Peripheral and Control Processor
## Instruction Execution Times

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Major Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSN 00</td>
<td>Pass</td>
<td>1</td>
</tr>
<tr>
<td>LJM 01</td>
<td>Long jump to m + (d)</td>
<td>2.3</td>
</tr>
<tr>
<td>RJM 02</td>
<td>Return jump to m + (d)</td>
<td>3.4</td>
</tr>
<tr>
<td>UJN 03</td>
<td>Unconditional jump d</td>
<td>1</td>
</tr>
<tr>
<td>ZJN 04</td>
<td>Zero jump d</td>
<td>1</td>
</tr>
<tr>
<td>NJN 05</td>
<td>Nonzero jump d</td>
<td>1</td>
</tr>
<tr>
<td>PJN 06</td>
<td>Plus jump d</td>
<td>1</td>
</tr>
<tr>
<td>MJN 07</td>
<td>Minus jump d</td>
<td>1</td>
</tr>
<tr>
<td>SHN 10</td>
<td>Shift d</td>
<td>1</td>
</tr>
<tr>
<td>LMN 11</td>
<td>Logical difference d</td>
<td>1</td>
</tr>
<tr>
<td>LPN 12</td>
<td>Logical product d</td>
<td>1</td>
</tr>
<tr>
<td>SCN 13</td>
<td>Selective clear d</td>
<td>1</td>
</tr>
<tr>
<td>LDN 14</td>
<td>Load d</td>
<td>1</td>
</tr>
<tr>
<td>LCN 15</td>
<td>Load complement d</td>
<td>1</td>
</tr>
<tr>
<td>ADN 16</td>
<td>Add d</td>
<td>1</td>
</tr>
<tr>
<td>SBN 17</td>
<td>Subtract d</td>
<td>1</td>
</tr>
<tr>
<td>LDC 20</td>
<td>Load dm</td>
<td>2</td>
</tr>
<tr>
<td>ADC 21</td>
<td>Add dm</td>
<td>2</td>
</tr>
<tr>
<td>LPC 22</td>
<td>Logical product dm</td>
<td>2</td>
</tr>
<tr>
<td>LMC 23</td>
<td>Logical difference dm</td>
<td>2</td>
</tr>
<tr>
<td>PSN 24</td>
<td>Pass</td>
<td>1</td>
</tr>
<tr>
<td>PSN 25</td>
<td>Pass</td>
<td>1</td>
</tr>
<tr>
<td>EXN 26</td>
<td>Exchange jump</td>
<td>min. 20</td>
</tr>
<tr>
<td>RPN 27</td>
<td>Read program address</td>
<td>1</td>
</tr>
<tr>
<td>LDD 30</td>
<td>Load (d)</td>
<td>2</td>
</tr>
<tr>
<td>ADD 31</td>
<td>Add (d)</td>
<td>2</td>
</tr>
<tr>
<td>SBD 32</td>
<td>Subtract (d)</td>
<td>2</td>
</tr>
<tr>
<td>LMD 33</td>
<td>Logical difference (d)</td>
<td>2</td>
</tr>
<tr>
<td>STD 34</td>
<td>Store (d)</td>
<td>2</td>
</tr>
<tr>
<td>RAD 35</td>
<td>Replace add (d)</td>
<td>3</td>
</tr>
<tr>
<td>AOD 36</td>
<td>Replace add one (d)</td>
<td>3</td>
</tr>
<tr>
<td>SGD 37</td>
<td>Replace subtract one (d)</td>
<td>3</td>
</tr>
<tr>
<td>LDI 40</td>
<td>Load ((d))</td>
<td>3</td>
</tr>
<tr>
<td>ADI 41</td>
<td>Add ((d))</td>
<td>3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Major Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBI 42</td>
<td>Subtract ((d))</td>
<td>3</td>
</tr>
<tr>
<td>LMI 43</td>
<td>Logical difference ((d))</td>
<td>3</td>
</tr>
<tr>
<td>STI 44</td>
<td>Store ((d))</td>
<td>3</td>
</tr>
<tr>
<td>RAI 45</td>
<td>Replace add ((d))</td>
<td>4</td>
</tr>
<tr>
<td>AOI 46</td>
<td>Replace add one ((d))</td>
<td>4</td>
</tr>
<tr>
<td>SOI 47</td>
<td>Replace subtract one ((d))</td>
<td>4</td>
</tr>
<tr>
<td>LDM 50</td>
<td>Load (m + (d))</td>
<td>3.4</td>
</tr>
<tr>
<td>ADM 51</td>
<td>Add (m + (d))</td>
<td>3.4</td>
</tr>
<tr>
<td>SBM 52</td>
<td>Subtract (m + (d))</td>
<td>3.4</td>
</tr>
<tr>
<td>LMM 53</td>
<td>Logical difference (m + (d))</td>
<td>3.4</td>
</tr>
<tr>
<td>STM 54</td>
<td>Store (m + (d))</td>
<td>3.4</td>
</tr>
<tr>
<td>RAM 55</td>
<td>Replace add (m + (d))</td>
<td>4.5</td>
</tr>
<tr>
<td>ADM 56</td>
<td>Replace add one (m + (d))</td>
<td>4.5</td>
</tr>
<tr>
<td>SDM 57</td>
<td>Replace subtract one (m + (d))</td>
<td>4.5</td>
</tr>
<tr>
<td>CRD 60</td>
<td>Central read from (A) to d</td>
<td>min. 6</td>
</tr>
<tr>
<td>CRM 61</td>
<td>Central read (d) words from (A) to m</td>
<td>5 plus</td>
</tr>
<tr>
<td>CWD 62</td>
<td>Central write to (A) from d</td>
<td>min. 6</td>
</tr>
<tr>
<td>CWM 63</td>
<td>Central write (d) words to (A) from m</td>
<td>5 plus</td>
</tr>
<tr>
<td>AIM 64</td>
<td>Jump to m if channel d active</td>
<td>2</td>
</tr>
<tr>
<td>IJM 65</td>
<td>Jump to m if channel d inactive</td>
<td>2</td>
</tr>
<tr>
<td>FJM 66</td>
<td>Jump to m if channel d full</td>
<td>2</td>
</tr>
<tr>
<td>EJM 67</td>
<td>Jump to m if channel d empty</td>
<td>2</td>
</tr>
<tr>
<td>IAN 70</td>
<td>Input to A from channel d</td>
<td>2</td>
</tr>
<tr>
<td>IAM 71</td>
<td>Input (A) words to m from channel d</td>
<td>4 plus</td>
</tr>
<tr>
<td>OAN 72</td>
<td>Output from A on channel d</td>
<td>2</td>
</tr>
<tr>
<td>OAM 73</td>
<td>Output (A) words from m on channel d</td>
<td>4 plus</td>
</tr>
<tr>
<td>ACN 74</td>
<td>Activate channel d</td>
<td>2</td>
</tr>
<tr>
<td>DCM 75</td>
<td>Disconnect channel d</td>
<td>2</td>
</tr>
<tr>
<td>FAN 76</td>
<td>Function (A) on channel d</td>
<td>2</td>
</tr>
<tr>
<td>FNC 77</td>
<td>Function m on channel d</td>
<td>2</td>
</tr>
</tbody>
</table>
The CONTROL DATA 6600 Programming System is comprised of three major sections, FORTRAN, ASCENT, and ASPER language processing programs. Each step of an object program is capable of switching control between the FORTRAN and ASCENT programs and from either of them to the ASPER program. To preserve processing efficiency, each subsystem has a direct, although not exclusive, path for its own type of instructions. Only when a switch between languages occurs do parts other than the direct path act.

This manual is devoted to a description of the direct path for the 6600 Central Processor assembly language programs, ASCENT. Part 1 gives a general orientation to the 6600 hardware and system concepts as related to ASCENT programming. Part 2 defines specific entities of the language. Part 3 and 4 give the instruction forms; Part 5, the pseudo operations; Parts 6 and 7, the system macros; and Part 8, the assembler diagnostics. Part 9 describes how subroutines are used, while Parts 10 and 11 explain Program Segmentation and Organization, respectively.
# TABLE OF CONTENTS

1. **ASCENT SYSTEMS CONCEPTS** .......................................................... Page
   1.1 System Configuration ................................................................. 1-1
   1.2 Operating System Concepts ......................................................... 1-1

2. **LANGUAGE DEFINITIONS** ............................................................ 2-1
   2.1 Characters .................................................................................... 2-1
   2.2 Symbols ....................................................................................... 2-1
   2.3 Constants ..................................................................................... 2-1
   2.4 Operators .................................................................................... 2-2
   2.5 Literals ....................................................................................... 2-2
   2.6 Separators ................................................................................... 2-2
   2.7 Operands ..................................................................................... 2-2
   2.8 Fields .......................................................................................... 2-2

3. **LANGUAGE SPECIFICATIONS** ....................................................... 3-1
   3.1 Formats ........................................................................................ 3-1
   3.2 Fields .......................................................................................... 3-2
   3.3 Special Usage .............................................................................. 3-3

4. **CENTRAL PROCESSOR INSTRUCTIONS** ......................................... 4-1
   4.1 Instruction Format ........................................................................ 4-1
   4.3 Operating Registers ...................................................................... 4-1
   4.4 Description of Operation Codes ..................................................... 4-2

5. **PSEUDO OPERATION CODES** ....................................................... 5-1

6. **SYSTEM MACROS** ....................................................................... 6-1
   6.1 General Information ..................................................................... 6-1
   6.2 Macro Formats ............................................................................ 6-4
   6.3 Programmer Defined Macros ......................................................... 6-16

7. **MACRO INSTRUCTIONS** ............................................................... 7-1
   7.1 Description .................................................................................. 7-1
   7.2 Examples ...................................................................................... 7-6

8. **DIAGNOSTICS AND ASSEMBLER OUTPUT** .................................... 8-1
   8.1 ASCENT Error Printouts ............................................................... 8-1
   8.2 Sample Program Printout .............................................................. 8-2
   8.3 Summary Page Diagnostics ........................................................... 8-4

9. **SUBROUTINES** ........................................................................... 9-1
   9.1 System Library Subroutines ........................................................ 9-1
   9.2 Programmer-Defined Subroutines ............................................... 9-1

10. **PROGRAM SEGMENTATION** .......................................................... 10-1

11. **PROGRAM ORGANIZATION** ....................................................... 11-1
   11.1 Program Setup ........................................................................... 11-1
FIGURES

1. CONTROL DATA 6600 ........................................ v i i
2. Block Diagram of 6600 ...................................... viii
3. Binary Card Input .............................................. 7-9
4. Coded Card Input .............................................. 7-10
5. 6600 Programming System ................................... 10-4

APPENDIX

Table 1 Central Processor Operation Codes ................. A-2
Table 2 Pseudo Operation Codes ................................ A-4
Table 3 System Macros ........................................... A-5
Table 4 6600 Computer Character Codes ..................... A-6
Table 5 Library Subroutines .................................... A-8
Table 6 Composite Program ..................................... A-10
6600 COMPUTING SYSTEM

Main frame (center)—contains 10 peripheral and control processors, central processor, central memory, some I/O synchronizers.

Display console (foreground)—includes a keyboard for manual input and operator control, and two 10-inch display tubes for display of problem status and operator directives.

CONTROL DATA 607 tapes (left front)—½ inch magnetic tape units for supplementary storage; binary or BCD data handled at 200, 556, or 800 bpi.

CONTROL DATA 626 tapes (left rear)—1-inch magnetic tape units for supplementary storage; binary data handled at 800 bpi.

Disc file (right rear)—Supplementary mass storage device holds 500 million bits of information.

CONTROL DATA 405 card reader (right front)—reads binary or BCD cards at 1200 card per minute rate.
SYSTEM ORGANIZATION

The CONTROL DATA® 6600 is a large-scale, solid-state, general-purpose digital computing system. The advanced design techniques incorporated in the system provide for extremely fast solutions to data processing, scientific and control center problems.

Within the 6600 are eleven independent computers (Fig. 1). Ten of these are constructed with the peripheral and operating system in mind. These ten have separate memory and can execute programs independently of each other or the central processor. The eleventh computer, the central processor, is a very high-speed arithmetic device. The common element between these computers is the large central memory.

Figure 1  CONTROL DATA 6600
CENTRAL MEMORY
- 131,072 words
- 60-bit words
- Memory organized in 32 logically independent banks of 4096 words with corresponding multiphasing of banks
- Random access, coincident-current, magnetic core
- One major cycle for read-write
- Maximum memory reference rate to all banks -- one address/minor cycle
- Maximum rate of data flow to/from memory -- one word/minor cycle

DISPLAY CONSOLE
- Two display tubes
- Modes
  Character
  Dot
- Character size
  Large -- 16 characters/line
  Medium -- 32 characters/line
  Small -- 64 characters/line
- Characters
  26 alphabetic
  10 numeric
  11 special

Figure 2 BLOCK DIAGRAM OF 6600
1. ASCENT SYSTEMS CONCEPTS

1.1 SYSTEM CONFIGURATION
The basic 6600 computing system is comprised of a central processor with 131,072 words (60-bits each) of magnetic core memory, ten peripheral processors with 4096 12-bit words of magnetic core memory each and joint control of 12 input/output data channels with a minimum of:

- One disk unit with 8 million 60-bit words
- One display console
- One 1200 card/minute reader
- One 1000 line/minute printer
- One 250 card/minute punch
- Bank of two 607 or 626 magnetic tape units

The central processor and its operation are under the direction of the peripheral processors. At any given moment, a peripheral processor has access to all, or only one subset, of central memory at the discretion of the directing peripheral processor. To the central processor the relevant subset is always addressed as locations 0 to n, where n is its size regardless of the location of the subset within the total capacity of central memory. The primary function of the central processor is to handle the computational load, while central memory stores operational and system programs together with the data they require.

The peripheral processors as a class have autonomy over the input/output channels and have the capability of directly addressing a word in central memory. It is a function of these processors to transfer into central memory, from peripheral input equipment, the programs to be executed by the central processor, as well as all input data required at execute time. Similarly, they must transfer output data, generated by the central programs, from central memory and place it on the proper peripheral equipment.

1.2 OPERATING SYSTEM CONCEPTS
The timely and orderly exchange of programs and data between central memory and peripheral equipment is the function of the standard operating system, SIPROS. Complete writeups on SIPROS are contained in the manual by that name. However, certain items of particular importance to ASCENT programmers are given here.

1.2.1 GENERAL
While computational programs are operating in central memory, parts of SIPROS reside in different portions of the 6600 system. The PP controlling the system performs all the executive and monitoring functions. This Executive program is responsible for the control and management of all other parts of the system, including allocation of central memory, tasks assigned to the other PP's, and allocation of and communication with peripheral equipment. In addition, it monitors the status of the current job and checks regularly for changes in status.

An important feature of the system is the use of the disk. To optimize such use, a Disk Executive routine, upon receiving assignments from the Executive program, processes all requests involving reading or writing the disk. Two disk "slave" PP's, under the control of the disk executive, cooperate alternately in reading (or writing) information into central memory and in writing (or reading) data from consecutive sectors of the disk. This two-processor approach to disk reading and writing maximizes the disk transfer rate.

Residing in the same PP as the Disk Executive is the Console Display program. It is through the use of the console that man-machine communications are maintained. It supplies the operator with information such as the status of jobs in central memory and when tapes require mounting or dismounting. It also allows the operator to communicate with the system such information as changes in priorities or a request for a display of the jobs in central memory. The remaining peripheral processors (Pool PP's) are assigned a variety of tasks. These include such operations as:

- Job Loader
- Card Reader
- Printer
- Punch
- Tape
- Job Termination

1.2.2 COMMUNICATIONS CONVENTIONS
To accomplish the various tasks mentioned in the preceding section, the monitor function of the
Executive program watches the central processor programs for status changes and for I/O requests. The links between the executing program and the operating system are defined and implemented through the conventions of System Macro* operations.

A system macro produces a calling sequence to a communication subroutine stored in a standard resident section of all central processor programs. Parameters of the macro supply the subroutine with values and their addresses which designate the operation to be performed. The subroutine places a sequence of values obtained directly and indirectly from the parameters into designated core communication words. One of the values is a flag to the monitor function of the Executive program and another is the operation code which defines the request.

A ready or not ready status exists after the execution of the system macro, which may be checked by the object program. It is possible, with consecutive system macros, to have a second request ready before the first one has been initiated by the Executive program. If this occurs, the communication subroutine holds the request until the communication words become ready, thereby preventing any requests from being unfulfilled.

If a not ready status exists, the communication subroutine will select one of the following conditions depending upon the request mode:

1. If the request includes an indication that no processing may take place until the requested operation is completed, the system is notified and control is transferred to another central processor program during the wait period.

2. If control is returned to the object program prior to the completion of the requested operation, or if no other program is ready for the central processor, the communication subroutine waits, within itself, for the request to be completed. If another program achieves ready status, the second program has precedence and the first program waits for a control transfer.

If the buffering mode (2) is indicated, the request is initiated and control is returned to the object program. The program must then interrogate for the completion of the requested operation, checking the status word which the program has listed as a parameter of the macro.

---

*The term macro is used only because the specification format is consistent with true macro forms (as defined later) rather than the way it is implemented for system communication. Object code, in this case, is subroutine form.*
2. LANGUAGE DEFINITIONS

2.1 CHARACTERS
ASCENT uses the following character set:
The alphabet — letters A through Z
The Arabic numerals — numbers 0 through 9
The special characters — + - / * = ( ) , $ space

2.2 SYMBOLS
A symbol is any arrangement of letters and numbers which starts with a letter and contains no more than 8 total characters.

Examples:
T, PROG, ZIZ, ABCD1234

Exceptions:
1. Character arrangements A0, A1, ... A7, B0, B1, ... B7, and X0, X1, ... X7 are excluded.
2. The special character * has momentary properties of a symbol under certain usage as defined under 3.3.2.

Register Definitions:
A0, A1, ... A7 are used for address registers (18 bits)
B0, B1, ... B7 are used for index registers (18 bits)
X0, X1, ... X7 are for arithmetic and operand registers (60 bits)

2.3 CONSTANTS
Constants may be any of the following forms.

2.3.1 INTEGER
An integer is any arrangement of 18 or less decimal digits from \(-2^{50} - 1\) to \(2^{50} - 1\).

Examples:
3, 8125, 1234567891011121

2.3.2 OCTAL
An octal constant is any arrangement of 20 or less octal digits 0 through 7 appended with the letter B.

Examples:
47B, 770077B, 525252525252525252B

2.3.3 SYMBOLIC
A symbolic constant meets the specifications for a symbol but is equated to a constant or to the difference of two symbols.

Examples:
TAM EQU 3677B - 150B
GAT EQU 64+99
MAG EQU 20
SAG EQU TAG - SAM

if TAG and SAM are assigned memory locations 120, and 100, respectively, then SAC is equated to 20.

2.3.4 SINGLE PRECISION FLOATING POINT
A single precision floating point constant is expressed by one of two forms:
1. An arrangement of 15 or less decimal digits and a single decimal point.

Examples:
1., .1, 0.1, 1.0, 5248.6153

2. An arrangement of 15 or less decimal digits with or without a single decimal point, followed by a power of 10 representation as follows:
\( E \pm n \) or \( E^{n} \)

where: \( E \) specifies that an exponent follows
\( n \) is any arrangement of 3 or less decimal digits and is the power of 10 to be applied to the constant

\( \pm \) is the sign of \( n \). It may be omitted in the case of +.

Examples:
1E+5, 1.0E+250, .1E-30, 5248.6153E7, 14E51

2.3.5 DOUBLE PRECISION FLOATING POINT
A double precision floating point constant is expressed by one of two forms:
1. An arrangement of 29 or less decimal digits with or without a decimal point followed by the letter D.

Examples:
1.D, .1D, 0.1D, 5248.6153D, 10D
2. An arrangement of 29 or less decimal digits with or without a decimal point followed by a power of 10 representation as follows:

\[ D \pm n \text{ or } Dn \]

where: \( D \) is a required letter
\( n \) is any arrangement of 3 or less decimal digits and is the power of 10 to be applied to the constant

\( \pm \) is the sign of \( n \). It may be omitted in the case of +.

Examples:

\[ 1D+5, 1.0D+200, .1D-77, 5248.6153D7, 14D51 \]

2.3.6 Complex

A complex constant is any pair of single precision floating point constants separated by a comma and enclosed in parentheses.

Examples:

\[ (1.0,-2.2), (1E+5, .001E-15) \]

2.4 Operators

In certain cases, operators join an abbreviated mnemonic code in defining the numerical operation code of an instruction. Operators used are the special characters:

\begin{align*}
+ & \text{ addition} \\
- & \text{ subtraction} \\
* & \text{ multiplication} \\
/ & \text{ division}
\end{align*}

The + and - are also used in address manipulation specifications.

Examples:

\[ \text{SYMBOL} + 2, \text{SYMBOL} - 1 \]

2.5 Literals

Literals are used for addressing a core location whose contents are specified by the value within parentheses. Literals may be any of the following forms:

2-2

(\text{Constant})

(\text{Symbol})

(\text{Symbol} \pm 1)

(\text{Symbol} - \text{Symbol})

where: \( I \) is an integer, octal or symbolic constant. When a two-word form such as

(\text{Floating Double Precision Constant})

(Complex Constant)

is defined, the first word only is addressed.

Examples:

\[ (3.2), (\text{SAM}), (\text{SAM} + 5), ((700, .51E31)), (3.4D70) \]

2.6 Separators

Separators are used to indicate the end of distinct entities of an instruction; the six characters used are:

\[ $,, +, \text{ space }, ., = \]

Other characters assume the role of separators depending upon usage. The four characters are:

\[ +, -, *, / \]

2.7 Operands

Operands are combinations of symbols, literals, the operators + and -, and certain types of constants. The acceptable forms are:

\begin{align*}
\text{Symbol} \\
\text{Symbol} \pm 1 \\
\text{Symbol} - \text{Symbol} \\
\pm 1 \\
\text{Literal} \\
\text{Literal} + 1
\end{align*}

where: \( I \) is an integer, octal or symbolic constant

Examples:

\[ \text{SAM}, \text{SAM} + 3, \text{SAM} - 15, \text{SAM1} - \text{SAM2}, 14, (1.25) \]

2.8 Fields

An instruction is a combination of the following fields.
| LOCATION:  | Provides a symbol for referencing by other instructions. |
| OPCODE:   | Defines the instruction. |
| ADDRESS:  | Supplies the instruction with appropriate operands. |
| REMARKS:  | Programmer notes only. This field has no effect on the assembly process and must begin with a period in or after column 11. |
# 3. LANGUAGE SPECIFICATIONS

## 3.1 FORMATS

ASCENT has one basic instruction format:

```
LOCATION OPCODE ADDRESS .REMARKS
```

Examples of various central processor instructions are given below:

<table>
<thead>
<tr>
<th>LOCATION</th>
<th>INSTRUCTION</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>START</td>
<td>BX6 X1</td>
<td>.X1 TO X6</td>
</tr>
<tr>
<td></td>
<td>BX4 -X3</td>
<td>.-X3 TO X4</td>
</tr>
<tr>
<td></td>
<td>FX7 X6*X4</td>
<td>.FLOATING X6*X4 to X7</td>
</tr>
<tr>
<td></td>
<td>BX3 -X4+X1</td>
<td>.X1+COMP.X4 TO X3</td>
</tr>
<tr>
<td></td>
<td>EQ B5 B2 AB</td>
<td>.IF B5=B2, GO TO AB</td>
</tr>
<tr>
<td></td>
<td>SA7 B2+DATA</td>
<td>.STORE X7 TO DATA + B2</td>
</tr>
<tr>
<td></td>
<td>SA7 DATA</td>
<td>.STORE X7 to B0+DATA</td>
</tr>
<tr>
<td></td>
<td>NZ X1 ABC</td>
<td>.IF X1 NOT ZERO, GO TO ABC</td>
</tr>
<tr>
<td></td>
<td>RJ SUB</td>
<td>.RETURN JUMP TO SUB</td>
</tr>
<tr>
<td>START1</td>
<td>RDC 1,ST,(BA),(BA+8),8,2</td>
<td>.LIST</td>
</tr>
<tr>
<td></td>
<td>SB1 1 $ SA2 DATA+1</td>
<td>.PACKED CARD</td>
</tr>
<tr>
<td>START2</td>
<td>LX1 6 $ MX2 48 $ JP AB+2</td>
<td>.MAXIMUM 6 PER CARD</td>
</tr>
<tr>
<td></td>
<td>SB6 -8 $ SA5 B6+DATA $ SB7 B5-B6</td>
<td>.BEGIN REMARKS WITH PERIOD</td>
</tr>
<tr>
<td></td>
<td>JP B2+BETA</td>
<td>.JUMP TO B2+BETA</td>
</tr>
</tbody>
</table>

The Location field is a fixed length field and occupies columns 2-9.

The OPCODE field is variable length and starts in or after column 11 and must be terminated by at least one separator.

The Address field is variable length and has any of the following formats:

- REGISTER
- -REGISTER
- REGISTER OPERATOR REGISTER
- -REGISTER OPERATOR REGISTER
- REGISTER REGISTER OPERAND
- REGISTER OPERATOR OPERAND
- REGISTER OPERAND
- OPERAND
- LIST

(List is a sequence of registers and operands as specified for the operation code. Adjacent operands must be separated by a comma. The LIST form in an address field is used in certain pseudo and macro codes.)

The Remarks field* is either blank or starts with the special character, period, in any column 11-72.

ASCENT considers only card columns 2 through 72. Column 1 is reserved for the exclusive use of the Programming System Control Package. Column 10 is blank and serves as a separator between the Location field and the OPCODE field. ASCENT ignores column 10.

**RULES and EXTENSIONS:**

Up to six instructions may be placed on one input card. The special character $ is used to denote the beginning of a new instruction. The following rules apply:

1. Only one location field may be used on a card regardless of the number of instructions it contains. When one is used, it applies to the first instruction on the card.

---

* Certain instructions exclude the Remarks field. The exclusion is noted with the definitions of each relevant instruction in Table 2.

3-1
2. The $ acts as the recurrence of column 10 on the card. The next expected item is an opcode.

3. All instructions on the card must be completed prior to column 73.

3.2 FIELDS

3.2.1 LOCATION FIELD
The Location field may be blank or contain a plus, minus, or symbol starting in any column 2-5 and ending before column 10.

A symbol or plus causes the assembler to assign the first instruction on the card to the leftmost position in a 60-bit word. Any partially filled object code word is filled with no operation instructions, and the new instruction is forced into the leftmost position of a new object code word. A minus, normally used to override assembly forcing assumptions, causes the first instruction on the card to be placed in the next available position in the current object code word if space is available.

Rules:
1. Any given symbol may appear in the location field only once within a program or subroutine.
2. Symbols defined as formal parameters of a subroutine may not appear in the location field within the subroutine. (See Section 9.2.)
3. Symbols defined in COMMON or DIMENSION statements may not be used in the location field. (See Section 9.2.)
4. Plus and minus signs may be used repeatedly in the location field. However, an instruction may not be referenced by using either of the special characters.
5. Register names may not appear in the location field.
6. The special character * may not appear in the location field.

3.2.2 OPCODE FIELD
The Opcode field may contain any of the following items.
1. The 6600 central processor mnemonic codes as given in Table 1.
2. ASCENT pseudo codes as given in Table 2.
3. System macro codes as given in Table 3.
4. Name of any programmer-defined macro.
5. An integer or octal constant \( \leq 2^{12} - 1 \).

Mnemonic codes are evaluated to determine either the octal equivalent of the code or its class. Pseudo operations are interpreted and used in assembler control. Macro instructions produce predefined sequences of object code with parametric values changed to actual values and, for system macros, with the generated calling sequence used by the communication subroutine. The numerical opcode is converted if necessary and placed in the upper 12-bit position (Opcode, i, j) of a 30-bit instruction format.

A separator terminates the field.

3.2.3 ADDRESS FIELD
The content of the address field varies with the instruction. Therefore, several types of instructions are important in its specification.

1. No address required.

   PS
   NO

2. Numeric

   LXi  jk
   AXi  jk
   MXi  jk

The address field may contain blank, or an integer or octal constant \( < 63_{10} \).

3. Registers and Operators

   CXi  Xk  FXi  Xj + Xk
   BXi  Xj  FXi  Xj - Xk
   BXi  -Xk  DXi  Xj + Xk
   BXi  Xj * Xk  DXi  Xj - Xk
   BXi  Xj + Xk  RXi  Xj + Xk
   BXi  Xj - Xk  RXi  Xj - Xk
   BXi  -Xk * Xi  FXi  Xj * Xk
   BXi  -Xk + Xj  DXi  Xj * Xk
   BXi  -Xk - Xj  RXi  Xj * Xk
   LXi  Xj + Xk  FXi  Xj/Xk
   LXi  Xj - Xk  RXi  Xj/Xk
4. Registers only

\[
\begin{align*}
\text{NXi} & \quad \text{Bj} \quad \text{Xk} \\
\text{ZXi} & \quad \text{Bj} \quad \text{Xk} \\
\text{UXi} & \quad \text{Bj} \quad \text{Xk} \\
\text{PXi} & \quad \text{Bj} \quad \text{Xk} \\
\text{LXi} & \quad \text{Bj} \quad \text{Xk} \\
\text{AXi} & \quad \text{Bj} \quad \text{Xk}
\end{align*}
\]

The register designation in the address field may be in any order. If the Bj term is equal to B0, it may be omitted.

5. Opcode complete, order independent

\[
\begin{align*}
\text{Constant} & \quad \text{K} \quad \text{ZR} \quad \text{Xj} \quad \text{K} \\
\text{RJ} & \quad \text{K} \quad \text{NZ} \quad \text{Xj} \quad \text{K} \\
\text{JP} & \quad \text{Bi + K} \quad \text{PL} \quad \text{Xj} \quad \text{K} \\
\text{ZR} & \quad \text{Bi K} \quad \text{NG} \quad \text{Xj} \quad \text{K} \\
\text{NZ} & \quad \text{Bi K} \quad \text{IR} \quad \text{Xj} \quad \text{K} \\
\text{PL} & \quad \text{Bi K} \quad \text{OR} \quad \text{Xj} \quad \text{K} \\
\text{NG} & \quad \text{Bi K} \quad \text{DF} \quad \text{Xj} \quad \text{K} \\
\text{ID} & \quad \text{Xj} \quad \text{K}
\end{align*}
\]

The register designation and the operand may be in any order. A B0 in the jump instruction may be omitted.

6. Opcode complete, order dependent

\[
\begin{align*}
\text{EQ} & \quad \text{Bi Bj K} \\
\text{NE} & \quad \text{Bi Bj K} \\
\text{GE} & \quad \text{Bi Bj K} \\
\text{LT} & \quad \text{Bi Bj K}
\end{align*}
\]

The registers and the operand should be written in the order designated. If only one B term is specified, the Bj is assumed to be B0.

7. 18-bit arithmetic with registers and operand

\[
\begin{align*}
\text{SAi} & \quad \text{Aj + operand} \\
\text{SAi} & \quad \text{Bj + operand} \\
\text{SAi} & \quad \text{Xj + operand} \\
\text{SBI} & \quad \text{Aj + operand} \\
\text{SBI} & \quad \text{Bj + operand} \\
\text{SBI} & \quad \text{Xj + operand} \\
\text{SXi} & \quad \text{Aj + operand} \\
\text{SXi} & \quad \text{Bj + operand} \\
\text{SXi} & \quad \text{Xj + operand}
\end{align*}
\]

The registers and operands may be written in either order when the separating sign is plus. However, when the sign is minus, the register must be first. A B0 may be omitted.

8. 18-bit arithmetic for sum of two registers

\[
\begin{align*}
\text{SAi} & \quad \text{Xj + Bk} \\
\text{SBI} & \quad \text{Xj + Bk} \\
\text{SAi} & \quad \text{AJ + Bk} \\
\text{SBI} & \quad \text{AJ + Bk} \\
\text{SAi} & \quad \text{Bj + Bk} \\
\text{SBI} & \quad \text{Bj + Bk} \\
\text{SXi} & \quad \text{Xj + Bk} \\
\text{SXi} & \quad \text{AJ + Bk} \\
\text{SXi} & \quad \text{Bj + Bk}
\end{align*}
\]

The registers may be written in any order. A B0 may be omitted.

9. 18-bit arithmetic for difference of two registers

\[
\begin{align*}
\text{SAi} & \quad \text{Aj - Bk} \\
\text{SBI} & \quad \text{Aj - Bk} \\
\text{SAi} & \quad \text{Bj - Bk} \\
\text{SBI} & \quad \text{Bj - Bk} \\
\text{SXi} & \quad \text{Aj - Bk} \\
\text{SXi} & \quad \text{Bj - Bk}
\end{align*}
\]

The register order must be maintained.

3.3 SPECIAL USAGE

3.3.1 ASCENT FORCING CONVENTION

ASCENT forces the next instruction (NI) to the upper portion of the 60-bit word following a PS, JP, or RJ instruction. A minus sign in the location field of these instructions will override this feature of ASCENT.

3.3.2 ASTERISK

The special character *, when used as an operand or part of an operand, assumes the value of the current object code address. The legal forms are:

* 
* ± Constant

Examples:

\[
\begin{align*}
\text{SAi} & \quad * \quad . \text{Load current object code word} \\
\text{JP} & \quad * + 3 \quad . \text{Jump forward 3 60-bit words}
\end{align*}
\]

3-3
4. CENTRAL PROCESSOR INSTRUCTIONS

4.1 INSTRUCTION FORMAT
An instruction may have a 15-bit or a 30-bit format. Either format uses a 6-bit operation code. The result register requires 3 bits and the number of bits used for the operand varies with the instruction.

B One of eight index registers (18 bits)
B0 is permanently set equal to zero
X One of eight operand registers (60 bits)

4.3 OPERATING REGISTERS
There are 24 operating registers identified by letters and numbers. These registers are labeled:
A Address register (A0,A1...A7)
B Increment register (B0,B1...B7)
X Operand register (X0,X1...X7)

4.3.1 A REGISTER
The execution of a SAi (i = 1-5) instruction produces an immediate memory reference to the address contained in Ai and reads the contents at that location into the corresponding operand register Xi (i = 1-5). When a SAi (i = 6,7) instruction is executed, the contents of the corresponding X register is stored at the address specified by Ai. The address register A0 is used for temporary storage; i.e., the execution of a SA0 instruction does not affect a load of X0.

SA3 = A4 + 10B
This example adds 10, to the address in A4 and sets the A3 register to this sum. The X3 register is set to the contents of the location specified by the new A3.

SA6 = A2 - 15B
This example stores the contents of X6 into the location obtained by subtracting 15, from the address in A2.

4.3.2 B REGISTER
The increment register B0 is set permanently to an 18-bit plus zero which may be used in testing for zero or as an unconditional jump modifier. B1-B7 are used as modifiers and for program indexing. For example, B4 may be used to control the number of passes of a program loop, terminating when a given condition is reached.
SB3 = B5 + B4
This example adds the values contained in the two increment registers, B5 and B4, and places the result in B3.

4-1
4.3.3 X REGISTER

Any of the registers X0-X7 may be used as a result or operand register of an instruction. The registers X1-X5 hold read operands from central memory, while X6 and X7 hold results sent to central memory. The operand registers may be used and changed without causing a change in the corresponding address register.

BX2   X2 + X4

This example performs the logical addition of X2 and X4 and places the resultant sum in X2.

SX6   A2 - B5

This example subtracts the contents of B5 from the contents of A2 and stores the result in X6. This operation produces no change in memory.

4.4 DESCRIPTION OF OPERATION CODES

Following is a list of the instructions for the central processor. They are ordered by octal code which in turn separates the instructions by functional unit.

00 PS    Program Stop

Stops the central processor at the current step in the program. An exchange jump instruction is necessary to restart the central processor.

01 RJ    K    Return Jump to K

Stores an unconditional jump (04) and the current program address plus one in the upper 30 bits of K and then branches to K + 1 for the next instruction step. The contents of K after the instruction appear as follows:

A jump to K at the end of the branch routine returns to the original programming sequence.

02 JP    Bi + K    Jump to Bi + K

Adds the contents of Bi to K and branches to the address specified by the resultant sum. When Bi = B0, the branch address is K. Addition is performed modulus $2^n - 1$.

030 ZR    Xj    K    Jump to K if Xj = 0

Branches to K if Xj is equal to zero. If the condition is not met, the next consecutive instruction step is executed. The test is made in the long add unit.

031 NZ    Xj    K    Jump to K if Xj ≠ 0

Branches to K if Xj is not equal to zero. If the condition is not met, the next consecutive instruction step is executed. The test is made in the long add unit.

032 PL    Xj    K    Jump to K if Xj is Plus

Branches to K if Xj is positive. If the condition is not met, the next consecutive instruction step is executed. The test is made in the long add unit.

033 NG    Xj    K    Jump to K if Xj is Negative

Branches to K if Xj is negative. If the condition is not met, the next consecutive instruction step is executed. The test is made in the long add unit.

034 IR    Xj    K    Jump to K if Xj is In Range

Branches to K if Xj is in range. The range test is a comparison with infinity ($377700 \ldots 0_s$) and is made in the long add unit.

035 OR    Xj    K    Jump to K if Xj is Out of Range

Branches to K if Xj is out of range. The range test is a comparison with infinity ($377700 \ldots 0_s$) and is made in the long add unit.

036 DF    Xj    K    Jump to K if Xj is Definite

Branches to K if Xj is definite. The test is a comparison against an indefinite quantity ($177700 \ldots 0_s$) and is made in the long add unit.
037 ID Xj K Jump to K if Xj is Indefinite
Brances to K if Xj is indefinite. The test is a comparison against an indefinite quantity (177700...0) and is made in the long add unit.

04 EQ Bi Bj K Jump to K if Bi = Bj
Compares Bi with Bj and branches to K if Bi is equal to Bj. The test is made in the increment unit.

04 ZR Bi K Jump to K if Bi = B0
Compares Bi with B0 and branches to K if Bi is zero. The test is made in the increment unit.

05 NE Bi Bj K Jump to K if Bi ≠ Bj
Compares Bi with Bj and branches to K if Bi is not equal to Bj. The test is made in the increment unit.

05 NZ Bi K
Compares Bi with B0 and branches to K if Bi is not zero. The test is made in the increment unit.

06 GE Bi Bj K Jump to K if Bi ≥ Bj
Compares Bi with Bj and branches to K if Bi is greater than or equal to Bj. The test is made in the increment unit.

06 PL Bi K Jump to K if Bi ≥ B0
Compares Bi with B0 and branches to K if the result is positive. The test is made in the increment unit.

07 LT Bi Bj K Jump to K if Bi < Bj
Compares Bi with Bj and branches to K if Bi is less than Bj. The test is made in the increment unit.

07 NG Bi K Jump to K if Bi < B0
Compares Bi with B0 and branches to K if Bi is negative. The test is made in the increment unit.

10 BXi Xj Transmit Xj to Xi
Transfers the 60-bit word in operand register Xj to Xi.

11 BXi Xj*Xk Logical Product of Xj and Xk to Xi
Forms the logical product (AND function) of the 60-bit words in operand registers Xj and Xk and places the result in Xi.

12 BXi Xj + Xk Logical Sum of Xj and Xk to Xi
Forms the logical sum (inclusive OR) of the 60-bit words in operand registers Xj and Xk and places the result in Xi.

\[
\begin{align*}
Xj &= 0101 \\
Xk &= 1100 \\
Xi &= 1101
\end{align*}
\]

13 BXi Xj - Xk Logical Difference of Xj and Xk to X0
Forms the logical difference (exclusive OR) of the 60-bit words in operand registers Xj and Xk and places the result in Xi.

\[
\begin{align*}
Xj &= 0101 \\
Xk &= 1100 \\
Xi &= 1001
\end{align*}
\]

14 BXi -Xk Transmit Xk Complement to Xi
Transmits the complement of the 60-bit word in operand register Xk to Xi. The contents of Xk are not changed.

15 BXi -Xk*Xj Logical Product of Xj and Xk Complement to Xi
Forms in Xi the logical product (AND function) of Xj and the complement of Xk. The contents of Xk and Xj are not changed.

\[
\begin{align*}
\text{Step 1: } Xj &= 0101 \\
& \quad \text{Step 2: } Xj = 0101 \\
Xk &= 1100 \\
& \quad Xk = 0011 \\
Xi &= 0001
\end{align*}
\]

16 BXi -Xk + Xj Logical Sum of Xj and Xk Complement to Xi
Complements the 60-bit word in Xk, then forms the logical sum (inclusive OR) of this quantity and Xj, and places the result in Xi. The contents of Xk and Xj are not changed.

\[
\begin{align*}
\text{Step 1: } Xj &= 0101 \\
& \quad \text{Step 2: } Xj = 0101 \\
Xk &= 1100 \\
& \quad Xk = 0011 \\
& \quad \text{Xi = 0111}
\end{align*}
\]

17 BXi -Xk - Xj Logical Difference of Xj and Xk Complement to Xi
Complements the 60-bit word in Xk. Then forms the logical difference (exclusive OR) of this quantity and Xj, and places the result in Xi. The contents of Xk and Xj are not changed.
Step 1 \( X_j = 0101 \)  
\( X_k = 1100 \)

Step 2 \( X_j = 0101 \)  
\( X_k = 0011 \)  
\( X_i = 0110 \)

20 \( L_X j \)  
Shifts the 60-bit word in Xi left circular \( jk \) places. The shift moves the leftmost bits of Xi through the lower bits of Xi.

The 2-digit shift count \( jk \) may be an octal or decimal number and allows a complete circular shift of Xi.

21 \( A_X i \)  
Shifts the 60-bit word in Xi right \( jk \) places. The rightmost bits of Xi are discarded and the sign bit is extended. The 2-digit shift count \( jk \) may be an octal or decimal number.

22 \( L_X i \) \( B_j \) \( X_k \)  
Left Shift \( X_k \) Nominally \( B_j \) Places to Xi

Shifts the 60-bit word in \( X_k \) the number of places specified by the low-order 6 bits of \( B_j \) and places the result in Xi.

If \( B_j \) is positive, \( X_k \) is shifted left circular.
If \( B_j \) is negative, \( X_k \) is shifted right (end off with sign extension).
When \( B_j \) is negative, the complement of the low-order 6 bits of \( B_j \) constitutes the shift count.

23 \( A_X i \) \( B_j \) \( X_k \)  
Arithmetic Right Shift \( X_k \)  
Nominally \( B_j \) Places to Xi

Shifts the 60-bit word in \( X_k \) the number of places specified by the low-order 6 bits of \( B_j \) and places the result in Xi.

If \( B_j \) is positive, \( X_k \) is shifted right (end off with sign extension).
If \( B_j \) is negative, \( X_k \) is shifted left circular.
When \( B_j \) is negative, the complement of the low-order 6 bits of \( B_j \) constitutes the shift count.

24 \( N_X i \) \( B_j \) \( X_k \)  
Normalize \( X_k \) in Xi and \( B_j \)

Normalizes the floating point quantity in \( X_k \) and places it in Xi. The number of left shifts required to normalize the quantity is placed in Bj during the operation. Normalizing a zero coefficient reduces the exponent by 48. If the size of the exponent is less than the number of leading zeros in the coefficient, underflow occurs during normalizing and the exponent and coefficient are both cleared.

25 \( Z_X i \) \( B_j \) \( X_k \)  
Round and Normalize \( X_k \) in Xi and \( B_j \)

Performs the same operation as \( N_X i \) (24) except that the quantity in \( X_k \) is rounded before it is normalized. Normalizing a zero coefficient places the round bit in bit 47 and reduces the exponent by 48.

26 \( U_X i \) \( B_j \) \( X_k \)  
Unpack \( X_k \) to Xi and \( B_j \)

Unpacks the floating point quantity in \( X_k \) and sends the 48-bit coefficient to Xi and the 11-bit exponent to Bj. The exponent bias is removed during unpack so that Bj is the true 1's complement representation of the exponent. \( X_k \) may be an unnormalized number.

The exponent and coefficient are sent to the low-order bits of the respective registers as shown in the following diagram.
27 PXi Bj Xk  Pack Xi from Xk and Bj

Packs a floating point number in Xi. The coefficient of the number is obtained from Xk and the exponent from Bj. A bias of \(2^{16} \times (20000)\) is added to the exponent during the pack operation. The coefficient is not normalized.

Exponent and coefficient are obtained from the proper low-order bits of the respective register and packed as shown in the diagram for the unpack (26) instruction. Overflow is produced during pack when Bj is a positive number of more than 10 bits; the overflow exit is optional. Underflow is produced (no exit) when Bj is a negative number of more than 10 bits.

30 FXi Xj + Xk  Floating Sum of Xj and Xk to Xi

Forms the sum of the floating point quantities in Xj and Xk and packs the result in Xi. The packed result is the upper half of a double precision sum.

At the start both arguments are unpacked, and the coefficient of the argument with the smaller exponent is entered into the upper half of a 96-bit accumulator. The coefficient is shifted right by the difference of the exponents. The other coefficient is then added into the upper half of the accumulator. If overflow occurs, the sum is shifted right one place, and the exponent of the result is increased by one. The upper half of the accumulator holds the coefficient of the sum, which is not necessarily in normalized form. The exponent and upper coefficient are then repacked in Xi.

If both exponents are zero and no overflow occurs, the instruction effect an ordinary integer addition.

31 FXi Xj − Xk  Floating Difference of Xj and Xk to Xi

Forms the difference of the floating point quantities in Xj and Xk and packs the result in Xi. Alignment and overflow operations are similar to the floating sum (30) instruction, and the difference is not necessarily normalized. The packed result is the upper half of a double precision difference.

An ordinary integer subtraction is performed when the exponents are equal.

32 DXi Xj + Xk  Floating DP Sum of Xj and Xk to Xi

Forms the sum of two floating point numbers as in the floating sum (30) instruction, but packs the lower half of the double precision sum with an exponent 48 less than the upper sum.

33 DXi Xj − Xk  Floating DP Difference of Xj and Xk to Xi

Forms the difference of two floating point numbers as in the floating difference (31) instruction, but packs the lower half of the double precision difference with an exponent of 48 less than the upper difference.

34 RXi Xj + Xk  Round Floating Sum of Xj and Xk to Xi

Forms the round sum of the floating point quantities in Xj and Xk and packs the upper sum of the double precision result in Xi. The sum is formed in the same manner as the floating sum (30) instruction except that the operands are rounded before the addition, as explained below, to produce a round sum.

1. A round bit is attached at the right end of both operands if:
   a. both operands are normalized, or
   b. the operands have unlike signs.

2. For all other cases, a round bit is attached at the right end of the operand with the larger exponent.

35 RXi Xj − Xk  Round Floating Difference of Xj and Xk to Xi

Forms the round difference of the floating point quantities in Xj and Xk and packs the upper difference of the double precision result in Xi. The difference is formed in the same manner as the floating difference (31) instruction except that the operands are rounded before the subtraction, as explained below, to produce a round difference.

1. A round bit is attached at the right end of both operands if:
   a. both operands are normalized, or
   b. the operands have like signs.
2. For all other cases, a round bit is attached at the right end of the operand with the larger exponent.

36 IXi Xj + Xk Integer Sum of Xj and Xk to Xi

Forms a 60-bit one's complement sum of the quantities in Xj and Xk and stores the result in Xi. An overflow condition is ignored.

37 IXi Xj - Xk Integer Difference of Xj and Xk to Xi

Forms the 60-bit one's complement difference of the quantities in Xj (minuend) and Xk (subtrahend) and stores the result in Xi.

40 FXi Xj * Xk Floating Product of Xj and Xk to Xi

Multiplies the floating point quantities in Xj (multiplier) and Xk (multiplicand) and packs the upper product result in Xi.

The result is a normalized quantity only when both operands are normalized; the exponent is then the sum of the exponents plus 47 (or 48).

The result is unnormalized when either or both operands are unnormalized; the exponent is then the sum of the exponents plus 48.

41 RXi Xj * Xk Round Floating Product of Xj and Xk to Xi

Attaches a round bit to the floating point number in Xk (multiplicand), multiplies this number by the floating point number in Xj, and packs the upper product result in Xi. (No lower product is available.)

The result is a normalized quantity only when both operands are normalized, the exponent is then the sum of the exponents plus 47 (or 48).

The result is unnormalized when either or both operands are unnormalized; the exponent is then the sum of the exponents plus 48.

42 DXi Xj * Xk Floating DP Product of Xj and Xk to Xi

Multiplies the floating point quantities in Xj and Xk and packs the lower product in Xi. The result is not necessarily a normalized quantity.

43 MXi jk Form Mask in Xi, jk bits

Forms a mask in Xi. The 6-bit quantity jk defines the number of one's in the mask as counted from the highest order bit in Xi.

44 FXi Xj/Xk Floating Divide Xj by Xk to Xi

Divides the floating point quantities in Xj (dividend) and Xk (divisor) and packs the quotient in Xi.

The exponent of the result in a no-overflow case is the difference of Xj and Xk exponents minus 48.

A one-bit overflow is compensated for by shifting the coefficient right one place and increasing the exponent by one. The exponent is then the difference of Xj and Xk exponents minus 47.

The result is a normalized quantity when both Xj and Xk are normalized.

45 RXi Xj/Xk Round Floating Divide Xj by Xk to Xi

Divides the floating point quantity in Xj (dividend) by Xk (divisor) and packs the round quotient in Xi. A ½ round bit is added to the least significant bit of the dividend (Xj) before division starts.

The result exponent in a no-overflow case is the difference of Xj and Xk exponents minus 48.

A one-bit overflow is compensated for by shifting the coefficient right one place and increasing the exponent by one. The exponent is then the difference of Xj and Xk exponents minus 47.

The result is a normalized quantity when both Xj and Xk are normalized.

46 NO Pass

No operation.

47 CXi Xk Count the Number of 1's in Xk to Xi

Counts the number of one's in Xk and stores the count in Xi.
These instructions perform one’s complement addition and subtraction of 18-bit operands and store an 18-bit result in Ai.

Operands are obtained from address (A), increment (B), and operand (X) registers as well as the K portion of the instruction. K is an 18-bit signed constant. As used in instructions 50, 51, and 52, if the sign of K is minus, ASCENT places the 18-bit one’s complement of K in the K portion of the instruction word. Operands obtained from an X register are the truncated lower 18 bits of the 60-bit register.

An immediate memory reference to the address specified by the final contents of address register Ai is effected by the execution of a SAi (i = 1-7) instruction. The operand read from memory address specified by A1-A5 is sent to the corresponding operand register X1-X5. The operand from X6 or X7 is stored at the address specified by the corresponding A6 or A7.

These instructions perform one’s complement addition and subtraction of 18-bit operands and store an 18-bit result in Xi.

Operands are obtained from address (A), increment (B), and operand (X) registers as well as the K portion of the instruction. K is an 18-bit signed constant. As used in instructions 70, 71, and 72, if the sign of K is minus, ASCENT places the 18-bit one’s complement of K in the K portion of the instruction word. Operands obtained from an X register are the truncated lower 18 bits of the 60-bit register.

Operands obtained from an Xj register are the truncated lower 18 bits of the 60-bit register. Conversely, an 18-bit result placed in Xi carries the sign bit extended to the remaining bits of the 60-bit register.
5. PSEUDO OPERATION CODES

Pseudo operations provide the means for directing the assembler to carry out certain functions. The instruction format is the same as the basic format given in 3.1. As used here, LOC indicates that the particular operation may have a symbolic identifier in the location field. Where none is shown, these columns are ignored by the assembler. Any FORTRAN statement may also be used as additional pseudo operation codes. The CALL statement in particular is used to reference subroutines defined by SUBROUTINE cards. Normal mixing rules apply. Following are ASCENT pseudo operations and meanings.

ASCENT SYMBOL
Defines the beginning of a program and its name, SYMBOL. This must be the first instruction of an ASCENT routine.

END
Terminate the assembly process for this program or subprogram. When punched into a card, END must be the only entry in the card and must start in column 11.

ASPER SYMBOL
Defines the end of the current ASCENT routine and/or the beginning of a peripheral processor routine. SYMBOL is the name of the ASPER routine.

SUBROUTINE SYMBOL (LIST)
Defines the beginning of a subroutine, its name, SYMBOL, and the formal parameters given by (LIST). See Section 9.2 for more detail.

BSSD N, L, NAME, R
Defines on logical disk unit N the file identified by NAME which has L number of 60-bit words in its longest record. R specifies the maximum number of logical records into which the file may be segmented. The parameters N, L, and R must be numbers, where N ≤ 16, L ≤ 2^11, and R ≤ 4000. NAME must be unique within the routine.

LOC BSS OPERAND
Reserve the number of 60-bit locations specified by OPERAND beginning at LOC. The contents of the locations reserved are not set to a particular condition. The LOC symbol is equated to the address of the first word of the area. Any symbolic constant appearing in the address field must be previously defined.

LOC BSSZ OPERAND
Same as BSS except the contents of the locations reserved are set to zero in the object code.

LOC EQU OPERAND
The symbol in the LOC field is assigned the value of the address field. Any symbol appearing in the address field must be previously defined.

LOC DPC *C₁, C₂, ..., Cₙ*
Convert the characters enclosed by the asterisks to display code, ten characters per word beginning at LOC. Incomplete words are padded out with DPC blanks. The LOC symbol is equated to the address of the first word of the area.

LOC DPC mnC₁, C₂, ..., Cₙn
Convert the mn characters, C₁, C₂, ..., Cₙn, to display code, ten characters per word beginning at LOC. The number of characters, mn, must be a two-digit decimal number. Incomplete words are padded out with DPC blanks. The LOC symbol is equated to the address of the first word of the area.

LOC BCD *C₁, C₂, ..., Cₙ*
Convert the characters enclosed by the asterisks to BCD code, ten characters per word beginning at LOC. Incomplete words are padded out with BCD blanks. The LOC symbol is equated to the address of the first word of the area.

LOC BCD mnC₁, C₂, ..., Cₙn
Converts the mn characters C₁, C₂, ..., Cₙn, to BCD code, ten characters per word beginning at LOC. The number of characters, mn, must be a two-digit decimal
number. Incomplete words are padded out with BCD blanks. The LOC symbol is equated to the address of the first word of the area.

LOC CON \( V_o, \ldots, V_n \)
Convert each \( V_i \) term to a 60 or 120-bit constant. If more than one is defined per a CON pseudo code, each \( V_i \) must be separated by commas. The \( V_i \) may be:

a. \( \pm \) octal integer
b. \( \pm \) decimal integer
c. symbol
d. symbol \( \pm \) integer
e. symbol \( \pm \) symbol
f. \( \pm \) single precision floating point number
g. \( \pm \) double precision floating point number
h. \( \pm \) complex number

The LOC symbol is equated to the address assigned to the \( V_o \) term. Remarks are not permitted on a CON operation.

LIST \( P \)
Controls the listing of the side-by-side so that sections of coding may be omitted from the listing. At the beginning of each ASCENT program the assembler assumes the list case of \( P = 0 \), unless otherwise specified by the LIST pseudo opcode.

If \( P = 0 \), list the side-by-side that follows.

If \( P \neq 0 \), suppress the side-by-side listing.

SPACE \( nn \)
Space \( nn \) lines on the listing. The integer, \( nn \), is evaluated \( \leq 63_{10} \).

EJECT
Eject the listing to the top of the next page.
6. SYSTEM MACROS

6.1 GENERAL INFORMATION

System macro instructions provide communication links between a program in central memory and the system peripheral processors. While most of these macros direct the operating system to perform input/output operations, others request equipment assignment, check the status of external operations, produce program overlays, and utilize system peripheral processors in conjunction with the central processor program.

The communication link provided by the system macros allows a two-way information transfer. The central memory program not only sends the peripheral processor request information but also reserves a location in central memory in which the system peripheral processor enters the status of the requested operation, reporting its success back to the central memory program. Each system macro must have a status response word which is set by the operating system in performing the function of the individual macro request.

Further, to facilitate multiprocessing, each system macro provides a buffered and non-buffered mode. In the buffered mode, the macro used without the appended "W," it is up to the CP program to determine when an operation is completed or to execute another macro to wait for completion at a later time. In the non-buffered mode, with the "W" appended to the macro code, the macro turns central processor control back to the operating system for assignment to another CP program. Control will not be returned to the next object code step of the CP program in question until the macro request is completed or aborted. Both modes return full status information to the CP program relative to the success of the peripheral processor in carrying out the request.

ASCENT generates a sequence of code from the system macro which initiates the requested system function. The Return Jump generated is followed by the parameters in line with the object code. The parameters may be any of the following forms:

**Constant (integer or octal)** — specifies the parameter itself, such as a unit number, the record length, or the conversion mode.

Symbolic Location — specifies the location which contains the parameters.

Literal — specifies the parameter itself. ASCENT places in a location at the end of the object code the parameter specified by the literal.

NAME — certain macros require a file or program name. The NAME is converted to Display Code and becomes the parameter.

An example of a macro follows:

```
RDCW 1, (S), (BA), (BA + 8), 8, 2
```

Assume: S = 1001

BA = 2500

Then: ASCENT generates a location for each literal specified by the macro. If the end of the object code is location 4200, then:

<table>
<thead>
<tr>
<th>Address</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>4201</td>
<td>01001</td>
</tr>
<tr>
<td>4202</td>
<td>02500</td>
</tr>
<tr>
<td>4203</td>
<td>02510</td>
</tr>
</tbody>
</table>

The communication link in the object code to the Central Resident program becomes:

```
P  BJ SUB
P + 1 EQ B0 B0 P + 5 OP N
P + 2 00 . . . 01 40 . . . 04201
P + 3 40 . . . 4203 40 . . . 04203
P + 4 00 . . . 0010 00 . . . 00002
P + 5 OBJECT CODE
```

**SUB** — A routine that forms the parameters in locations 000002 through (N + 1) for communication with the operating system. Location 000001 contains the operation code of the macro requested.

**OP** — Operation code assigned by the system to each macro

**N** — Number of parameters

6-1
The following is an explanation of certain letters, terms, and phrases used in connection with macros.

A Symbolic address in central memory which contains the address of the first word of the requested block assigned by the system or which contains the address, as specified by the programmer, of the first word of the block in memory to be released to the system.

BA Symbolic address in central memory which contains the beginning address of the buffer area.

C Conversion mode

Card operations:

C = blank or 0 — no conversion (binary image)

1 — Hollerith to display code for read; display code to Hollerith for punch

2 — Hollerith to BCD for read; BCD to Hollerith for punch

Magnetic tape:

C = blank or 0 — no conversion

1 — BCD to display code

2 — display code to BCD

Printer:

C = blank or 0 — no conversion

2 — display code to BCD

EA Symbolic address in central memory which contains the ending address + 1 of the buffer area.

K Number (or CM symbolic address of number) of logical tape records.

L Number (or CM symbolic address of number) of 60-bit words in the longest record in the file identified by NAME.

N Equipment logical number (or CM symbolic address of number), i.e., 1, 2, . . . M for M total units of equipment type in the system.

NAME Symbolic name uniquely identifying the disk logical file being referenced.

NW Total number (or CM symbolic address of number) of central memory words requested or released.

P Logical record number (or CM symbolic address of number) in disk file to start read or write.

R Maximum number (a CM symbolic address of number) of logical records into which the disk file may be segmented.

RL Card operations: total number (or CM symbolic address of number) of leftmost 5 columns (binary image) or 10-character fields (coded mode) of the card. For BCD or DPC conversion mode, each central memory word contains ten 6-bit characters. For binary image, each central memory word contains 5 columns.

Console operations: total number (or CM symbolic address of number) of characters in the message to be transmitted.

Magnetic tape: number (or CM symbolic address of number) of 60-bit words per tape record.

Printer: number (or CM symbolic address of number) of 10-character words per line to print.

S Symbolic address in central memory which contains the address for the STATUS RESPONSE WORD from the PP I/O routine. The PP I/O routine handling the request requires that a location in central memory be reserved and identified for each macro request.

6-2
The PP I/O routine reports to this location the status of the requested operation.

**W**

**SYMBOL** Program overlay: name of overlay region to be loaded.

System action: name of PP program defined by ASPER pseudo operation.

Wait check: name of transfer location if abort is indicated by the status response word.

**T** Display character size:

- \(T = \text{blank or 0} - 64 \text{char./line}\)
- \(1 - 32 \text{char./line}\)
- \(2 - 16 \text{char./line}\)
- \(3 - \text{plot mode}\)

**TAG** Identification number \(\leq 18\) bits (or CM symbolic address of number) of message to be displayed.

A W appended to the opcode of a macro indicates a “wait for reply.” If the W is not used (buffered mode), the CP program may continue processing while the requested I/O operation is being performed. However, the program must do its own checking on the progress of the request by means of the WAI (Wait Check) macro. If the request is in process, the status response word is positive and nonzero; if the request is completed, the word is zero; if the request is aborted, the word is negative.

When the W is appended to the macro (non-buffered mode) and the requested operation can be performed, control is turned over to the operating system and the CP program delays until the status response word is zero (completed) or negative (aborted), at which time control is given back to the program.

In both modes if the requested operation is successful, the next in-line instruction is executed.
### 6.2 MACRO FORMATS

#### 6.2.1 MAGNETIC TAPE OPERATIONS

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>RQTW</td>
<td>N, S</td>
<td>Request tape assignment from system. Wait if W used.</td>
</tr>
<tr>
<td>DRTW</td>
<td>N, S</td>
<td>Release tape back to system. Wait if W used.</td>
</tr>
<tr>
<td>SFFW</td>
<td>N, S</td>
<td>Search file mark forward. Wait if W used.</td>
</tr>
<tr>
<td>SFBW</td>
<td>N, S</td>
<td>Search file mark backward. Wait if W used.</td>
</tr>
<tr>
<td>WFMW</td>
<td>N, S</td>
<td>Write file mark. Wait if W used.</td>
</tr>
<tr>
<td>RWLW</td>
<td>N, S</td>
<td>Rewind tape to load point. Wait if W used.</td>
</tr>
<tr>
<td>RWUU</td>
<td>N, S</td>
<td>Rewind tape for unload. Wait if W used.</td>
</tr>
<tr>
<td>FSPW</td>
<td>N, S, K</td>
<td>Forespace Wait if W used.</td>
</tr>
<tr>
<td>BSPW</td>
<td>N, S, K</td>
<td>Backspace Wait if W used.</td>
</tr>
<tr>
<td>RFCW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Read tape forward coded mode. Wait if W used.</td>
</tr>
<tr>
<td>RFBW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Read tape forward binary mode. Wait if W used.</td>
</tr>
<tr>
<td>WRCW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Write tape coded mode. Wait if W used.</td>
</tr>
<tr>
<td>WRBW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Write tape binary mode. Wait if W used.</td>
</tr>
</tbody>
</table>

N = Magnetic tape logical unit number; 1, 2, ..., M for M tape units in the system.

S = Location containing the central memory address for status response code from System PP I/O routine.

K = Number of logical tape records.

BA = Location containing the beginning address of buffer area in central memory.

EA = Location containing the ending address + 1 of buffer area in central memory.

RL = Number of 60-bit words per tape record.

C = Conversion mode.
   Blank or 0 — No conversion.
   1 — BCD to Display Code.
   2 — Display Code to BCD.

**STATUS RESPONSE CODES** — positioned as per address S.

Rs = 0 Request completed with no trouble.

Rs = 1 Request in process.

Rs < 0 Request aborted. Reason give in bits 58-48.
Program error — BA > EA. (BIT 48)
End of file. (BIT 49)
Read length error. (BIT 51)
Write parity error unrecoverable. (BIT 52)
Read parity error unrecoverable. (BIT 53)
End of tape mark encountered before function completed (forward). (BIT 54)
Load point encountered before function completed (backward). (BIT 55)
Write enable ring missing. (BIT 56)
Device unassigned. (BIT 57)
Device not ready. (BIT 58)
Request aborted. (BIT 59)

where: 1 implies the condition exists.
0 implies the condition does not exist.

*Refers to peripheral processor words. Also, an attempt to write when the file protect ring is out will cause bit 58 to be set.
6.2.2 DISK TRANSFERS

Provision is made in the operating system for the programmer to read and write scratch data to and from disk storage units. Data are usually broken up into related blocks called files. The files, in turn, are segmented into the blocks of data that are transmitted at one time. These are called logical records. For most efficient utilization of disk storage, logical records contain a minimum of 512 central memory words. A file is defined by the ASCENT pseudo operation, BSSD, which specified the number of 60-bit words in the longest record, the maximum number of logical records into which the file is to be segmented, and the symbolic name by which to identify the file. The actual data transmission is accomplished through the use of the following macro operators.

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDHW</td>
<td>N, S, BA, EA, NAME, P</td>
<td>Read record and hold data on disk. Wait if W used.</td>
</tr>
<tr>
<td>RDRW</td>
<td>N, S, BA, EA, NAME, P</td>
<td>Read record and release data on disk. Wait if W used.</td>
</tr>
<tr>
<td>WRDW</td>
<td>N, S, BA, EA, NAME, P</td>
<td>Write record on disk. Wait if W used.</td>
</tr>
</tbody>
</table>

N = Disk logical unit number; 1, 2, ... M for M disk units in the system.
S = Location containing the central memory address for status response code from System PP I/O routine.
BA = Location containing the beginning address of buffer area in central memory.
EA = Location containing the ending address + 1 of buffer area in central memory.
NAME = Symbolic name to identify disk logical file to be referenced.
P = Logical record number used to identify record read from disk or written onto disk.

STATUS RESPONSE CODES—positioned as per address S.
Rs = 0  Request is completed with no trouble.
Rs = 1  Request is in process.
Number of words left after abort.

- Program error — BA > EA or P > P max. (BIT 48)
- File Directory error. (BIT 49)
- Length error — all data not transmitted. (BIT 51)
- Read parity error. (BIT 53)
- Logical file limit is exceeded. (BIT 54)
- Disk is not ready. (BIT 58)
- Request aborted. (BIT 59)

where: 1 implies the condition exists.

0 implies the condition does not exist.
### 6.2.3 Printer Operations

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSPW</td>
<td>N, S</td>
<td>Single space printer. Wait if W is used.</td>
</tr>
<tr>
<td>DSPW</td>
<td>N, S</td>
<td>Double space printer. Wait if W is used.</td>
</tr>
<tr>
<td>FC7W</td>
<td>N, S</td>
<td>Select Format Channel 7. Wait if W is used.</td>
</tr>
<tr>
<td>FC8W</td>
<td>N, S</td>
<td>Select Format Channel 8. Wait if W is used.</td>
</tr>
<tr>
<td>MC1W</td>
<td>N, S</td>
<td>Select Monitor Channel 1. Wait if W is used.</td>
</tr>
<tr>
<td>MC2W</td>
<td>N, S</td>
<td>Select Monitor Channel 2. Wait if W is used.</td>
</tr>
<tr>
<td>MC3W</td>
<td>N, S</td>
<td>Select Monitor Channel 3. Wait if W is used.</td>
</tr>
<tr>
<td>MC4W</td>
<td>N, S</td>
<td>Select Monitor Channel 4. Wait if W is used.</td>
</tr>
<tr>
<td>MC5W</td>
<td>N, S</td>
<td>Select Monitor Channel 5. Wait if W is used.</td>
</tr>
<tr>
<td>MC6W</td>
<td>N, S</td>
<td>Select Monitor Channel 6. Wait if W is used.</td>
</tr>
<tr>
<td>CMCW</td>
<td>N, S</td>
<td>Clear Monitor Channels 1 - 6. Wait if W is used.</td>
</tr>
<tr>
<td>SPAW</td>
<td>N, S</td>
<td>Suppress space after next print. Wait if W is used.</td>
</tr>
<tr>
<td>PRNW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Print single line or multiple lines.* Wait if W is used.</td>
</tr>
</tbody>
</table>

*If SPA is given preceding a multiple line print, it applies only to the first line.

\[N = \text{Printer logical unit number; } 1, 2, \ldots M \text{ for } M \text{ printers in the system.}\]

\[S = \text{Location containing the central memory address for status response code from System PP I/O routine.}\]

\[BA = \text{Location containing the beginning address of buffer area in central memory.}\]

\[EA = \text{Location containing the ending address + 1 of buffer area in central memory.}\]

\[RL = \text{Number of 10 character words per line to print.}\]

\[C = \text{Conversion mode.}\]

\[\text{Blank or 0 — No conversion.}\]

\[2 — \text{Display Code to BCD.}\]

Printer character codes are given in Table 4 of the Appendix.

**STATUS RESPONSE CODES** – positioned as per address S.

- \(Rs = 0\) Request is completed with no trouble.
- \(Rs = 1\) Request is in process.
Rs =

-- Program error — BA > EA. (BIT 48)

-- Request aborted. (BIT 59)

where: 1 implies the condition exists.

0 implies the condition does not exist.
### 6.2.4 CARD OPERATIONS

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCHW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Punch cards. Wait if W is used.</td>
</tr>
<tr>
<td>RDCW</td>
<td>N, S, BA, EA, RL, C</td>
<td>Read cards. Wait if W is used.</td>
</tr>
</tbody>
</table>

N = Card reader or punch logical unit number; 1, 2, ..., M for M readers or punches in the system.

S = Location containing the central memory address for status response code from System PP I/O routine.

BA = Location containing the beginning address of buffer area in central memory.

EA = Location containing the ending address + 1 of buffer area in central memory.

RL = Number of leftmost 10-character fields or 5 columns of the card.

C = Conversion mode.

- Blank or 0 — 'No conversion; i.e., binary image input/output.
- 1 — Hollerith to Display Code for read; Display Code to Hollerith for punch.
- 2 — Hollerith to BCD for read; BCD to Hollerith for punch.

Display character codes are given in Table 4 of the Appendix.

**STATUS RESPONSE CODES** — positioned as per address S.

- Rs = 0 Request is completed with no trouble.
- Rs = 1 Request is in process.

![Bit Diagram]

- Program error — BA > EA. (BIT 48)
- End of file. (BIT 49)
- No read data available (not loaded). (BIT 58)
- Request aborted. (BIT 59)

where: 1 implies the condition exists.
0 implies the condition does not exist.
6.2.5 Console Operations

Request procedures are provided for ASCENT routines to display messages on the primary console right scope or either of the scopes on other consoles. The system provides a timing service for removal of displays after a certain exposure. However, the request procedure gives an option to override the system time limit on display. In this mode, it is assumed that the ASCENT routine will request a removal of the display as a result of console acknowledgment or internal decision.

<table>
<thead>
<tr>
<th>_OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSRW</td>
<td>N, S, BA, EA, RL, TAG, T</td>
<td>Display on Right Scope for system time limit. Wait if W is used.</td>
</tr>
<tr>
<td>DSLW</td>
<td>N, S, BA, EA, RL, TAG, T</td>
<td>Display on Left Scope for system time limit. Wait if W is used.</td>
</tr>
<tr>
<td>DHRW</td>
<td>N, S, BA, EA, RL, TAG, T</td>
<td>Display on Right Scope and hold indefinitely. Wait if W is used.</td>
</tr>
<tr>
<td>DHLW</td>
<td>N, S, BA, EA, RL, TAG, T</td>
<td>Display on Left Scope and hold indefinitely. Wait if W is used.</td>
</tr>
<tr>
<td>RDPW</td>
<td>N, S, TAG</td>
<td>Remove display. Wait if W is used.</td>
</tr>
<tr>
<td>RTYW</td>
<td>N, S, BA, EA, RL, TAG</td>
<td>Read console typewriter. Wait if W is used.</td>
</tr>
</tbody>
</table>

N = Console logical unit number; 1, 2, ... M for M consoles in the system.
S = Location containing the central memory address for status response code from System PP I/O routine.
BA = Location containing the beginning address of buffer area in central memory.
EA = Location containing the ending address + 1 of buffer area in central memory.
RL = Total number of characters in the message to be transmitted.
TAG = Identification number ≤ 18 bits for display message.
T = Display character size.

Blank or 0 – 64 characters/line.
1 – 32 characters/line.
2 – 16 characters/line.
3 – plot mode.

Display character codes are given in Table 4 of the Appendix.

STATUS RESPONSE CODES – positioned as per address S.

Rs = 0 Request is completed with no trouble.
Rs = 1 Request is in process.
Rs = 59

- Program error — BA > EA (BIT 48)
- Identification of request is non-existent (BIT 50)
- Left screen of system console requested (BIT 52)
- Scope is full (BIT 54)
- Record length too large (BIT 58)
- Request is aborted (BIT 59)

where: 1 implies the condition exists.
       0 implies the condition does not exist.
### 6.2.6 System Action

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPPW</td>
<td>N, S, SYMBOL</td>
<td>Transfer program SYMBOL from CM to PP memory and begin execution with first ASPER instruction. ( \text{Wait if W is used.} )</td>
</tr>
<tr>
<td>RQMW</td>
<td>NW, S, A</td>
<td>Request memory. ( \text{Wait if W is used.} )</td>
</tr>
<tr>
<td>DRMW</td>
<td>NW, S, A</td>
<td>Release memory. ( \text{Wait if W is used.} )</td>
</tr>
<tr>
<td>RQDW</td>
<td>N, S, L, NAME, R</td>
<td>Request disk space. ( \text{Wait if W is used.} )</td>
</tr>
<tr>
<td>DRDW</td>
<td>N, S, NAME</td>
<td>Release disk space. ( \text{Wait if W is used.} )</td>
</tr>
</tbody>
</table>

\( N = \text{Logical number of PP or disk unit.} \)
\( S = \text{Location containing the central memory address for status response code from System PP I/O routine.} \)
\( R = \text{Maximum number of logical records into which the file may be segmented.} \)
\( NW = \text{Total number of words.} \)
\( L = \text{Number of 60-bit words in longest record.} \)
\( A = \text{Location containing the central memory address of the first word of block assigned by the system or released by the programmer.} \)
\( \text{NAME} = \text{Symbolic name uniquely identifying the disk logical file being referenced.} \)
\( \text{SYMBOL} = \text{Name of PP program defined by ASPER pseudo operation.} \)

#### Status Response Codes — Positioned as per address S.

- \( Rs = 0 \) Request completed with no trouble.
- \( Rs = 1 \) Request in process.

![Diagram of Rs](image-url)

- Core exceeded (BIT 48)
- Program not present at load time (BIT 50)
- Checksum error (BIT 54)
- Device not available (BIT 58)
- Request aborted (BIT 59)

Where: 1 implies the condition exists.
0 implies the condition does not exist.
### 6.2.7 LOAD SEGMENT

During initial loading, segmentation control cards are matched against subroutines present to assure overlay capability when called. Therefore, during the load process control is taken from the CP program and is returned when the load is successful. No status response is required since success is necessary for the CP program to regain control.

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD</td>
<td>SYMBOL</td>
<td>Load segment SYMBOL</td>
</tr>
<tr>
<td>LOAD</td>
<td><em>SMBOL</em></td>
<td>Load segment SYMBOL and transfer control to indicated routine.</td>
</tr>
</tbody>
</table>
### 6.2.8 WAIT CHECK

When a buffered operation is initiated, a Wait Check macro may be used to check status and exit if an operation abort occurred on the request. Also, the macro has provision for turning control over to the system if the request is not completed.

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>ADDRESS FIELD</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>WAIW</td>
<td>$S$,$\text{SYMBOL}$</td>
<td>Check status of $S$. Exit to $\text{SYMBOL}$ if abort. Wait for reply if not ready and $W$ is used.</td>
</tr>
</tbody>
</table>

$S$ = Location containing the central memory address for status response code from System PP I/O routine.

$\text{SYMBOL}$ = Transfer location if an abort is indicated by the status response code.
6.3 PROGRAMMER DEFINED MACROS

The macro instructions provided by the system may be expanded through a feature of ASCENT that permits the programmer to define new macros at assembly time.

Programmer macros must be defined prior to the executable code in the program or subroutine. As the programmer macro is encountered, it is stored in memory, which serves as a skeleton, ready to be called and inserted into the body of the program. A programmer macro is local to the program or subroutine in which it is defined.

A programmer macro may be defined by using the pseudo operation code MACRO in the operation code field. The macro must be assigned a unique name followed by a list of formal parameters.

\[
\begin{array}{ll}
\text{LOC} & \text{OP} \quad \text{FIELD} \\
\text{MACRO} & \text{SYMBOL, LIST} \\
\end{array}
\]

where: MACRO is the pseudo operation code,

SYMBOL is the name of the macro that is used to call the macro.

LIST is a sequence of formal parameters which specify the items that may be substituted each time the macro is called. Each parameter of the LIST may be a symbol, constant, or a register. The limit on the number of parameters in the LIST is undefined, but all parameters must appear on one card.

The programmer macro code follows the definition MACRO card. The programmer macro code does not differ from coding in other parts of the program, except it is restricted to ASCENT code. For example, the programmer macro code may not contain FORTRAN statements, ASPER programs, or may not call a programmer-defined macro.

The end of the programmer macro is denoted by the ENDM pseudo operation code appearing in the operation field.

Programmer-defined macros may be used in the body of the program or subroutine in which they are defined. Calls to the macros are made by entering the name of the macro in the operation code field, and as actual parameters (a list of operands and registers). The code of the macro is inserted in line with the actual parameters substituted for the formal parameters.

\[
\begin{array}{ll}
\text{LOC} & \text{OP} \quad \text{FIELD} \\
\text{LOCATE} & \text{SYMBOL, LIST} \\
\end{array}
\]

where: LOCATE a symbol in the location field of a call to a programmer macro is optional. If a location symbol appears, the first instruction of the macro is forced to the upper portion of a word with the symbol assigned the address of that instruction.

SYMBOL the name of the programmer-defined macro.

LIST a sequence of symbols, constants, and/or registers which serve as the actual parameters that are substituted in the skeleton code as defined by the formal parameters. The parameters in the LIST must be in the same order as the formal parameters for proper substitution.

Rules:

1. The definition of the programmer macro must precede the first executable instruction in the program or subroutine in which it is defined.
2. The name of the macro must not be identical to a machine mnemonic code, pseudo code, a system macro, or any other programmer-defined macro in the same routine. Programmer-defined macros are local only to the program or subroutine in which the definition appears. Therefore, the names of programmer-defined macros may appear in other subroutines.

3. The order of actual and formal parameters must be the same.

4. Neither FORTRAN statements nor ASPER subroutines may be used within the definition of a macro.

5. A programmer-defined macro may not call a programmer-defined macro.

6. Location symbols which appear within the body of the programmer-defined macro must appear as formal parameters in the definition, and each call must specify a unique location symbol as the actual parameter.

Therefore, programmer-defined macros define a sequence of code with formal parameters which serve as a skeleton of instructions; as each call is made to the macro, the code is inserted into the main body of the program, with the actual parameters substituted for the formal parameters. ASCENT assembles the macros in line with the program as if the macro code had been a part of the original code.

**EXAMPLE 1**
Suppose a programmer needs to transfer the contents of one core location to another several times within a program and the relative inefficiency of the coding sequence is not important.

<table>
<thead>
<tr>
<th>SA1</th>
<th>A</th>
<th>. load first value into X6</th>
</tr>
</thead>
<tbody>
<tr>
<td>BX6</td>
<td>X1</td>
<td>. move to storage register</td>
</tr>
<tr>
<td>SA6</td>
<td>B</td>
<td>. store in B the value in X6</td>
</tr>
</tbody>
</table>

Then he can define the macro, TRANS.

<table>
<thead>
<tr>
<th>MACRO</th>
<th>TRANS, A, B</th>
<th>. define MACRO, TRANS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA1</td>
<td>A</td>
<td>. load first value</td>
</tr>
<tr>
<td>BX6</td>
<td>X1</td>
<td>. move to storage register</td>
</tr>
<tr>
<td>SA6</td>
<td>B</td>
<td>. store to second word</td>
</tr>
<tr>
<td>ENDM</td>
<td></td>
<td>. end of MACRO definition</td>
</tr>
</tbody>
</table>

Each time he needs to make the transfer, he can write a macro call for TRANS.

```
TRANS X, Y  . transfer x to y
```

where: x and y are the appropriate addresses.

The coding of the macro would be moved in line with parameter substitutions as a replacement for the call. The in-line code would be:

<table>
<thead>
<tr>
<th>SA1</th>
<th>X</th>
<th>. load first value</th>
</tr>
</thead>
<tbody>
<tr>
<td>BX6</td>
<td>X1</td>
<td>. move to storage register</td>
</tr>
<tr>
<td>SA6</td>
<td>Y</td>
<td>. store to second word</td>
</tr>
</tbody>
</table>

**EXAMPLE 2**
Suppose the need is the same as Example 1 except register conflicts exist from time to time with X1 and X6. In this case the macro can be defined as:

<table>
<thead>
<tr>
<th>MACRO</th>
<th>TRANS, TAG, A, B, A1, X1, A6, X6</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA1</td>
<td>A</td>
</tr>
<tr>
<td>TAG</td>
<td>BX6 X1</td>
</tr>
<tr>
<td></td>
<td>SA6 B</td>
</tr>
<tr>
<td></td>
<td>ENDM</td>
</tr>
</tbody>
</table>

6-17
If at the time the transfer is needed, registers A2, X2, A7, and X7 are free, the call can be written as:

```
CALL TRANS LOC, X, Y, A2, X2, A7, X7
```

The resulting object code would be:

```
SA2   X
LOCA7  X2
```

6-18
7. MACRO INSTRUCTIONS

7.1 DESCRIPTION

Backspace

BSP N, S, K

Backspaces K number of records on logical tape unit N.

Clear Monitor Channels 1-6

CMC N, S

Deselects monitor channels 1-6 on line printer N. This macro must be used before selecting another channel.

Display on Left Scope and Hold Indefinitely

DHL N, S, BA, EA, RL, TAG, T

Displays a message on the left scope of the console and holds the display indefinitely or until an RDP request is received. When displayed the message is accompanied by the 18-bit identifier, TAG. BA and EA contain the locations for the beginning and ending addresses of the buffer area storing the message to be displayed. Each CM word contains 10 consecutive display-coded characters of the message ordered from left to right in the word. The display character size is determined by T. RL specifies the number of characters to be displayed on each line on the scope and is limited by the character size chosen. The logical console number, N, indicates which console is to be used. See Example 1.

Display on Right Scope and Hold Indefinitely

DHR N, S, BA, EA, RL, TAG, T

Displays a message on the right scope of the console and holds the display indefinitely or until an RDP request is received. See macro DHL for further explanation of parameters.

Release Disk Space Back to System

DRD N, S, NAME

Releases the file indentified by NAME on the logical disk unit N.

Release Memory

DRM NW, S, A

Releases from the block of central memory words which the PP has reserved the total number of words specified by NW beginning with the CM address given in A.

Release Tape Back to System

DRT N, S

Releases the logical tape unit specified by N for general system usage.

Display on Left Scope for System Time Limit

DSL N, S, BA, EA, RL, TAG, T

Displays a message on the left scope of the console for the length of time set by the system. See macro DHL for further explanation of parameters.

Double Space Printer

DSP N, S

Advances logical printer N two lines.

Display on Right Scope for System Time Limit

DSR N, S, BA, EA, RL, TAG, T

Displays a message on the right scope of the console for the length of time set by the system. See macro DHL for further explanation of parameters.

Select Format Channel 7

FC7 N, S

Selects format channel 7 on logical printer unit N. This format channel advances the paper to a selected line.
Select Format Channel 8
  FC8  N, S

Selects format channel 8 on logical printer unit N. This format channel ejects the page to the top of the form.

Forespace
  FSP  N, S, K

Spaces forward K number of records on logical tape unit N.

Select Monitor Channel 1
  MC1  N, S

Selects monitor channel 1 on logical printer unit N. The monitor channels contain pre-designed line-space formats.

Select Monitor Channel 2
  MC2  N, S

Select monitor channel 2 on logical printer unit N.

Select Monitor Channel 3
  MC3  N, S

Select monitor channel 3 on logical printer unit N.

Select Monitor Channel 4
  MC4  N, S

Select monitor channel 4 on logical printer unit N.

Select Monitor Channel 5
  MC5  N, S

Select monitor channel 5 on logical printer unit N.

Select Monitor Channel 6
  MC6  N, S

Select monitor channel 6 on logical printer unit N.

Punch Cards
  PCH  N, S, BA, EA, RL, C

Punches cards on logical unit N for the number of leftmost 5 columns (binary output, no conversion) or 10-character fields (coded mode) as given by RL. The conversion mode is specified by C. The card images are read from central memory beginning at the address contained in location BA and ending at the address contained in location EA. See Example 2.

Print Single Line or Multiple Lines
  PRN  N, S, BA, EA, RL, C

Prints on logical unit N the number of 10-character words per line as given by RL in the conversion mode specified by C. RL may specify up to 12 or 14* words per line. The print image is stored in central memory beginning at the address contained in location BA and ending at the address contained in location EA. See Example 2.

Read Card
  RDC  N, S, BA, EA, RL, C

Reads cards on logical unit N for the number of leftmost 5 columns (binary input, no conversion) or 10-character fields (coded mode) as given by RL. The conversion mode is specified by C. The cards are read into central memory beginning at the address contained in location BA and ending at the address contained in location EA. See Example 2.

*For the 130 character/line 1612 printer and the 136 character/line 301 printer, respectively.
Read Record and Hold Data on Disk

RDH  N, S, BA, EA, NAME, P

Reads into the buffer area in central memory the logical record specified by P of the file identified by NAME onto logical disk N. The words are read, without code translation, into the buffer area beginning at the address contained in location BA and ending at the address contained in location EA. The data are held on disk for subsequent re-use.

Remove Display

RDP  N, S, TAG

Erases from the scope at console N the display identified by TAG.

Read Record and Release Data on Disk

RDR  N, S, BA, EA, NAME, P

Reads into the buffer area in central memory the logical record specified by P of the file identified by NAME onto logical disk N. The words are read, without code translation, into the buffer area beginning at the address contained in location BA and ending at the address contained in location EA. Once the data are in memory, the disk space is released for use by other programs.

Read Tape Forward, Binary Mode

RFB  N, S, BA, EA, RL, C

Reads, in binary parity, the number of 60-bit words per tape record, RL, from logical tape unit N. Each 6-bit character is converted as specified by the conversion mode C. BA and EA contain the location for the beginning and ending addresses of the buffer area into which the words are read. See Example 2.

Read Tape Forward, Coded Mode

RFC  N, S, BA, EA, RL, C

Reads, in BCD parity, the number of 60-bit words per tape record, RL, from logical tape unit N. Each 6-bit character is converted as specified by the conversion mode C. BA and EA contain the location for the beginning and ending addresses of the buffer area into which the words are read. See Example 2.

Request Disk Space

RQD  N, S, L, NAME, R

Reserves on logical disk unit N the file identified by NAME which has L number of 60-bit words in its longest record. R specifies the maximum number of logical records into which the file may be segmented. The parameters N, L, and R must be numbers, where N ≤ 16₁₀, \( L \leq 2^{11} \), and \( R \leq 4000_{₁₀} \). NAME must be unique within the routine.

Request Memory Space

RQM  NW, S, A

Reserves in central memory the total number or words specified by NW. The system sets A to the location containing the address of the first word of the assigned block in central memory.

Request Tape Assignment from System

RQT  N, S

Requests logical tape unit N for the exclusive use of a program.

Read Console Typewriter

RTY  N, S, BA, EA, RL, TAG

Reads and identifies a message with the identification number, TAG, typed on the typewriter at logical console unit N. Transmits RL number of characters to a buffer area in central memory beginning at the address contained in location BA and ending at the address contained in location EA.
Rewind Tape to Load Point

RWL    N, S

Rewinds logical tape unit N to the physical load point on the tape.

Rewind Tape for Unload

RWU    N, S

Rewinds logical tape unit N so that the tape may be dismounted.

Search File Mark Backward

SFB    N, S

Searches the tape on logical unit N one record at a time back towards the load point until a file mark is passed over. When the mark is found, the tape is positioned on the load-point side of the file mark. If none is found, the macro is equivalent to RWL.

Search File Mark Forward

SFF    N, S

Searches the tape on logical unit N one record at a time from the current position forward until a file mark is passed over. When the mark is found, the tape is positioned on the side of the file mark away from the load point. If no mark is found, the end of tape marker stops the search.

Suppress Space After Next Print

SPA    N, S

Suppresses on logical printer N the automatic advance after the next line printed with a FRN macro.

Single-Space Printer

SSP    N, S

Advances logical printer N one line.

Transfer PP Program and Begin Execution

TPP    N, S, SYMBOL

Produces a calling sequence to the PP loader which, during execution, transfers PP program SYMBOL from central memory to logical peripheral processor N and begins execution with the first ASPER instruction. This macro is used to load an ASPER program into a PP from CM at execute time. The load begins at the first binary card and continues until the loader encounters another ASPER header card, a SUBP header card, or a terminate card. Execution begins at the first ASPER instruction defined under an ORGR pseudo code.

The TPP call from a CM program can load any PP in the system. However, the TPP call by a PP program can load any other PP in the system but cannot load itself.

Wait Check

WAI    S, SYMBOL

Checks the status response word of other macros during a buffered operation. If the operation has been aborted, the WAI macro exits to the address specified by SYMBOL. If not, the next instruction, in line, is executed.

Write File Mark

WFM    N, S

Writes an end of file mark on the tape on logical unit N.

Write Tape, Binary Mode

WRB    N, S, BA, EA, RL, C

Writes, in binary parity, the data between BA and EA in records of RL 60-bit words each onto logical tape unit N. Each 6-bit character transferred is converted as requested by the conversion mode C. The words are written from a buffer area in central memory beginning at the address contained in location BA and ending at
the address contained in location EA. If the conversion mode is 0, a straight binary output is expected. If one of the other conversion modes is used, Example 2 applies.

Write Tape, Coded Mode

WRC N, S, BA, EA, RL, C

Writes, in BCD parity, the data between BA and EA in records of RL 60-bit words each onto logical tape unit N. Each 6-bit character transferred is converted as requested by the conversion mode C. The words are written from a buffer area in central memory beginning at the address contained in location BA and ending at the address contained in location EA. See Example 2.

Write Record on Disk

WRD N, S, BA, EA, NAME, P

Writes from the buffer area in central memory the logical record specified by P of the file identified by NAME onto logical disk N. The words are written, without code translation, from the buffer area beginning at the address contained in location BA and ending at the address contained in EA.

Load Segment

LOAD SYMBOL

Loads the subroutine SYMBOL into PP memory. SYMBOL is a subroutine defined by the pseudo opcode SUBP. When asterisks enclose SYMBOL, then control is transferred to the indicated routine.
7.2 EXAMPLES

EXAMPLE 1

DISPLAY AND TYPEWRITER INPUT/OUTPUT

Suppose a program needs to display a request for control information which requires a reply from the operator. The message might be:

REQUEST SWITCH SETTING 1-5

Either the DHL or DHR macro may be used. Both require that (1) the message data be organized and ready for display before the macro itself is executed, and (2) a set of parameters define the message organization to the operating system.

(1) Data Organization:

Status  — a word may be reserved for the status response from the system by use of the BSS pseudo code.

\[ S \quad \text{BSS} \quad 1 \]

Data  — the message data may be entered into the ASCENT program by use of the DPC pseudo code.

\[ \text{DATA} \quad \text{DPC} \quad \quad \text{"REQUEST SWITCH SETTING 1-5"} \]

The output data block may be reserved by

\[ \text{DIS} \quad \text{BSS} \quad 3 \]

The one-word message input area may be reserved by

\[ \text{DISIN} \quad \text{BSS} \quad 1 \]

Record Length  — The length of the record to be displayed is 26 characters.

(2) Parameters:

Unit Number  — The logical unit number is used only to indicate, relatively, a different console between different macros in the same program. For instance, logical unit number 2 may be any console that is available except one which has been previously referenced as logical unit number 1, 3, 4, etc.

Status  — The central memory address, S, may be designated by use of a literal (S).

BA  — The beginning address of the message in central memory, DIS, may be designated, as was S, with a literal (DIS).

EA  — The ending address in central memory, DIS+3 may be similarly written (DIS+3).

RL  — The record length may be given explicitly as 26 or as a symbolic CM address, Z, which contains 26.

\[ Z \quad \text{CON} \quad 26 \]

TAG  — A program may put up more than one request which requires a reply from the operator. Therefore an identifier "TAG" is provided. This tag is then appended to the program account number by the system to provide total uniqueness to all requests from the same and/or different programs. Let us suppose the account number is 3512, and TAG is 1.

SIZE  — The message character size may be chosen as 64, 32, or 16 characters per line. Let us suppose 32 characters per line is chosen.
The macro is then written:

\[
\text{DHL } 1, (S), (\text{DIS}), (\text{DIS}+3), 26, 1, 1
\]

In this example, logical console number 1 is used. The literal notation is used for the address specification of the status response word and data locations and the RL is given numerically.

The result of executing the macro would be a display positioned somewhere on the left scope of logical console number 1 as follows:

1 3512
REQUEST SWITCH SETTING 1-5

EA need be only one larger than BA since reply is less than 10 characters
RL is 1 since the response is a single digit
TAG is the identifier that the operator must respond to in order to associate his typing with the request being made, namely 1 3512.

The macro issued would be:

\[
\text{RTY } 1, (S), (\text{DISIN}), (\text{DISIN}+1), 1, 1
\]

When the system indicates a ready with the following display:

KEY INPUT 1 3512

Implication from the message is that the program expects the operator to type a reply. Acceptance of the reply requires another macro, RTY. The parameters for this are N, S, BA, EA, RL, TAG.

N might be 1 to specify the typewriter on logical console 1
S is a CM word and in this case may be the same one as before
BA is the beginning address of the input message area, DISIN

the operator must type a number, say 3, which is the switch setting:

3 carriage return
to satisfy both the RTY and DHL macros. The system places this response, 3, at the bottom of the scope.
EXAMPLE 2

PUNCH READER PRINTER AND TAPE INPUT/OUTPUT

Prior to execution of coded data output macros, it is necessary that the data to be output exist in central memory in BCD or display coded form. The coded data are assumed, by the macro, to be packed 10 characters/word from left to right for all words between the addresses contained in locations BA and EA.

Execution of the macro produces r cards, print lines or tape records of $10^r$(RL) characters each, where r is the number of records required to output all the data between BA and EA. In the process of transfer, each character is translated from the internal code to the output code according to the code conversion mode C.

Suppose data to be punched are:

$$1.0_{\text{AAA}}3.925_{\text{AAA}}1.3124$$

$$2.0_{\text{AAA}}4.177_{\text{AAA}}3.2127$$

then the internal storage in display code would be:

<table>
<thead>
<tr>
<th>BA</th>
<th>34573300000000365744</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3540000003457363435</td>
</tr>
<tr>
<td></td>
<td>370000000000000000</td>
</tr>
<tr>
<td></td>
<td>3557330000000375734</td>
</tr>
<tr>
<td></td>
<td>42420000003657353435</td>
</tr>
<tr>
<td></td>
<td>420000000000000000</td>
</tr>
</tbody>
</table>

The data are to be punched and therefore must be converted to Hollerith which calls for a conversion mode of 1 for display to Hollerith.

The Punch macro is:

$${\text{PCH}} \ 1, \ (S), \ (BA), \ (BA+6), \ 3, \ 1$$

Execution of the macro would produce the two cards of output left justified from Column 1 as given in (1) above.

For input the same conventions hold except in this case the data are external and will be placed into memory as given above. If the data example above were left justified on two consecutive cards, and the read card macro

$$\text{RDC} \ 1, \ (S), \ (BA), \ (BA+6), \ 3, \ 1$$

were executed, the data would come into central memory as shown in (2) above beginning at BA.

Compatibility exists between formats for tape I/O and cards and between card and tape output and printer output. The conversion mode differs due to the introduction of Hollerith code for cards. To print the data in (3) above, the macro used would be:

$$\text{PRN} \ 1, \ (S), \ (BA), \ (BA+6), \ 3, \ 2$$

and write tape would be

$$\text{WRC} \ 1, \ (S), \ (BA), \ (BA+6), \ 3, \ 2$$

To read the data from the output tape a

$$\text{RFC} \ 1, \ (S), \ (BA), \ (BA+6), \ 3, \ 1$$

produces the same internal form as given in (2) above.

For binary data transfers, the conversion mode C = 0 is used. This mode produces a bit-by-bit transfer without conversion to the output device from memory or from the device to memory. In the case of card input and output, one column on the card corresponds to one of 5 12-bit bytes of each CM word. That is, the leftmost 5 columns are inserted from left to right into the first CM word specified, the next five into the next CM word, etc. RL is the number of consecutive 5 column fields to be considered on each card. Examples of binary and coded inputs and their conversion to card image in central memory are given in Figures 3 and 4, respectively.
Figure 3. BINARY CARD INPUT
Figure 4. CODED CARD INPUT
8. DIAGNOSTICS AND ASSEMBLER OUTPUT

8.1 ASCENT ERROR PRINTOUTS

A  Literal Table Full. The literal is not assigned a location.
B  Symbol Table Full. The symbol is not assigned a location.
D  Duplicate Symbol. The symbol in the location field has been previously defined. A list of all duplicate symbols is printed at the end of the side-by-side listing.
E  Instruction Error. There are more than six instructions on the card.
F  Format Error. An error is detected in the format of an instruction.
I  Integer Error. An error is detected in a decimal or octal number.
K  K-Field Error (address field). The address portion of the instruction does not meet program specifications or is out of range.
L  Literal Error. An error is detected in the evaluation or conversion of the literal.
M  Multiple Defined Reference. A reference is made to a symbol that appears more than once in the location field.
O  Operation Code Error. The operation code cannot be evaluated. ASCENT assumes an operation code of zero and processes the instruction accordingly.
P  Parameter List Error. The parameter list does not satisfy ASCENT specifications. The list may contain too few or too many parameters.
R  Register Error. An error is detected in the format of a register name or its improper usage.
S  Sign Error. A sign is incorrect or out of order.
T  Tag Error. A symbol in the location or address field does not meet ASCENT specifications.
U  Undefined Symbol. A reference is made to a symbol that does not appear in the location field. ASCENT assigns a location at the end of the object program to each unique undefined symbol. In certain pseudo codes (EQU, BSS, BSSZ), a symbol used in the address field must be defined prior to the pseudo code. A list of undefined symbols appears at the end of the side-by-side listing.
8.2 SAMPLE PROGRAM PRINTOUT

020000 6110000001 START
       6170001000
020001 5157020043 START1
       0100020017
020002 0307020004
       67771
020003 0570020001
020004 5110020037 START2
       5120020040
020005 41712
       5140020041
020006 5150021043
       41645
020007 5130021044
       45073
       30706
020010 25707
       5170020042
020011 010000001300000000
020016 000000000
020017 0200020017 SUB
020020 6110000001614077774
020021 43760205145130021050
020022 514002104763330
020023 043002001753340
020024 11673 SUB1 54434
       55331
       37665
020025 0306020031
       11673
       20424

SB1  1
SB7  100B
SA5  B7+S
RJ  SUB
ZR  X7 START2
SB7  B7-B1
NZ  B7 START1
.COMPUTE  F=(A*B)/E+C*D
SA1  A
SA2  B
RX7  X1*X2
SA4  C
SA5  D
RX6  X4*X5
SA3  E
RX0  X7/X3
FX7  X0+X6
ZX7  X7
SA7  F
PRN  1,(STATUS),(MES),(MES+2),2,2
PS  *
JP  
SB1  1  $ SB4  -3
MX7  48  $ LX5  12  $ SA3 NS
SA4  ATS  $ SB3  X3
ZR  B3 SUB  $ SA3  X4
BX6  X7*X3
SA4  A3+B4
SA3  A3-B1
IX6  X6-X5
ZR  X6 SUB2
BX6  X7*X3
LX4  20

.1 TO B1
.INDEX TO B7
 CONTENTS SYMBOL+B7 TO X5
.RETURN JUMP TO SUB
.TEST X7=0
.DECREMENT INDEX
.TEST B7

.LOAD A TO X1
.LOAD B TO X2
.MULTIPLY X1*X2
.LOAD C TO X4
.LOAD D TO X5
.MULTIPLY X4*X5
.LOAD E TO X3
.DIVIDE (A*B) BY E
.ADD (A*B)/E TO C*D
.ROUND AND NORMALIZE RESULT
.STORE RESULT IN F
.PRINT MESSAGE

.STOP
.FORCE N1 UPPER
.EXAMPLE OF MORE THAN
.ONE INST.PER CARD

.BOOLEAN X3*X7

 CONTENTS A3-B1 TO X3
.X6-X5 TO X6
.TEST X6 FOR 0
.BOOLEAN X7*X3
.X4 LEFT 20
020026 55331        SA3  A3—B1
             37665     IX6  X6—X5
0306020034   ZR  X6 SUB4
020027 0631020024   GE  B3 B1 SUB1
             76710     SX7  B1
             20560     LX5  48
020030 0400020017   EQ  SUB
020031 54331717000777721450 SUB2
020032 116732056043700 DA3  A3+B1$ SX7  7777B$ AX4 40
020033 0400020017
020034 543314040020031 SUB4
020035 00241011230011230001 MESSAGE DPC  * THIS IS AN EXAMPLE *
020037 172050000000000000000 A  CON  1.25
020038 172060000000000000000 B  CON  1.5
020040 172040000000000000000 C  CON  172040000000000000000B
020041 000000000000000000001 F  BSSZ  1
020042 000000000000000000000 TAG  EQU  SUB2
020043 00000000000000000001000 SYMBOL BSS  1000B
021043 172440000000000000000 D  CON  1.6E+1
021044 171740000000000000000 E  CON  .5
021045 77777777777777777773 LOC  CON  A—D
021046 000000000000000000001 STATUS BSSZ  1
021047 000000000000000000001 ATS  BSSZ  1
021050 00000000000000002000 NS  CON  2000B
END

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC

020000 N START 020031 N TAG 021045 N LOC
8.3 SUMMARY PAGE DIAGNOSTICS

At the end of each ASCENT assembly a summary page is printed that includes the number of errors detected, number of symbols assigned, length of ASCENT program, length of ASPER program, amount of central memory storage defined by the ASPER program, and a list of symbols that are undefined, duplicated or not referenced. An example follows:

```
ERRORS       00005
SYMBOLS      00234
ASCENT       02011
ASPER-PP     03121
ASPER-CM     01000
000100 N ABCDE  000205 N TAGA  000500 D AB  002006 U ST
002007 U TA    002010 U SYMB
```

**Explanation**

ERRORS - Total number of lines with at least one error.
SYMBOLS - The number of symbols assigned a location.
ASCENT - Address of the next central memory location that is available after the central memory program.
ASPER-PP - Address of the next peripheral processor memory location that is available.
ASPER-CM - Number of central memory locations defined by the ASPER program.

aaaaaa NUD TAG
a = location assigned to TAG
N = TAG is not referenced by the program. (NULL)
U = TAG is undefined.
D = TAG is a duplicate symbol.
All numbers are octal.

8-4
9. SUBROUTINES

9.1 SYSTEM LIBRARY SUBROUTINES
A set of subroutines are provided in the system library for general use by both ASCENT and FORTRAN-66. In many cases, the library routines are referenced as Function Subroutines by FORTRAN-66 and as subroutines in ASCENT coding. Therefore, a compatible format is used in the definition of the routines, the FORTRAN code generators, and the ASCENT calling sequences.

The general form is:

CALL NAME (LIST)

where: CALL is a FORTRAN statement.

NAME is the name of the routine.

LIST contains a sequence of operands* which define actual parameters.

Table 5 of the Appendix gives a list of library subroutines and their respective calling sequences.

9.2 PROGRAMMER DEFINED SUBROUTINES
In addition to the library functions, a programmer may define new subroutines in the process of writing a program. These also provide separate assembly and/or debugging operations from the main program and other subroutines since over-all program linkages are made at load time, rather than at compile time. Symbols within a subroutine are local to that subroutine.

A compatible definition and calling format are used. To define a subroutine, a header card is needed:

SUBROUTINE SYMBOL (LIST)

where: SUBROUTINE is the pseudo operation code.

SYMBOL is the identification name for the subroutine.

LIST is a sequence of symbols, called Formal Parameters, separated by commas, which represent input and output variables to the subroutine.

References to the subroutine are made with the statement:

CALL SYMBOL (LIST)

where: SYMBOL is the same combination of letters used in the subroutine identification name.

LIST contains the names and values* of the input or output parameters for the subroutine in the same order as given in the subroutine definition list.

In addition to the parameter list, other communications are provided between the subroutine and the calling programs. These include alternate entry points, common data blocks, and variable subroutine and function names for calls made within the subroutine. For a full discussion of these features, see the following items in the FORTRAN-66 manual:

ENTRY
COMMON
EXTERNAL

The generation of code as a result of the CALL statement produces a fixed sequence as follows:

<table>
<thead>
<tr>
<th></th>
<th>SUB</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>RJ</td>
<td></td>
<td>K* 2^n + L</td>
</tr>
<tr>
<td>JP</td>
<td>[ENTRY]</td>
<td>0 A(P1)</td>
</tr>
<tr>
<td>JP</td>
<td>[ERROR]</td>
<td>0 A(P2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 A(P3)</td>
</tr>
<tr>
<td></td>
<td>[ENTRY]</td>
<td>0 A(P)n</td>
</tr>
</tbody>
</table>

where:

SUB is the address of the first word of the subroutine.

* Operands may be generalized to arithmetic statement forms due to FORTRAN-ASCENT language mix properties. See CALL statements in FORTRAN-66 manual.

* Values may be generalized to arithmetic statement forms due to FORTRAN-ASCENT language mix properties. Also, continuation cards may be used. See CALL statements in the FORTRAN-66 manual.

9-1
K is the number of parameters given in the list.

L is an 18-bit linkage value (used by the loader).

[ENTRY] is next line of normal coding after the generated code.

[ERROR] is an error exit address.

A(Pi) is the address of parameter Pi; i = 1, 2, ..., K.

Execution of the instruction

RJ SUB

sends the address of the reentry point to the first location in SUB. This reentry point is also the address of the first parameter.

In assembly language, this information may be used any way the programmer chooses. If a formal parameter list is used which matches the list of actual parameters in the CALL statement, as in FORTRAN, he may reference them in his code. However, it must be realized that each formal parameter symbol is assigned a value by the assembler which corresponds to its position in the list. Therefore, references to it yield an additive which can be applied to the address stored in the first word of the subroutine and used to locate the desired parameter address.

Examples:

SUBROUTINE A(P1, P2, P3)
P1 is assigned value 0.
P2 is assigned value 1.
P3 is assigned value 2.

The first word of SUBROUTINE A contains, in the address portion of the left 30-bit instruction, the address of the parameter list. As an example, then, the address of the third actual parameter is

(First word) * 2^30 + P3

The FORTRAN convention is as follows:

One of the B registers, say Bk, is set permanently to the address from relative zero. Then parameter values of simple variables are loaded using:

SAi = Bk + Pi . address of Pi to Xi

- - - . other coding to buffer

- - - . memory access

SAi = Xi . value of Pi to Xi

If an index is applied to the parameter, the second instruction is biased by the B register containing the index, Bj, for example.

SAi = Xi + Bj . value of (Pi)j to Xi
10. PROGRAM SEGMENTATION

In general, the complex for a central processor program is assumed to be made up of control programs, subroutines, and common data blocks. The initiating control program, any common subroutines and data blocks comprise a permanent segment in core. Any subsequent control programs, subroutines and their data blocks are arranged dynamically in core in segments according to requests encountered during execution, and as defined by segmentation control cards.

The compiling process handles all programs and subroutines individually. The routines are compiled separately and, in binary form, are put together with segmentation specifications at execute time. Linkage between segments and between routines is handled at load time. Although a routine may appear in any number of segments, only one copy need be compiled and placed with the job.

Definition of Terms

Basic Segment — a fixed arrangement of a control program, subroutines, and common data blocks.

Normal Segment — an arrangement of a control program, subroutines, and common data read into central memory dynamically as required. It is defined by a segment control card and loaded by means of the LOAD statement. Normal segments may be overlayed.

Control Program — defined with a PROGRAM card and is the only executable program within a basic segment or a normal segment.

Subroutine — a routine defined by a SUBROUTINE card and executed by means of a CALL statement.

LOAD — is a macro defined as the overlay segment request.

The contents of a segment are provided by segmentation control cards at load time and are specified as a combination of control programs, subroutines, and other segments. The overlay operation when executed does not disturb the contents of the basic segment. However, it does destroy all other requested segments operated prior to the loading of the overlay. Overlay requests may occur without restriction in any segment and are coded in line where the decision is reached that an overlay is required.

Two independent segmentation concepts are provided under a single programming mechanism. The first method allows a basic segment, which resides permanently in core, to initiate loading, and to control routing to the various subroutines in the job. Under this concept, control flows back and forth between the basic segment and any routine in the other segments, but always returns to the basic segment prior to the initiation of an overlay. When an overlay is initiated, control continues to the next instruction in line (no control transfer occurs).

The second method provides a program chaining operation. Under this method each successive overlay has its own control program and provides control routing through the various routines in that overlay. Each new overlay destroys the preceding one. Since loading is initiated by the overlay, it is necessary that a control transfer be made in conjunction with the load request.

An overlay request may occur in any segment. However, a transfer address must be provided if the request is made from other than the basic segment. The transfer address, if required, is taken to be that of the control program which has a trace of asterisks all the way through to the LOAD statement. An example of a segmented program and the tracing of control through the segments with asterisks follows:

EXAMPLE: (Control in Normal Segments)

Assume the basic segment is loaded consisting of non-executable statements defining common data and storage areas and a load request:

    LOAD * SEG1 *

SEG1 is defined as:

    SEG1 = *PROGRAM A*, SUBROUTINE A1, SUBROUTINE A2

After the load is accomplished, control is shifted to Program A as a result of asterisks around SEG1 and Program A in the definition of SEG1.
Assume a load request is given in SEG1:

\[ \text{LOAD} \quad *\text{SEG2}* \]

\[ \text{SEG2} = *\text{PROGRAM B*}, \text{SUBROUTINE B1, SUBROUTINE B2} \]

The load is then performed and control turned over to Program B.

Suppose an overlay request exists within SEG2 which includes both segments SEG1 and SEG2, plus Program C. In addition, suppose control is to be shifted back to Program A after SEG3 has been loaded. The specification of the third segment may take one of several forms:

1. \[ \text{SEG3} = *\text{PROGRAM A*, SUBROUTINE A1, SUBROUTINE A2, PROGRAM B, SUBROUTINE B1, SUBROUTINE B2, PROGRAM C} \]

2. \[ \text{SEG3} = /*\text{SEG1*}, \text{PROGRAM B, SUBROUTINE B1, SUBROUTINE B2, PROGRAM C} \]

3. \[ \text{SEG3} = /*\text{SEG1*}, /*\text{SEG2*}, PROGRAM C} \]

where slashes indicate the enclosed is a segment name.

Upon a LOAD \*SEC3\* statement, each of these three forms will produce the same core arrangement and transfer control to Program A since it is the only routine in this segment specification which has an asterisk trace through the segment definitions to the LOAD statement. Program A is asterisked (definition 1 above contains asterisks around Program A, definitions 2 and 3 above have asterisks around SEG1, which contains Program A enclosed with asterisks), SEG3 is asterisked in the LOAD statement.

However, if control is desired for Program C, SEG3 may then be defined as:

\[ \text{SEG3} = /*\text{SEG1*}, /*\text{SEG2*}, */\text{PROGRAM C} \]

or either of the other two forms may be used with Program C enclosed with the asterisks.

A transfer address is not necessary when the basic segment maintains control throughout the execution of the object program. In this instance, segments consist of subroutines which are executed by means of a CALL statement. An example of a segmented program with control residing in the basic segment follows:

**EXAMPLE:** (Control in Basic Segment)

Assume the basic segment is loaded and executing. At some point within the basic segment, a load request is coded:

\[ \text{LOAD} \quad \text{SEC4} \]

SEC4 is defined as:

\[ \text{SEC4} = \text{SUBROUTINE A, SUBROUTINE A1, SUBROUTINE A2} \]

After the load is accomplished, all programming conventions relative to subroutine calls and communications may be followed. However, when the tasks of the routines in the normal segment are completed, control always reverts to the calling program in the basic segment which may then request the loading of another segment.

With reference to these examples, general characteristics of segment specifications are stated as follows:

1. Segments may be defined as a combination of routines and other segments. There is no limit on the depth used in the specification. Segment hierarchies may be conveniently defined as specifying large and highly overlapping segments.

2. There is no requirement that a one-to-one correspondence exist between segment definitions and segments referenced in LOAD statements. Extra segments may be defined which contain common groupings of routines and these segments may then be used to define the larger segments. Each segment referenced by a LOAD statement must be defined by a segmentation card; if not, the entire job is aborted.

3. With the chaining method, control is passed to a program in the loaded segment by an unbroken chain of asterisks from the LOAD statement through the segment specifications to the program name. This provides the necessary control routine capability.
4. There is no requirement that program or subroutine names appear uniquely in the combination of segments that define a segment. The union of the segments designates the routines to be loaded. This assures that there is no loss in core utilization due to name redundancies:

5. Segment identifiers used in the definition of other segments are surrounded by slash marks (/) to distinguish them from program and subroutine names. If a segment name is enclosed in asterisks, the asterisks are placed inside the slash marks.

The following restrictions are made:

1. If the LOAD statement specifies a transfer of control, one and only one program in the loaded segment must be designated as recipient of the control by meeting characteristic number 3.

2. No mixing of the two methods is permissible although a one-time switch may be made from the basic segment concept to the chaining concept. Once the chaining process is used, there is no way to return control to the PROGRAM in the basic segment.

A core map taken at the completion of the loading of the basic segment would show the control programs, the programmer subroutines in the basic segment, one copy of common data blocks, and one copy of library subroutines and functions referenced by these basic segment routines. The block of memory required for this segment is permanently reserved. The next location after this block is the initial address for all normal segments called by a LOAD statement.

If there are additional segments specified to accompany the basic segment in the initial load or when an overlay request occurs, these segments are brought in from the disk and relocated at the initial overlay address. Addresses for common blocks referenced in the segments are determined from their location within the basic segment, or they are assigned and inserted where appropriate. Also one copy of any library subroutine, not previously required or loaded, is added to the program and linkages for all routines are then made.

When a transfer is indicated by the segment specification (asterisks around NAME), a similar name form is sought from the segment name list and control is routed to its single entry point.
Figure 5. 6600 PROGRAMMING SYSTEM
11. PROGRAM ORGANIZATION

In the most general case, a program may have a combination of ASCENT or FORTRAN main programs, FORTRAN subroutines, assembly language subroutines, and peripheral processor programs. The program may be logically broken into any number of segments or overlays to be called during execution.

Any one of the central processor programs or subroutines, whether ASCENT or FORTRAN, may contain both languages mixed on a line-for-line basis. Also, any one of the central processor programs or subroutines, without regard to the segment in which it lies, may have its own set of peripheral processor programs. The individual peripheral processor programs may have overlays that are called during their own execution. They may also contain calls for the loading of other peripheral processor programs. A program with these operations is illustrated in skeleton form in Table 6. Several items which are not illustrated but can exist are:

1. Each of the CP programs or subroutines may contain COMMON block definitions and references.

2. Each PP program may define its own private data blocks in central memory.

3. Any of the routines may contain calls for system library subroutines and functions.

4. Any of the routines, CP or PP, may contain macro calls for system I/O operations.

5. Any one or all of the PP routines may contain requests to the system for I/O channels and its own I/O operations.

The general composite program in Table 6 shows those cases where unusual situations exist such as real time applications, very large problems, or problems which lend themselves to joint effort by more than one processor. Other programs, more conventional in nature, are handled in a normal manner by appropriate parts of the programming system. Setup procedures are standardized so that it is not necessary to put special control information in a program to indicate its nature. Rather, the various operations inherent in the unusual program are used to determine control requirements.

11.1 PROGRAM SETUP

11.1.1 HOMOGENEOUS PROGRAMS

The setup of a conventional program requires only the problem related instructions as defined for the language used — FORTRAN programs contain only compatible FORTRAN statements, etc. Precise specifications and examples of single language programs appear in the ASCENT, ASPER, and FORTRAN-66 manuals. Figure 5 illustrates the relationship of these programs.

11.1.2 MIXED FORTRAN-66/ASCENT LANGUAGE PROGRAMS

At any given moment during compilation, the programming system is in one of three modes, two of which are of interest here — FORTRAN mode and ASCENT mode. Initial mode is established by the header card used:

```
PROGRAM NAME
SUBROUTINE NAME
   (LIST)
   → FORTRAN mode

ASCENT NAME
   → ASCENT mode
```

Once a mode is established, processing proceeds as in a homogeneous program until the mode is switched by the contents of one of the statement cards as follows:

```
F in column 1
Numeric statement tag
   in columns 2-5
   → FORTRAN Mode

A in column 1
Non-numeric statement
tag beginning in
   columns 2-5
   → ASCENT Mode
```

It should be noted that only the first statement of a sequence of like code need contain the mode information, although redundant mode information on the cards does not affect the compilation.

The internal procedure, upon the occurrence of an END card, depends on the type of header card used. If a PROGRAM card is used, a stop instruction is generated; if a SUBROUTINE card is used, an exit return is generated; and if an ASCENT card is used, no generation takes place.
11.1.3 MIXED CENTRAL PROCESSOR AND ASPER PROGRAMS

In addition to the mix capability provided for central processor languages, it is also permissible to insert peripheral processor programs into central processor programs. This gives the programmer the capability of writing routines that share the processing load. Any number of ASPER routines may be defined as part of one central processor routine. The only limit exists relative to the number of routines which can be expected for simultaneous execution in peripheral processors. It should be noted that the assignments of ASPER routines are dynamically arranged during execution, and are assigned to a peripheral processor only when requested and remain there only as long as required. This means that, during the process of a run, a single peripheral processor might execute, by request, several different programs or the same one several times.

 ASPER routines are inserted into the central processor program decks immediately prior to the END card and are, within themselves, homogeneous ASPER language routines. They are headed with an:

       ASPER NAME

 card. Each is followed by either the END card for the central processor routine or another ASPER routine similarly headed by the ASPER header card. A central processor program deck, with one ASPER routine inserted, would be made up as follows:

       PROGRAM NAME 1
       -
       .
       . Central processor coding
       .
       -
       ASPER NAME 2
       -
       .
       . Peripheral processor coding
       .
       -
       END } Normal END card for CP program

Similarly, a central processor program deck, with two ASPER routines inserted would be made up as follows:

       PROGRAM NAME 1
       -
       .
       . Central processor coding
       .
       -
       ASPER NAME 2
       -
       .
       . Peripheral processor coding
       .
       -
       ASPER NAME 3
       -
       .
       . Peripheral processor coding
       .
       -
       END } Normal END card for CP program
APPENDIX
<table>
<thead>
<tr>
<th>Octal Opcode</th>
<th>Mnemonic</th>
<th>Address</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>PS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>RJ</td>
<td>K</td>
<td>. Return jump to K</td>
</tr>
<tr>
<td>02</td>
<td>JP</td>
<td>Bi + K</td>
<td>. Jump to Bi + K</td>
</tr>
<tr>
<td>030</td>
<td>ZR</td>
<td>Xj K</td>
<td>. Jump to K if Xj = 0</td>
</tr>
<tr>
<td>031</td>
<td>NZ</td>
<td>Xj K</td>
<td>. Jump to K if Xj ≠ 0</td>
</tr>
<tr>
<td>032</td>
<td>PL</td>
<td>Xj K</td>
<td>. Jump to K if Xj = plus (positive)</td>
</tr>
<tr>
<td>033</td>
<td>NG</td>
<td>Xj K</td>
<td>. Jump to K if Xj = negative</td>
</tr>
<tr>
<td>034</td>
<td>IR</td>
<td>Xj K</td>
<td>. Jump to K if Xj is in range</td>
</tr>
<tr>
<td>035</td>
<td>OR</td>
<td>Xj K</td>
<td>. Jump to K if Xj is out of range</td>
</tr>
<tr>
<td>036</td>
<td>DF</td>
<td>Xj K</td>
<td>. Jump to K if Xj is definite</td>
</tr>
<tr>
<td>037</td>
<td>ID</td>
<td>Xj K</td>
<td>. Jump to K if Xj is indefinite</td>
</tr>
<tr>
<td>04</td>
<td>EQ</td>
<td>Bi Bj K</td>
<td>. Jump to K if Bi = Bj</td>
</tr>
<tr>
<td>04</td>
<td>ZR</td>
<td>Bi K</td>
<td>. Jump to K if Bi = B0</td>
</tr>
<tr>
<td>05</td>
<td>NE</td>
<td>Bi Bj K</td>
<td>. Jump to K if Bi ≠ Bj</td>
</tr>
<tr>
<td>05</td>
<td>NZ</td>
<td>Bi K</td>
<td>. Jump to K if Bi ≠ B0</td>
</tr>
<tr>
<td>06</td>
<td>GE</td>
<td>Bi Bj K</td>
<td>. Jump to K if Bi ≥ Bj</td>
</tr>
<tr>
<td>06</td>
<td>PL</td>
<td>Bi K</td>
<td>. Jump to K if Bi ≥ B0</td>
</tr>
<tr>
<td>07</td>
<td>LT</td>
<td>Bi Bj K</td>
<td>. Jump to K if Bi &lt; Bj</td>
</tr>
<tr>
<td>07</td>
<td>NG</td>
<td>Bi K</td>
<td>. Jump to K if Bi &lt; B0</td>
</tr>
<tr>
<td>10</td>
<td>BXi</td>
<td>Xj</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>BXi</td>
<td>Xj*Xk</td>
<td>. Logical Product of Xj &amp; Xk to Xi</td>
</tr>
<tr>
<td>12</td>
<td>BXi</td>
<td>Xj + Xk</td>
<td>. Logical sum of Xj &amp; Xk to Xi</td>
</tr>
<tr>
<td>13</td>
<td>BXi</td>
<td>Xj - Xk</td>
<td>. Logical difference of Xj &amp; Xk to Xi</td>
</tr>
<tr>
<td>14</td>
<td>BXi</td>
<td>- Xk</td>
<td>. Transmit the comp. of Xk to Xi</td>
</tr>
<tr>
<td>15</td>
<td>BXi</td>
<td>- Xk*Xj</td>
<td>. Logical product of Xj &amp; Xk comp. to Xi</td>
</tr>
<tr>
<td>16</td>
<td>BXi</td>
<td>- Xk + Xj</td>
<td>. Logical sum of Xj &amp; Xk comp. to Xi</td>
</tr>
<tr>
<td>17</td>
<td>BXi</td>
<td>- Xk - Xj</td>
<td>. Logical difference of Xj &amp; Xk comp. to Xi</td>
</tr>
<tr>
<td>20</td>
<td>LXi</td>
<td>jk</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>AXi</td>
<td>jk</td>
<td>. Arithmetic right shift Xi, jk places</td>
</tr>
<tr>
<td>22</td>
<td>LXi</td>
<td>Bj Xk</td>
<td>. Left shift Xk nominally Bj places to Xi</td>
</tr>
<tr>
<td>23</td>
<td>AXi</td>
<td>Bj Xk</td>
<td>. Arithmetic right shift Xk nominally Bj places to Xi</td>
</tr>
<tr>
<td>24</td>
<td>NXi</td>
<td>Bj Xk</td>
<td>. Normalize Xk in Xi and Bj</td>
</tr>
<tr>
<td>25</td>
<td>ZXi</td>
<td>Bj Xk</td>
<td>. Round and normalize Xk in Xi and Bj</td>
</tr>
<tr>
<td>26</td>
<td>UXi</td>
<td>Bj Xk</td>
<td>. Unpack Xk to Xi and Bj</td>
</tr>
<tr>
<td>27</td>
<td>PXi</td>
<td>Bj Xk</td>
<td>. Pack Xi from Xk and Bj</td>
</tr>
<tr>
<td>43</td>
<td>MXi</td>
<td>jk</td>
<td>. Form mask in Xi, jk bits</td>
</tr>
<tr>
<td>30</td>
<td>FXi</td>
<td>Xj + Xk</td>
<td>. Floating sum of Xj and Xk to Xi</td>
</tr>
<tr>
<td>31</td>
<td>FXi</td>
<td>Xj - Xk</td>
<td>. Floating difference Xj and Xk to Xi</td>
</tr>
<tr>
<td>32</td>
<td>DXi</td>
<td>Xj + Xk</td>
<td>. Floating DP sum of Xj and Xk to Xi</td>
</tr>
<tr>
<td>Octal Opcode</td>
<td>Mnemonic</td>
<td>Address</td>
<td>Comments</td>
</tr>
<tr>
<td>--------------</td>
<td>----------</td>
<td>---------</td>
<td>----------</td>
</tr>
<tr>
<td>33</td>
<td>DXi</td>
<td>Xj − Xk</td>
<td>Floating DP difference of Xj and Xk to Xi</td>
</tr>
<tr>
<td>34</td>
<td>RXi</td>
<td>Xj + Xk</td>
<td>Round floating sum of Xj and Xk to Xi</td>
</tr>
<tr>
<td>35</td>
<td>RXi</td>
<td>Xj − Xk</td>
<td>Round floating difference of Xj and Xk to Xi</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>LONG ADD UNIT</strong></td>
</tr>
<tr>
<td>36</td>
<td>IXi</td>
<td>Xj + Xk</td>
<td>Integer sum of Xj and Xk to Xi</td>
</tr>
<tr>
<td>37</td>
<td>IXi</td>
<td>Xj − Xk</td>
<td>Integer difference of Xj and Xk to Xi</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>MULTIPLY UNIT</strong></td>
</tr>
<tr>
<td>40</td>
<td>FXi</td>
<td>Xj * Xk</td>
<td>Floating product of Xj and Xk to Xi</td>
</tr>
<tr>
<td>41</td>
<td>RXi</td>
<td>Xj * Xk</td>
<td>Round floating product of Xj &amp; Xk to Xi</td>
</tr>
<tr>
<td>42</td>
<td>DXi</td>
<td>Xj * Xk</td>
<td>Floating DP product of Xj &amp; Xk to Xi</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>DIVIDE UNIT</strong></td>
</tr>
<tr>
<td>44</td>
<td>FXi</td>
<td>Xj / Xk</td>
<td>Floating divide Xj by Xk to Xi</td>
</tr>
<tr>
<td>45</td>
<td>RXi</td>
<td>Xj / Xk</td>
<td>Round floating divide Xj by Xk to Xi</td>
</tr>
<tr>
<td>46</td>
<td>NQ</td>
<td></td>
<td>No operation</td>
</tr>
<tr>
<td>47</td>
<td>CXi</td>
<td>Xk</td>
<td>Count the number of 1's in Xk to Xi</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>INCREMENT UNIT</strong></td>
</tr>
<tr>
<td>50</td>
<td>SAI</td>
<td>Aj + K</td>
<td>Set Ai to Aj + K</td>
</tr>
<tr>
<td>50</td>
<td>SAI</td>
<td>Aj − K</td>
<td>Set Ai to Aj − comp. of K</td>
</tr>
<tr>
<td>51</td>
<td>SAI</td>
<td>Bj + K</td>
<td>Set Ai to Bj + K</td>
</tr>
<tr>
<td>51</td>
<td>SAI</td>
<td>Bj − K</td>
<td>Set Ai to Bj − comp. of K</td>
</tr>
<tr>
<td>52</td>
<td>SAI</td>
<td>Xj + K</td>
<td>Set Ai to Xj + K</td>
</tr>
<tr>
<td>52</td>
<td>SAI</td>
<td>Xj − K</td>
<td>Set Ai to Xj − comp. of K</td>
</tr>
<tr>
<td>53</td>
<td>SAI</td>
<td>Xj + Bk</td>
<td>Set Ai to Xj + Bk</td>
</tr>
<tr>
<td>54</td>
<td>SAI</td>
<td>Aj + Bk</td>
<td>Set Ai to Aj + Bk</td>
</tr>
<tr>
<td>55</td>
<td>SAI</td>
<td>Aj − Bk</td>
<td>Set Ai to Aj − Bk</td>
</tr>
<tr>
<td>56</td>
<td>SAI</td>
<td>Bj + Bk</td>
<td>Set Ai to Bj + Bk</td>
</tr>
<tr>
<td>57</td>
<td>SAI</td>
<td>Bj − Bk</td>
<td>Set Ai to Bj − Bk</td>
</tr>
<tr>
<td>60</td>
<td>SBI</td>
<td>Aj + K</td>
<td>Set Bi to Aj + K</td>
</tr>
<tr>
<td>60</td>
<td>SBI</td>
<td>Aj − K</td>
<td>Set Bi to Aj − comp. of K</td>
</tr>
<tr>
<td>61</td>
<td>SBI</td>
<td>Bj + K</td>
<td>Set Bi to Bj + K</td>
</tr>
<tr>
<td>61</td>
<td>SBI</td>
<td>Bj − K</td>
<td>Set Bi to Bj − comp. of K</td>
</tr>
<tr>
<td>62</td>
<td>SBI</td>
<td>Xj + K</td>
<td>Set Bi to Xj + K</td>
</tr>
<tr>
<td>62</td>
<td>SBI</td>
<td>Xj − K</td>
<td>Set Bi to Xj − comp. of K</td>
</tr>
<tr>
<td>63</td>
<td>SBI</td>
<td>Xj + Bk</td>
<td>Set Bi to Xj + Bk</td>
</tr>
<tr>
<td>64</td>
<td>SBI</td>
<td>Aj + Bk</td>
<td>Set Bi to Aj + Bk</td>
</tr>
<tr>
<td>65</td>
<td>SBI</td>
<td>Aj − Bk</td>
<td>Set Bi to Aj − Bk</td>
</tr>
<tr>
<td>66</td>
<td>SBI</td>
<td>Bj + Bk</td>
<td>Set Bi to Bj + Bk</td>
</tr>
<tr>
<td>66</td>
<td>SBI</td>
<td>Bj − Bk</td>
<td>Set Bi to Bj − Bk</td>
</tr>
<tr>
<td>67</td>
<td>SBI</td>
<td>Bj − Bk</td>
<td>Set Bi to Bj − Bk</td>
</tr>
<tr>
<td>70</td>
<td>SXi</td>
<td>Aj + K</td>
<td>Set Xi to Aj + K</td>
</tr>
<tr>
<td>70</td>
<td>SXi</td>
<td>Aj − K</td>
<td>Set Xi to Aj − comp. of K</td>
</tr>
<tr>
<td>71</td>
<td>SXi</td>
<td>Bj + K</td>
<td>Set Xi to Bj + K</td>
</tr>
<tr>
<td>71</td>
<td>SXi</td>
<td>Bj − K</td>
<td>Set Xi to Bj − comp. of K</td>
</tr>
<tr>
<td>72</td>
<td>SXi</td>
<td>Xj + K</td>
<td>Set Xi to Xj + K</td>
</tr>
<tr>
<td>72</td>
<td>SXi</td>
<td>Xj − K</td>
<td>Set Xi to Xj − comp. of K</td>
</tr>
<tr>
<td>73</td>
<td>SXi</td>
<td>Xj + Bk</td>
<td>Set Xi to Xj + Bk</td>
</tr>
<tr>
<td>74</td>
<td>SXi</td>
<td>Aj + Bk</td>
<td>Set Xi to Aj + Bk</td>
</tr>
<tr>
<td>75</td>
<td>SXi</td>
<td>Aj − Bk</td>
<td>Set Xi to Aj − Bk</td>
</tr>
<tr>
<td>76</td>
<td>SXi</td>
<td>Bj + Bk</td>
<td>Set Xi to Bj + Bk</td>
</tr>
<tr>
<td>77</td>
<td>SXi</td>
<td>Bj − Bk</td>
<td>Set Xi to Bj − Bk</td>
</tr>
<tr>
<td>OPCODE</td>
<td>MEANING</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASCENT</td>
<td>Defines CP program</td>
<td></td>
<td></td>
</tr>
<tr>
<td>END</td>
<td>Defines end of CP program</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASPER</td>
<td>Defines PP routine</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBROUTINE</td>
<td>Defines subroutine name</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BSSD</td>
<td>Reserves disk space</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BSS</td>
<td>Reserves central memory region</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BSSZ</td>
<td>Reserves central memory region and</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>presets it to zero</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EQU</td>
<td>Equates a symbol to a value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DPC</td>
<td>Inserts display-coded characters into</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>program</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BCD</td>
<td>Inserts BCD characters into program</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CON</td>
<td>Defines constants in program</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Remarks field excluded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LIST</td>
<td>Controls side-by-side listing</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPACE</td>
<td>Spaces side-by-side listing</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EJECT</td>
<td>Ejects page on side-by-side listing</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### TABLE 3
**SYSTEM MACROS**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RQTW</td>
<td>Request tape assignment from system.</td>
</tr>
<tr>
<td>DRTW</td>
<td>Release tape back to system.</td>
</tr>
<tr>
<td>SFFW</td>
<td>Search file mark forward.</td>
</tr>
<tr>
<td>SFBW</td>
<td>Search file mark backward.</td>
</tr>
<tr>
<td>WFMW</td>
<td>Write file mark.</td>
</tr>
<tr>
<td>RWLW</td>
<td>Rewind tape to load point.</td>
</tr>
<tr>
<td>RWULW</td>
<td>Rewind tape for unload.</td>
</tr>
<tr>
<td>FSPW</td>
<td>Forespace.</td>
</tr>
<tr>
<td>BSPW</td>
<td>Backspace.</td>
</tr>
<tr>
<td>RFCW</td>
<td>Read tape forward coded mode.</td>
</tr>
<tr>
<td>RFBW</td>
<td>Read tape forward binary mode.</td>
</tr>
<tr>
<td>WRCW</td>
<td>Write tape coded mode.</td>
</tr>
<tr>
<td>WRBW</td>
<td>Write tape binary mode.</td>
</tr>
<tr>
<td>RDHW</td>
<td>Read record and hold data on disk.</td>
</tr>
<tr>
<td>RDRW</td>
<td>Read record and release data on disk.</td>
</tr>
<tr>
<td>WRDW</td>
<td>Write record on disk.</td>
</tr>
<tr>
<td>SSPW</td>
<td>Single space printer.</td>
</tr>
<tr>
<td>DSPW</td>
<td>Double space printer.</td>
</tr>
<tr>
<td>FC7W</td>
<td>Select Format Channel 7.</td>
</tr>
<tr>
<td>FC8W</td>
<td>Select Format Channel 8.</td>
</tr>
<tr>
<td>MCIW</td>
<td>Select Monitor Channel 1.</td>
</tr>
<tr>
<td>MC2W</td>
<td>Select Monitor Channel 2.</td>
</tr>
<tr>
<td>MC3W</td>
<td>Select Monitor Channel 3.</td>
</tr>
<tr>
<td>MC4W</td>
<td>Select Monitor Channel 4.</td>
</tr>
<tr>
<td>MC5W</td>
<td>Select Monitor Channel 5.</td>
</tr>
<tr>
<td>MC6W</td>
<td>Select Monitor Channel 6.</td>
</tr>
<tr>
<td>CMCW</td>
<td>Clear Monitor Channels 1 – 6.</td>
</tr>
<tr>
<td>SPAW</td>
<td>Suppress space after next print.</td>
</tr>
<tr>
<td>PRNW</td>
<td>Print single line or multiple lines.</td>
</tr>
<tr>
<td>PCHW</td>
<td>Punch cards.</td>
</tr>
<tr>
<td>RDCW</td>
<td>Read cards.</td>
</tr>
<tr>
<td>DSRW</td>
<td>Display on right scope for system time limit.</td>
</tr>
<tr>
<td>DSLW</td>
<td>Display on left scope for system time limit.</td>
</tr>
<tr>
<td>DHRW</td>
<td>Display on right scope and hold indefinitely.</td>
</tr>
<tr>
<td>DHLW</td>
<td>Display on left scope and hold indefinitely.</td>
</tr>
<tr>
<td>RDPW</td>
<td>Remove display.</td>
</tr>
<tr>
<td>RTYW</td>
<td>Read console typewriter.</td>
</tr>
<tr>
<td>WAIW</td>
<td>Check status word.</td>
</tr>
<tr>
<td>TTPW</td>
<td>Transfer program SYMBOL from CM to PF memory and begin execution with first ASPER instruction.</td>
</tr>
<tr>
<td>RQMW</td>
<td>Request memory.</td>
</tr>
<tr>
<td>DRMW</td>
<td>Release memory.</td>
</tr>
<tr>
<td>RQDW</td>
<td>Request disk space.</td>
</tr>
<tr>
<td>DRDW</td>
<td>Release disk space.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Load segment SYMBOL.</td>
</tr>
<tr>
<td>Character</td>
<td>Display Code</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------</td>
</tr>
<tr>
<td>A</td>
<td>01</td>
</tr>
<tr>
<td>B</td>
<td>02</td>
</tr>
<tr>
<td>C</td>
<td>03</td>
</tr>
<tr>
<td>D</td>
<td>04</td>
</tr>
<tr>
<td>E</td>
<td>05</td>
</tr>
<tr>
<td>F</td>
<td>06</td>
</tr>
<tr>
<td>G</td>
<td>07</td>
</tr>
<tr>
<td>H</td>
<td>10</td>
</tr>
<tr>
<td>I</td>
<td>11</td>
</tr>
<tr>
<td>J</td>
<td>12</td>
</tr>
<tr>
<td>K</td>
<td>13</td>
</tr>
<tr>
<td>L</td>
<td>14</td>
</tr>
<tr>
<td>M</td>
<td>15</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
</tr>
<tr>
<td>O</td>
<td>17</td>
</tr>
<tr>
<td>P</td>
<td>20</td>
</tr>
<tr>
<td>Q</td>
<td>21</td>
</tr>
<tr>
<td>R</td>
<td>22</td>
</tr>
<tr>
<td>S</td>
<td>23</td>
</tr>
<tr>
<td>T</td>
<td>24</td>
</tr>
<tr>
<td>U</td>
<td>25</td>
</tr>
<tr>
<td>V</td>
<td>26</td>
</tr>
<tr>
<td>W</td>
<td>27</td>
</tr>
<tr>
<td>X</td>
<td>30</td>
</tr>
<tr>
<td>Y</td>
<td>31</td>
</tr>
<tr>
<td>Z</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>2</td>
<td>35</td>
</tr>
<tr>
<td>3</td>
<td>36</td>
</tr>
<tr>
<td>4</td>
<td>37</td>
</tr>
<tr>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td>6</td>
<td>41</td>
</tr>
<tr>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>9</td>
<td>44</td>
</tr>
<tr>
<td>blank</td>
<td>00</td>
</tr>
<tr>
<td>+</td>
<td>45</td>
</tr>
<tr>
<td>-</td>
<td>46</td>
</tr>
<tr>
<td>*</td>
<td>47</td>
</tr>
<tr>
<td>/</td>
<td>50</td>
</tr>
<tr>
<td>(</td>
<td>51</td>
</tr>
<tr>
<td>Character</td>
<td>Display Code</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------</td>
</tr>
<tr>
<td>)</td>
<td>52</td>
</tr>
<tr>
<td>=</td>
<td>54</td>
</tr>
<tr>
<td>≠</td>
<td>55</td>
</tr>
<tr>
<td>,</td>
<td>56</td>
</tr>
<tr>
<td>.</td>
<td>57</td>
</tr>
<tr>
<td>$</td>
<td>63</td>
</tr>
<tr>
<td>:</td>
<td>53</td>
</tr>
<tr>
<td>≤</td>
<td>60</td>
</tr>
<tr>
<td>%</td>
<td>61</td>
</tr>
<tr>
<td>[</td>
<td>76</td>
</tr>
<tr>
<td>]</td>
<td>77</td>
</tr>
<tr>
<td>→</td>
<td>62</td>
</tr>
<tr>
<td>≜</td>
<td>64</td>
</tr>
<tr>
<td>∨</td>
<td>65</td>
</tr>
<tr>
<td>^</td>
<td>66</td>
</tr>
<tr>
<td>⊕</td>
<td>67</td>
</tr>
<tr>
<td>⊔</td>
<td>70</td>
</tr>
<tr>
<td>&gt;</td>
<td>71</td>
</tr>
<tr>
<td>&lt;</td>
<td>72</td>
</tr>
<tr>
<td>≦</td>
<td>73</td>
</tr>
<tr>
<td>≧</td>
<td>74</td>
</tr>
<tr>
<td>;</td>
<td>75</td>
</tr>
</tbody>
</table>
# TABLE 5

## LIBRARY SUBROUTINES

Any library subroutine may be called by name, either with or without the terminal F.

Let:  
- S\text{i} be the i\text{th} symbol  
- I represent integer  
- F represent floating single precision

<table>
<thead>
<tr>
<th>NAME</th>
<th>Calling Sequence</th>
<th>Input Parameters</th>
<th>Mode</th>
<th>Output Parameters</th>
<th>Mode</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSF</td>
<td>Call ABSF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>I or F</td>
<td>S\text{2}</td>
<td>same as input</td>
<td>Form absolute value</td>
</tr>
<tr>
<td>INTF</td>
<td>Call INTF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>Truncate fraction</td>
</tr>
<tr>
<td>XINTF</td>
<td>Call XINTF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>I</td>
<td>Truncate fraction</td>
</tr>
<tr>
<td>XFIXF</td>
<td>Call XFIXF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>I</td>
<td>Truncate fraction</td>
</tr>
<tr>
<td>MODF</td>
<td>Call MODF (S\text{1}, S\text{2}, S\text{3})</td>
<td>S\text{1}, S\text{2}</td>
<td>F</td>
<td>S\text{3}</td>
<td>F</td>
<td>S\text{3} = S\text{1} modulo S\text{2}</td>
</tr>
<tr>
<td>XMODF</td>
<td>Call XMODF (S\text{1}, S\text{2}, S\text{3})</td>
<td>S\text{1}, S\text{2}</td>
<td>I</td>
<td>S\text{3}</td>
<td>I</td>
<td>S\text{3} = S\text{1} modulo S\text{2}</td>
</tr>
<tr>
<td>MAXOF</td>
<td>Call MAXOF (S\text{1}, S\text{2}, \ldots S\text{n} - 1)</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = maximum (S\text{1}, S\text{2}, \ldots S\text{n} - 1)</td>
<td></td>
</tr>
<tr>
<td>XMAXOF</td>
<td>Call XMAXOF (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = maximum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>MAX1F</td>
<td>Call MAX1F (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = maximum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>XMAX1F</td>
<td>Call XMAX1F (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = maximum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>MINOF</td>
<td>Call MINOF (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = minimum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>XMINOF</td>
<td>Call XMINOF (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = minimum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>MIN1F</td>
<td>Call MIN1F (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = minimum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>XMIN1F</td>
<td>Call XMIN1F (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td>I</td>
<td>Sn</td>
<td>F</td>
<td>Sn = minimum (S\text{1}, S\text{2}, \ldots S\text{n})</td>
<td></td>
</tr>
<tr>
<td>SINF</td>
<td>Call SINF (S\text{1}, S\text{2})</td>
<td>S\text{1}, radians</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \sin S\text{1}</td>
</tr>
<tr>
<td>COSF</td>
<td>Call COSF (S\text{1}, S\text{2})</td>
<td>S\text{1}, radians</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \cos S\text{1}</td>
</tr>
<tr>
<td>TANF</td>
<td>Call TANF (S\text{1}, S\text{2})</td>
<td>S\text{1}, radians</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \tan S\text{1}</td>
</tr>
<tr>
<td>ASINF</td>
<td>Call ASINF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}, radians</td>
<td>F</td>
<td>S\text{2} = \sin^{-1} S\text{1}</td>
</tr>
<tr>
<td>ACOSF</td>
<td>Call ACOSF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}, radians</td>
<td>F</td>
<td>S\text{2} = \cos^{-1} S\text{1}</td>
</tr>
<tr>
<td>ATANF</td>
<td>Call ATANF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}, radians</td>
<td>F</td>
<td>S\text{2} = \tan^{-1} S\text{1}</td>
</tr>
<tr>
<td>TANHF</td>
<td>Call TANHF (S\text{1}, S\text{2})</td>
<td>S\text{1}, radians</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \tanh S\text{1}</td>
</tr>
<tr>
<td>SQRTF</td>
<td>Call SQRTF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \sqrt{S\text{1}}</td>
</tr>
<tr>
<td>LOGF</td>
<td>Call LOGF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = \log S\text{1}</td>
</tr>
<tr>
<td>EXPF</td>
<td>Call EXPF (S\text{1}, S\text{2})</td>
<td>S\text{1}</td>
<td>F</td>
<td>S\text{2}</td>
<td>F</td>
<td>S\text{2} = e^{S\text{1}}</td>
</tr>
<tr>
<td>SIGNF</td>
<td>Call SIGNF (S\text{1}, S\text{2}, S\text{3})</td>
<td>S\text{1}, S\text{2}</td>
<td>F or I</td>
<td>S\text{3}</td>
<td>F or I</td>
<td>S\text{3} = \text{Sign} S\text{1} times S\text{2}</td>
</tr>
<tr>
<td>NAME</td>
<td>Calling Sequence</td>
<td>Input Parameters</td>
<td>Mode</td>
<td>Output Parameters</td>
<td>Mode</td>
<td>Remarks</td>
</tr>
<tr>
<td>-------</td>
<td>------------------</td>
<td>------------------</td>
<td>------</td>
<td>------------------</td>
<td>------</td>
<td>---------</td>
</tr>
</tbody>
</table>
| DIMF  | Call DIMF (S₁, S₂, S₃) | S₁, S₂ | F | S₃ | F | If $S_1 > S_3$ then $S_3 = S_1 - S_2$
| | | | | | If $S_1 \leq S_3$ then $S_3 = 0$
| XDIMF | Call XDIMF (S₁, S₂, S₃) | S₁, S₂ | I | S₂ | I | If $S_1 > S_2$ then $S_2 = S_1 - S_2$
| | | | | | If $S_1 \leq S_2$ then $S_2 = 0$
| CUBERTF | Call CUBERTF (S₃, S₂) | S₁ | F | S₂ | F | $S_2 = (S_1)^{1/2}$
| FLOATF | Call FLOATF (S₁, S₂) | S₁ | I | S₂ | F | $S_2 = S_1$ in floating single-precision form
| RANF  | Call RANF (S₁, S₂) | S₁ | I or F | S₂ | I or F | $S_2 = $ number, repeated usage gives uniformly distributed set
| POWERF | Call POWERF (S₁, S₂, S₃) | S₁, S₂ | F | S₃ | F | $S_2 = S_1^{1/2}$
| ITOJ  | Call ITOJ (S₁, S₂, S₃) | S₁, S₂ | I | S₃ | I | $S_3 = S_1^{1/2}$
| XTOI  | Call XTOI (S₁, S₂, S₃) | S₁, S₂ | F, I | S₃ | F | $S_3 = S_1^{1/2}$
| ITOX  | Call ITOX (S₁, S₂, S₃) | S₁, S₂ | I, F | S₃ | F | $S_3 = S_1^{1/2}$

*Sign of S₃ defines result mode, + is I, − is F.
<table>
<thead>
<tr>
<th><strong>Program Item</strong></th>
<th><strong>Remarks</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>PROGRAM COMPOSITE</td>
<td>First card of normal program deck.</td>
</tr>
<tr>
<td></td>
<td>Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td>LOAD S1</td>
<td>Load segment S1 which contains subroutines “B” and “C” immediately after subroutine “A.”</td>
</tr>
<tr>
<td>CALL B (X1, X2)</td>
<td>Normal subroutine calls for overlay subroutines.</td>
</tr>
<tr>
<td></td>
<td>Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td>TPP 1, S, PPA</td>
<td>Transfer PP routine “PPA” to any available PP. Label that PP logical 1, start execution.</td>
</tr>
<tr>
<td></td>
<td>Continuation of FORTRAN and ASCENT language steps. References to any identifiers of “COMPOSITE,” including COMMON block data, are permissible.</td>
</tr>
<tr>
<td>LOAD S2</td>
<td>Define beginning of PP routine “PPA.”</td>
</tr>
<tr>
<td>ASPER PPA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tagged line to be used as overlay point.</td>
</tr>
<tr>
<td></td>
<td>Continuation of program for first segment. References to any identifiers of “COMPOSITE,” including COMMON block data, are permissible.</td>
</tr>
<tr>
<td>SUBP PPA1, TAG</td>
<td>Header card for overlay section of PP code. “TAG” is overlay point.</td>
</tr>
<tr>
<td>Program Item</td>
<td>Remarks</td>
</tr>
<tr>
<td>--------------------------------------</td>
<td>-------------------------------------------------------------------------</td>
</tr>
<tr>
<td>END</td>
<td>. Continuation of code. References to identifiers in either “COMPOSITE” or &quot;PPA&quot; prior to line “TAG.”</td>
</tr>
<tr>
<td>SUBROUTINE A (P1, P2, P3)</td>
<td>. End card for program “COMPOSITE.”</td>
</tr>
<tr>
<td>END</td>
<td>. Header card for subroutine “A.”</td>
</tr>
<tr>
<td>SUBROUTINE B (P1, P2)</td>
<td>. Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td>END</td>
<td>. Header card for subroutine “B.”</td>
</tr>
<tr>
<td>SUBROUTINE C (P1, P2, P3, P4)</td>
<td>. Header card for subroutine “C.”</td>
</tr>
<tr>
<td>TPP 2, S, PPB</td>
<td>. Transfer PP routine “PPB” to any available PP. Label this PP logical 2, start execution. (Logical 1 could be specified without conflict since the previous logical 1 was defined in another subroutine.)</td>
</tr>
<tr>
<td>TP 3, S, PPC</td>
<td>. Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td>TPP 3, S, PPC</td>
<td>. Transfer PP routine “PPC” to any available PP other than logical 2.</td>
</tr>
<tr>
<td></td>
<td>. Label it logical 3, start execution.</td>
</tr>
<tr>
<td></td>
<td>. Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td><strong>Program Item</strong></td>
<td><strong>Remarks</strong></td>
</tr>
<tr>
<td>----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>TPP 2, S, PPD</td>
<td>. Transfer PP routine “PPD” to any available PP other than logical 3, if logical 2 is available. If not, hold transfer until it is. Label it logical 2. Start execution.</td>
</tr>
<tr>
<td>ASPER PPB</td>
<td>. Conventional FORTRAN and/or ASCENT operations.</td>
</tr>
<tr>
<td>ASPER PPC</td>
<td>. Header card for peripheral processor routine. The name could be PPA without conflict since the other PPA was local to “COMPOSITE.”</td>
</tr>
<tr>
<td>ASPER PPD</td>
<td>. Normal ASPER Steps. References to identifiers of subroutine “C” including COMMON block data are permissible.</td>
</tr>
<tr>
<td>TPP 1, S, PPE</td>
<td>. Header card for PP routine “PPE.”</td>
</tr>
<tr>
<td>ASPER PPE</td>
<td>. Normal ASPER steps. References to identifiers of subroutine “C.”</td>
</tr>
<tr>
<td>END</td>
<td>. End of subroutine “C” and related PP routines.</td>
</tr>
<tr>
<td>PROGRAM D</td>
<td>. Header card for alternate control program after overlay.</td>
</tr>
<tr>
<td>Program Item</td>
<td>Remarks</td>
</tr>
<tr>
<td>--------------</td>
<td>---------</td>
</tr>
<tr>
<td>.</td>
<td>Conventional FORTRAN and/or ASCENT coding.</td>
</tr>
<tr>
<td>.</td>
<td>End of Program D.</td>
</tr>
<tr>
<td>.</td>
<td>End of overall program including related subroutines.</td>
</tr>
</tbody>
</table>
## Central Processor
### Instruction Execution Times

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS 00</td>
<td>STOP</td>
<td>–</td>
</tr>
<tr>
<td>RJ 01</td>
<td>RETURN JUMP to K</td>
<td>13</td>
</tr>
<tr>
<td>JP 02</td>
<td>GO TO K + BI</td>
<td>8*</td>
</tr>
<tr>
<td>ZR 030</td>
<td>GO TO K if Xj = zero</td>
<td>8*</td>
</tr>
<tr>
<td>NZ 031</td>
<td>GO TO K if Xj ≠ zero</td>
<td>8*</td>
</tr>
<tr>
<td>PL 032</td>
<td>GO TO K if Xj = positive</td>
<td>8*</td>
</tr>
<tr>
<td>NG 033</td>
<td>GO TO K if Xj = negative</td>
<td>8*</td>
</tr>
<tr>
<td>IR 034</td>
<td>GO TO K if Xj is in range</td>
<td>8*</td>
</tr>
<tr>
<td>OR 035</td>
<td>GO TO K if Xj is out of range</td>
<td>8*</td>
</tr>
<tr>
<td>DF 036</td>
<td>GO TO K if Xj is definite</td>
<td>8*</td>
</tr>
<tr>
<td>ID 037</td>
<td>GO TO K if Xj is indefinite</td>
<td>8*</td>
</tr>
<tr>
<td>EQ 04</td>
<td>GO TO K if Bi = Bj</td>
<td>8*</td>
</tr>
<tr>
<td>ZI 04</td>
<td>GO TO K if Bi ≠ Bj</td>
<td>8*</td>
</tr>
<tr>
<td>NZ 05</td>
<td>GO TO K if Bi ≥ Bj</td>
<td>8*</td>
</tr>
<tr>
<td>GE 06</td>
<td>GO TO K if Bi ≤ Bj</td>
<td>8*</td>
</tr>
<tr>
<td>LT 07</td>
<td>GO TO K if Bi &lt; Bj</td>
<td>8*</td>
</tr>
<tr>
<td>NG 07</td>
<td>GO TO K if Bi &gt; Bj</td>
<td>8*</td>
</tr>
</tbody>
</table>

### BOOLEAN UNIT

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BXi 10</td>
<td>TRANSMIT Xj to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 11</td>
<td>LOGICAL PRODUCT of Xj and Xk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 12</td>
<td>LOGICAL SUM of Xj and Xk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 13</td>
<td>LOGICAL DIFFERENCE of Xj and Xk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 14</td>
<td>TRANSMIT XK COMP. to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 15</td>
<td>LOGICAL PRODUCT of Xj and Xk COMP. to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 16</td>
<td>LOGICAL SUM of Xj and Xk COMP. to Xi</td>
<td>3</td>
</tr>
<tr>
<td>BXi 17</td>
<td>LOGICAL DIFFERENCE of Xj and Xk COMP. to Xi</td>
<td>3</td>
</tr>
</tbody>
</table>

### SHIFT UNIT

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LXi 20</td>
<td>SHIFT Xj LEFT jk places</td>
<td>3</td>
</tr>
<tr>
<td>AXi 21</td>
<td>SHIFT Xj RIGHT jk places</td>
<td>3</td>
</tr>
<tr>
<td>LXi 22</td>
<td>SHIFT Xk NOMINALLY LEFT Bj places to Xi</td>
<td>3</td>
</tr>
<tr>
<td>AXi 23</td>
<td>SHIFT Xk NOMINALLY RIGHT Bj places to Xi</td>
<td>3</td>
</tr>
</tbody>
</table>

### NORMALIZE

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NXi 24</td>
<td>NORMALIZE Xk in Xi and Bj</td>
<td>4</td>
</tr>
<tr>
<td>ZXi 25</td>
<td>ROUND AND NORMALIZE Xk in Xi and Bj</td>
<td>4</td>
</tr>
<tr>
<td>UXi 26</td>
<td>UNPACK Xk to Xi and Bj</td>
<td>3</td>
</tr>
<tr>
<td>FXi 27</td>
<td>PACK Xj from Xk and Bj</td>
<td>3</td>
</tr>
<tr>
<td>MXi 43</td>
<td>FORM jk MASK in Xi</td>
<td>3</td>
</tr>
</tbody>
</table>

### ADD UNIT

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FXi 30</td>
<td>FLOATING SUM of Xj and Xk to Xi</td>
<td>4</td>
</tr>
<tr>
<td>FXi 31</td>
<td>FLOATING DIFFERENCE of Xj and Xk to Xi</td>
<td>4</td>
</tr>
<tr>
<td>DXi 32</td>
<td>FLOATING DP SUM of Xj and Xk to Xi</td>
<td>4</td>
</tr>
<tr>
<td>DXi 33</td>
<td>FLOATING DP DIFFERENCE of Xj and Xk to Xi</td>
<td>4</td>
</tr>
<tr>
<td>RXi 34</td>
<td>ROUND FLOATING SUM of Xj and Xk to Xi</td>
<td>4</td>
</tr>
<tr>
<td>RXi 35</td>
<td>ROUND FLOATING DIFFERENCE of Xj and Xk to Xi</td>
<td>4</td>
</tr>
</tbody>
</table>

### ADDITION

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IXi 36</td>
<td>INTEGER SUM of Xj and Xk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>IXI 37</td>
<td>INTEGER DIFFERENCE of Xj and Xk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>FXI 40</td>
<td>FLOATING PRODUCT of Xj and Xk to Xi</td>
<td>10</td>
</tr>
<tr>
<td>RXI 41</td>
<td>ROUND FLOATING PRODUCT of Xj and Xk to Xi</td>
<td>10</td>
</tr>
<tr>
<td>DXI 42</td>
<td>FLOATING DP PRODUCT of Xj and Xk to Xi</td>
<td>10</td>
</tr>
<tr>
<td>FXI 44</td>
<td>FLOATING DIVIDE Xj by Xk to Xi</td>
<td>29</td>
</tr>
<tr>
<td>RXI 45</td>
<td>ROUND FLOATING DIVIDE Xj by Xk to Xi</td>
<td>29</td>
</tr>
</tbody>
</table>

### DIVIDE UNIT

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAI 50</td>
<td>SUM of Aj and K to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 51</td>
<td>SUM of Bj and K to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 52</td>
<td>SUM of Xj and K to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 53</td>
<td>SUM of Xj and Bk to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 54</td>
<td>SUM of Aj and Bk to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 55</td>
<td>DIFFERENCE of Aj and Bk to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 56</td>
<td>SUM of Bj and Bk to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SAI 57</td>
<td>DIFFERENCE of Bj and Bk to Ai</td>
<td>3</td>
</tr>
<tr>
<td>SBI 60</td>
<td>SUM of Aj and K to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 61</td>
<td>SUM of Bj and K to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 62</td>
<td>SUM of Xj and K to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 63</td>
<td>SUM of Xj and Bk to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 64</td>
<td>SUM of Aj and Bk to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 65</td>
<td>DIFFERENCE of Aj and Bk to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 66</td>
<td>SUM of Bj and Bk to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SBI 67</td>
<td>DIFFERENCE of Bj and Bk to Bi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 70</td>
<td>SUM of Aj and K to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 71</td>
<td>SUM of Bj and K to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 72</td>
<td>SUM of Xj and K to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 73</td>
<td>SUM of Xj and Bk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 74</td>
<td>SUM of Aj and Bk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 75</td>
<td>DIFFERENCE of Aj and Bk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 76</td>
<td>SUM of Bj and Bk to Xi</td>
<td>3</td>
</tr>
<tr>
<td>SXI 77</td>
<td>DIFFERENCE of Bj and Bk to Xi</td>
<td>3</td>
</tr>
</tbody>
</table>

### INCREMENT UNIT

<table>
<thead>
<tr>
<th>Mnemonic &amp; Octal Code</th>
<th>Name</th>
<th>Time (Minor Cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP.—Complement</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP—Double Precision</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Add 5 minor cycles to branch time for a branch to an instruction which is out of the stack (no memory conflict considered)*