Mixed-signal board designers resist the siren call of simulation

Real-time multiprocessing pushes software limits

Designers look beyond DIPs to meet application needs
How Intelligent Can A Remote I/O Subsystem Be?

Try This Test!

Introducing FILBUS, a powerful remote I/O architecture that lets your PC-compatible or real-time computer communicate with up to 250 I/O modules over a 375 kbits/s, 8 mile long, fully opto-isolated RS-485 twisted pair network. A microprocessor on board each I/O module relieves the host computer by performing a number of routine data acquisitions, formatting, buffering, and event counting tasks, based upon parameters downloaded in each module’s battery backup RAM or Flash EPROM.

FILBUS’s unique peer to peer communication lets a module automatically take action at one location, based on a status change at another, without host intervention. And, the modules’ internal calendar clock can be used to perform daily or weekly time activated functions. FILBUS modules have the intelligence to detect alarm conditions, time stamp them, take autonomous action and generate an interrupt to the host computer. Even more extraordinary, FILBUS also features a powerful self-addressing capability and a unique error recovery mechanism in case of module breakdown, or network cut-off. Modules can be replaced live while the network is running and will be initialized and returned on line automatically.

FILBUS modules are very compact and industrially housed for easy installation and servicing. The total FILBUS offering includes 20 modules with various numbers of serial, discrete, counter and analog I/O channels.

<table>
<thead>
<tr>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Discrete</td>
<td>5, 12, 24, 48, 115, 220, 250 volts AC/DC, 8, 16 or 32 points per module.</td>
</tr>
<tr>
<td>Analog</td>
<td>4-20mA, +1 - 10V, 12-Bit resolution 8 or 16 channels per module.</td>
</tr>
<tr>
<td>Serial</td>
<td>RS-232C Programmable Interface</td>
</tr>
<tr>
<td>Counters</td>
<td>Quad channel, 32-bit counter, 500 kHz max.</td>
</tr>
</tbody>
</table>

Seeing Is Believing.
To get the full picture, call GESPAC today. We’ll be glad to send you our 16 page color FILBUS brochure and our free demonstration video.

Toll Free 1-800-4-GEspac or (602) 962-5559.
The Last Word in System Packaging

Easy Access =
Maximum Accessibility
Quick, convenient access in assembly, test, and maintenance. Loosen two captive fasteners and the front, top, and sides slide off for maximum access to all of the internal components. Each internal component comes out with two screws, or remove five hex nuts and the entire system lifts out of the bottom tray to provide a free-standing, fully functional development platform.

Configuration for Your Application
With over 2000 standard configurations you can virtually design your enclosure — and still get it off the shelf. Choose from 2 to 14 slots for 6U VME or 4 to 26 slots for Multibus. Loads of peripheral options and configurations are available for rack and tabletop models as well as floor-standing DeskMate® versions that accept 9U × 400mm cards. Or let our team of engineers provide a packaging solution tailored to your specifications — from configuring the front panel LEDs to customizing the rear panel. Designing enclosures to meet your specific needs is our specialty.

Optimum Power Output
Choose from 175 to 1000 Watts to satisfy the demands of your system.

Simple to assemble, easy to test and maintain. Loosen two captive fasteners and the front, top, and sides slide off for maximum access to all  the internal components. Each internal component comes out with two screws, or remove five hex nuts and the entire system lifts out of the bottom tray to provide a free-standing, fully functional development platform.

Now you can benefit from 12 years of design experience and innovation that has made Electronic Solutions the industry leader in system packaging. The Omega™ Enclosures will give your VME or Multibus system the attractive exterior your image demands with a rugged, well-designed interior to withstand the most demanding environments. And besides the Electronic Solutions’ full 3-Year warranty, the Omega bears FCC approvals and is UL, CSA, and TUV listed to get your system to an international market in the shortest time possible.

Call Electronic Solutions for the latest information about the best choice for your system package. It's the last system enclosure you'll need to see.

6790 Flanders Drive, San Diego, CA 92121
(619) 452-9333 FAX: 619-452-9464
Call TOLL FREE (800) 854-7086
in Calif. (800) 772-7086
CIRCLE NO. 2
After all, it's Sun.
That's right, FORCE and Sun have teamed up to offer one of the brightest new products in embedded systems.

The SPARC™ CPU-1E engine. It's a complete implementation of SPARCstation™ 1, fully supported by the powerful SunOS™ and the real-time expertise of FORCE.

For the first time, you can design with SunOS and real-time on the same VME backplane. With industry-standard SPARC technology, no less.

And that's just the beginning. FORCE will spark embedded systems for generations to come, based on our partnership with Sun. In fact, we're already designing the SPARC CPU-2E. Of course, our entire family of SPARC-based products is 100% SunOS-compatible.

So nothing stands between you and the most powerful development environment in embedded systems. With SunOS and the SPARC CPU-1E, you can program, debug and observe real-time code. All within the same development and target system, thereby slashing costs and development time.

The SPARC CPU-1E accommodates up to 80 Mbytes of DRAM. You can run real-time, UNIX® Sun Windows™ and utility programs. Standard DMA-driven SCSI and Ethernet interfaces give you full network access. There's even an SBus™ interface for I/O expansion.

We also provide such leading real-time operating systems as VxWorks™, VADSWorks™, VRTX™, MTOS™, PDOS™ and OS-9/9000™ products. Along with over 2100 third-party applications from Sun's Catalyst™ program.

Finally, we can supply all your system components. Everything from SPARCstations and mass storage modules to expansion boards, monitors and keyboards.

But that's what you'd expect from the vendor with the broadest, most flexible line of embedded systems solutions. So call 1-800-BEST-VME, ext. 10 for more information or fax a request to (408) 374-1146.

And put the heat on your competition.
FORCE Computers, Inc. 3165 Winchester Blvd., Campbell, CA 95008-6557
All brands or products are trademarks of their respective holders.
1991 FORCE Computers, Inc.
Hal Alles on: Trade-offs in simulation
Page 21
FOR ELECTRONIC ENGINEERS & ENGINEERING MANAGERS

I TECHNOLOGY DIRECTIONS
Computers & Subsystems
Serial bus extension boosts VMEbus performance ten-fold.................26

Integrated Circuits
Now operating at three volts ................36
Chip vendors look to integrate micromachined sensors.....................42

CAE/CAD Tools
PCB placement tools tackle today's layout constraints..................46

ASICs & ASIC Design Tools
Claims by FPGA tool vendors bury reality in noise......................52

Software & Development Tools
Micro gyroscope brings motion sensing to low-cost systems..............56

I TECHNOLOGY AND DESIGN FEATURES
Real-time multiprocessing pushes software limits
Developing software for real-time multiprocessing systems requires attention to the application, communication and system architectures. Tools to help designers are not yet mature, but are well on their way..................63

Designers look beyond DIPs to meet application needs
While the DIP will be in widespread use for quite some time, it's clear that applications are driving package selection.

I NEW PRODUCT HIGHLIGHTS
PRODUCT FOCUS
STD CPU boards thrive on a PC budget..............................117

CAE/CAD Tools
Tool handles boundary scan...........................................130
Design-for-manufacturing tool......................................132

ASICs & ASIC Design Tools
PLAs run at 10-ns..................................................133
State-machine PLD compiler.......................................135
FPGA synthesis tool..................................................136

Software & Development Tools
Unix debugger features GUI.................................142

Computers & Subsystems
VME board delivers 1.1 Bops.................................144

Integrated Circuits
Chip set targets tape drives......................................146
Pixel processor does smooth scaling................................147
Data/fax/voice modem chip set................................148
IC cards meet standards......................................150
MCU support device.............................................152

News Briefs..................................................8
Calendar....................................................18
Advertisers Index........................................167

Cover Story
Mixed-signal board designers resist the siren call of simulation
EDA vendors are developing tools that will let engineers simulate the behavior of mixed-signal circuit boards before the prototype stage. But will board designers trade in their trusty prototype methods for waveforms on a workstation display?..............84

Page 46

Page 73

Page 117
When your project calls for a single-board computer, here’s the scoop on getting a board tailored to meet your application needs. Tadpole’s expertise is in the design and development of leading-edge computing engines, fully supported by UNIX and Real Time software. Our high-performance standard range includes MC680x0, MC88100, i860 & i960 design choices on VME or Multibus II. As an extension of our standard range, Tadpole offers its expertise in semi-custom or full custom design services.

One taste of what Tadpole has to offer, and you’ll never settle for plain vanilla again.

Here’s just a taste of what we can offer.

TP34V...68030 on high-performance VME with 2 SCSI controllers, 6 RS232 ports for enhanced I/O
TP40V...68040 on VME with up to 32MB DRAM & SCSI. A complete SBC solution
TP41V...68040 on VME/VSB with memory protection hardware for task partitioning
TP43M...68040 on Multibus II. Designed for high-performance I/O operations
TP860M...i860 high-performance 64-bit RISC processor on Multibus II
TP960V...i960 on VME, Flexible DRAM, SRAM, EEPROM for embedded control
TP881V...88100 on VME/VSB with 1-8 CPUs & up to 128MB parity DRAM
TP884M...88100 on Multibus II with up to 32MB EDC-protected RAM

Software available includes TP-IX UNIX, VRTX velocity, pSOS+ & VxWorks.
You've chosen the '040 because you need maximum performance in your VME system. But look carefully, because other Single Board Computers may give you only half of what you expected from the '040.

Compare Synergy's SV430 performance to any other SBC. Compare bus speed, MIPs, support, flexibility, documentation, reliability, I/O intelligence or any spec you can think of. We think you'll find the same thing we did—the SV430 outperforms every other SBC on the market by as much as 150%.

Surprisingly, this kind of quality won't cost you any extra, because Synergy products lead in another important area—value. At Synergy, you don't have to pay a premium price for premium performance.

Let us show you just how far ahead your system can be with a Synergy processor board. Call us today, and get the whole '040 story.
an '040 Board?

Compare our specs.
Synergy is superior across the board!

Even normal 32-bit transfers race at 33 MB/s. That's 200% faster than Force or Motorola.

Synergy's EZ-Bus modules are compatible with our entire line of SBCs. This means Synergy's current line of 12 intelligent I/O modules are immediately available for the SV430—today. No other vendor comes close for selection, functionality or availability.

Data from Motorola MVMEi65 data sheet dated 2-90, and Force CPU-40 data sheet A1 Rev. 1. DRAM measurements shown are with parity. VMEbus transfers are to a 60ns slave.

VME64 is a trademark of Performance Technologies, Inc.

Synergy Microsystems, Inc.
179 Calle Magdalena
Encinitas, CA 92024
(619) 753-2191
FAX: 619-753-0903
Multibus II becomes an EISA PC

Launched at Buscon, the $5,500 33-MHz 486DX EISA-based PC-compatible Multibus II board from Intel represents a strategic change in direction for the Hillsboro, OR-based board maker. Sources close to Intel disclose that all future Multibus II CPU boards from the division will be based on a PC architecture. The reason? Inexpensive PC chip sets make it the only cost-effective route to take for Multibus II CPU design. In other EISA developments, look for Texas Instruments (Dallas, TX) to give Opti (Santa Clara, CA) a run for its money when TI samples the TACT84500 four-chip EISA chip set in December. Price of the TI chips is claimed to be $130 versus $150 for the Opti solution.

—Dave Wilson

A new multimedia chip

While debuting its Cornerturn 2-D VME-based image-processing board at Buscon, Array Microsystems (Colorado Springs, CO) revealed that a joint development effort with Samsung (San Jose, CA) is expected to result in a multimedia processor sometime next year. Although Array Microsystems representatives were reluctant to comment on the architecture of the device, it’s possible it may be a programmable MIMD device similar to the device currently under development at Texas Instruments’ (Dallas, TX) multimedia research operation.

—Dave Wilson

Futurebus+ silicon due next year

National Semiconductor (Santa Clara, CA) and Newbridge Microsystems (Kanata, Ontario, Canada) will jointly adapt, manufacture and market Newbridge’s Futurebus+ protocol and datapath controller ICs. The products, dubbed the CA91C686 and CA91C687 by Newbridge and DS3805 and DS3815 by National, are expected early in 1992. Newbridge plans to use the devices in the development of a range of wide-area network products.

—Dave Wilson

Group establishes benchmarks for NFS performance

First it was Whetstones, then Dhrystones, then we discovered X-Stones. Now, we’ve got NhFstones—benchmark measurements for the performance of network servers using the network file system (NFS) developed by Sun Microsystems (Mountain View, CA). A consortium calling itself the LADDIS Group (after the first initials of its founding companies) has submitted the benchmark to the Systems Performance Evaluation Cooperative (SPEC).

NhFstones measure the number of I/O operations/s from the outside of a server system. The benchmark program is designed to characterize real-world workloads in a software engineering environment, not just read/write operations on a server. The NhFstone benchmark is derived from work done in the SunOS environment which focused on a single-client operation; the new version is designed to measure multiple-client operations. Currently running on Data General, Sun and Digital workstations, the NhFstone benchmark will be ported to all platforms of SPEC members.

—Tom Williams

Apple/IBM deal may add to Unix GUI confusion

Among the rumors confirmed at the media non-event marking the final signing of the agreement between Apple Computer (Cupertino, CA) and IBM (Armonk, NY) was the one surrounding Unix—or AIX, IBM’s version of Unix. The line is that IBM will contribute its AIX to the new operating system effort and Apple will supply its Macintosh user interface technology. Oh boy! Yet another graphical user interface integrated with Unix to confound those already torn between the Open Look and OSF/Motif implementations of X-Windows! The only way this arrangement can make sense is if Apple is prepared to bring existing Macintosh software into the new OS environment by making it possible to recompile and run them under the operating system that is, after all, to be named PowerOpen. And even then, when the thing is ready a couple of years from now, there will be many more Unix/X-Window applications that will not run.

—Tom Williams

In the opposing camp

Meanwhile, Microsoft (Redmond, WA) demonstrated a pre-release version of its New Technology (NT) operating system at the roll-out of the MIPS R4000 RISC processor, which is to be the backbone of the ACE (Advanced Computing Environment) effort. The NT operating system lets existing applications written for MS-Windows 3.0 run in a simulation mode on an R4000-based ACE system, in which case they should perform comparably to an 80386-based machine. Or, Windows applications can be recompiled to native R4000 code and run much faster. The ACE effort also includes a Unix version from The Santa Cruz Operation which features the OSF/Motif-based Open Desktop environment. Despite the continued hoopla, ACE shows the greatest promise of bringing along huge numbers of existing applications and win whatever war Apple and IBM think they are fighting.

—Tom Williams

386 vendors wage low-power struggle

As Advanced Micro Devices (Sunnyvale, CA), Chips & Technologies (San Jose, CA) and Intel (Folsom, CA) quarrel over the 386 market in the United States, a new player across the Pacific has decided to join the fray. VM Tech-
Who will help you Win Approval?

Winning world-wide approval isn’t all that easy. Constant attention to international safety and performance requirements is essential.

Market acceptance of your product is dependent upon conformance to these standards – and the right packaging choice will enhance your success.

SCHROFFF packaging products benefit from 30 years of experience in conforming to international standards. Experience which will help to insure your next product’s conformance.

Designing with SCHROFF will eliminate the packaging variable in your approval equation.

Cabinets, cases, subracks, backplanes, test adaptors, power supplies and cooling products.

For detailed product literature or applications engineering assistance call 1-800-451-8755.

See us at Wescon Booth #1142

... worldwide – Partners to the Electronics Industry

SCHROFF INC.
170 Commerce Drive · Warwick, R.I. 02886
Tel. (401) 732-3770 · Fax (401) 738-7988

CIRCLE NO. 6

For a 1991 Design/Configuration Guide call 1-800-451-8755
nology (Tsukuba, Japan) reportedly plans to put its 386SX clone on the market by Christmas, and it hopes to claim new territory in the 386 war with an extra low-voltage chip in the near future.

Responding to the trend towards portable, battery-powered systems, VM Technology is focusing on low voltage. After the standard 386SX clone, the company plans to come out with a 3-V version. According to VM, the 3-V version is being designed to run at 10 MHz, at 1/4 the power consumption of Intel's 386SX. Their ultimate goal is to create a 2-V version of the 386, they claim.

While VM Technology is the first to talk about a 2-V 386, AMD, Chips & Technologies and Intel have all had low-power consumption on their agendas. For AMD's part, power consumption is reduced due to the fact that its 386 processors have static cores that let the CPU current be reduced to zero, without losing data, by halting the processor clock. Chips’ 386 provides for power-management through software with its Superstate operating mode. Intel takes a roughly similar approach with the System Management Mode in its 386SL chip. Chips & Technology also has said that its 386 will operate at 3 V and reportedly plans to qualify one or more of its foundries for 3-V production.
—Jeffrey Child

Cadence and Valid tie the knot

The incredible shrinking EDA market just got smaller with Cadence Design Systems (San Jose, CA) penning an agreement to acquire rival Valid Logic Systems (San Jose, CA) in a stock swap valued at $200 million. The merger immediately vaults Cadence past former frontrunner Mentor Graphics (Wilsonville, OR) in the software portion of the design tool arena. Cadence and Valid estimate their combined revenues at $390 million, compared to Mentor’s software sales of $177 million. The remainder of Mentor’s $435 million in revenue is in design hardware, a market in which neither Cadence nor Valid compete.

Though at first blush the deal seems like a match made in heaven (Cadence is strong in IC tools, Valid in PCB and system design), the merger will undoubtedly raise a lot of concerns in the newly combined customer base. In areas where there's product overlap, Cadence and Valid will have to decide which tool to market and support. This could signal a difficult and time-consuming transition for users who are painfully aware of the ever-ticking time-to-market clock.

For the short run, the confusion generated by the merger will give Mentor Graphics some time to sell its Falcon release 8.0 tools as a unified solution to both IC and system design customers. The much-delayed Falcon is finally beginning to ship—apparently not a moment too soon.
—Mike Donlin

SSBLT chip in the works

The ink is barely dry on the idea of source-synchronous block transfer (SSBLT) capability on VMEbus but reports are circulating that at least one company has a chip under development implementing the protocol. It's been broadly rumored that Force Computers (Campbell, CA), one of the strongest proponents of the SSBLT in the VFEA (VME-to-Futurebus Extended Architecture) technical committee of VITA (VME International Trade Association), has a chip well under development that will implement both VME64 as well as SSBLT.

It's expected the new chip will debut with Force's anticipated Sparc-based 2E board. While Force wouldn't comment on the exact date of the new board's release, the 28-Mips CPU board will probably surface at—or before—Buscon 92/West in February. It's anticipated that it will include all the features of its precursor, the lE, including SCSI and Ethernet ports, and probably include a Force Flexi mezzanine connector.
—Warren Andrews

Multibus III?

Multibus II has been steadily chugging along, picking up a few major contracts along the way, including some major European telecommunications companies as well as being selected to be the brains behind a new ZIP-code mail sorter for the U.S. Postal Service. But like STD and VME, Multibus II is starting to show its age (the initial protocol was put together in the early 1980s) and may be in line for a face lift. To forge ahead and satisfy some telecommunications companies’ needs, the Multibus Manufacturers Group (MMG) put together a technique giving the bus complete live insertion capability. This was demonstrated at Buscon 91/East in Washington, DC.

The group has also been making noise about speeding up the transfer rate of the bus. A recent die shrink of the message-passing co-processor lets that part operate comfortably at twice the speed of earlier versions. By swapping the bus drivers and including some faster—but still inexpensive off-the-shelf devices—the MMG has demonstrated it can increase bus transfer rates at least 50 percent, and perhaps 100 percent.

Will the next step be an expansion to 64 bits? It's already rumored that if the connector mechanics are opened up as a possible discussion area for a “next rev” of the specification, it could prove to be a whole new can of worms. Connector companies are battling out new connector designs, some favoring a 2-mm connector, others a 2.5-mm spacing. It's been reported that Siemens, one of the major supporters of Multibus II, favors a 2.5-mm spacing on a new connector—a format not supported by a number of U.S. connector makers. It's been suggested that rather than go through this problem with Multibus II, the committee should decide on an entire new specification—Multibus III?
—Warren Andrews
For your "must-win" defense and aerospace programs, put the world's leading supplier of MIL-SPEC VMEbus systems on your team. Ready-to-run VMEbus systems from DY 4 are selected overwhelmingly by system integrators for aerospace and defense programs worldwide.

DY 4 provides performance, reliability and cost-effectiveness through integration of a full range of open-system VMEbus products and services to military, rugged and commercial standards.

DY 4's system solutions incorporate non-developmental item (NDI) products from the broadest product line in the business - CPUs... memories... communications controllers... analog I/O... high-performance graphics engines... chassis... Ada* foundation software and built-in-test (BIT) diagnostics.

DY 4 provides a comprehensive quality program to MIL-Q-9858A and fully compliant configuration management to MIL-STD-483; design procedures conform to MIL-STD-1521 with manufacturing according to MIL-I-45608 (quality control) and soldering to MIL-STD-2000 in an ESD-controlled environment.

*Ada is a trademark of the United States Department of Defense
The new XGA standard has opened up an era of higher performance for PC graphics. And when IBM licensed their technology to INMOS, a division of SGS-THOMSON Microelectronics, as manufacturer and sole supplier of the IBM XGA chipset, they did it to ensure that the XGA parts got to the market quickly and reliably, setting the stage for XGA to become the next volume standard in PC graphics. Specifically designed for PCs, XGA is already available to support the MicroChannel Architecture bus, and an AT bus-compatible version is under way. The new XGA standard offers significant enhancements over VGA with:

- higher speed
- higher resolution (up to 1024 x 768)
- more colors (256 up to 64K) giving photo-realistic multimedia-style images
- optimized graphics interface for better windowing
- optimization for use with latest generation processors

Fully VGA compatible, XGA performance specs offer a package that is way ahead:

- 132 column text mode
- extended graphics function mode, including hardware sprite and coprocessor hardware drawing assist
- 90% faster than IBM VGA under DOS, 55% faster under OS/2
- 67% faster running Microsoft Windows applications

**TWO CHIPS THAT SET THE STANDARD**

The IBM compatible XGA chipset consists of two advanced VLSI chips, the INMOS IMS G190 XGA Serializer Palette DAC in a 144 pin CQFP and the INMOS IMS G200 XGA Display Controller in a 184 pin PQFP. A major advantage of the IMS G200 is its on-chip coprocessor which offloads tasks from the host processor and allows it to support:
IBM ARCHITECTURE IN SILICON EXCLUSIVELY FROM SGS-THOMSON

• 1, 2, 4, and 8 bit pixel and bit block transfers
• line draw
• area fill
• logical and arithmetic pixel mixing
• map masking
• scissoring
• X, Y axes addressing

FULL SOFTWARE SUPPORT is offered for the IBM compatible XGA chipset with the following drivers available:

• DOS Application Interface (DOS AI)
• OS/2 Presentation Manager (OS/2 PM)
• Windows 3.0
• Double Byte character set

Plus a programmer's guide so you can develop your own BIOS software.

AVAILABLE NOW
Yes, the standard IBM MicroChannel Architecture-compatible XGA chipset is available right now. Just call or fax one of the SGS-THOMSON locations listed below and get details on delivery and price.

SGS-THOMSON MICROELECTRONICS
access to technology

CIRCLE NO. 8

Europe  Tel. + 33 1 4740 7506  Fax. + 33 1 4740 7910  Japan  Tel. + 81 3 280 4125  Fax. + 81 3 280 4131

ST                      © 1991 SGS-THOMSON Microelectronics. All rights reserved.
February will be bubbling with our technical programs

It's going to be hot in February

A few issues back, I brought you up to date on some of the things Computer Design was doing in the realm of conferences and exhibitions. Another update is called for now because a lot has happened since then.

As many of you know, Computer Design has had, for some time, a close association with Conference Management Corporation (CMC) and the Buscon shows it stages. Under the guidance of Warren Andrews, our senior editor for computers, computer subsystems, bus architectures, and board-level products, we recently assumed full responsibility for organizing the technical programs for both Buscon/East and Buscon/West. And since we don’t like to do anything in a small way at Computer Design, we reached an agreement with CMC to undertake a major expansion in the size and scope of the technical program. In addition to the full-day Futurebus+ Seminar to be held February 3, the day before Buscon/92-West opens in Long Beach, the technical program will offer 66 individual sessions (six four-hour tutorials and 60 one-hour lectures) from which to choose. It’s a block-buster program on design, bus architectures, real-time software, programming, and applications for anyone working with backplane-based systems.

If that wasn’t enough to get February off to a hot start, we also came up with SysComp—The First OEM Systems/Subsystems Conference and Exposition—scheduled for February 18-20 in San Jose. The focus of SysComp’s technical program (in the able hands of John Mayer with whom you’re familiar through his outstanding work on our News Edition) is on the larger OEM integration issues: the evaluation and selection of microprocessor and bus architectures, system software, power supplies, mass storage, displays and user interfaces, as well as EMI/RFI, thermal management, design for manufacturability, concurrent engineering, and management of the hardware/software development and integration process. In essence, we’ve positioned SysComp somewhere between a low-level component show like Wescon and an end-user computer show like Comdex. Actually, there’s never been anything like SysComp. For more details, see the SysComp Call for Papers on page 113.

And if both Buscon/92-West and SysComp weren’t enough to keep February bubbling, we came up with still another first—RISC’92, the First International Conference on the Design of RISC-based Systems. To make everyone’s lives a little easier, however, RISC’92 is being held in conjunction with SysComp. The technical program for RISC’92, which will run February 18-20 in San Jose—the same days as the SysComp technical program—is being coordinated by Andrew Wilson (yes, Andy is senior editor Dave Wilson’s brother). RISC’92 doesn’t need much elaboration beyond pointing out that it will focus on all the issues related to the design and development, of both the hardware and the software, of RISC-based products. You’ll find more details in the RISC’92 Call for Papers on page 132.
Integrating a PC with your VME system is a smart move. The "PC advantage" provides a superior human interface and access to the PC's huge base of system, application and development software.

The PC Advantage belongs inside your VME system. Not attached to it. By embedding a PC inside your VME card cage, instead of attaching it externally, you break through the inherent communications bottleneck that constricts system performance. You also eliminate the superfluous hardware and software needed to attach two system architectures.

Only RadiSys EPC® Embedded PCs completely integrate the strengths of PC and VME. An EPC, with its exclusive EPCConnect™ Software, is the only 386- or 486-based, PC-compatible computer with software that integrates the VMEbus into the DOS, Windows, UNIX and OS/2 environments. EPCs give your VME systems:

- **Highest system performance** from the real-time responsiveness of the direct 32-bit interface between the 386 or 486 and the VMEbus.
- **Improved system packaging** in 1/10th the volume, with integral VME ruggedness, and no bus link baggage.

And EPCs cost you less. EPC-based systems avoid the costly pitfalls of attached PC systems. No extra interfaces, cables, surrogate controllers, or the software to make them work.

Give your VME systems the EPC advantage. Call (800) 950-0044. We'll send all the details. No strings attached.
Perform any four functions at one time with the AVME947X. Select from the list below. All functions are user-selectable in the field.

- Change-of-State Monitoring
- 8-bit Pattern Matching
- Event Counting
- Pulse Output
- Square Wave Output
- IEEE-488 (GPIB) Interface
- Parallel Printer Interface

Series AVME947X Digital I/O Boards

<table>
<thead>
<tr>
<th>Model</th>
<th>Points</th>
<th>Cable Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVME9470</td>
<td>80</td>
<td>Front</td>
</tr>
<tr>
<td>AVME9471</td>
<td>80</td>
<td>Rear (P2)</td>
</tr>
<tr>
<td>AVME9472</td>
<td>40</td>
<td>Front</td>
</tr>
<tr>
<td>AVME9473</td>
<td>40</td>
<td>Rear (P2)</td>
</tr>
</tbody>
</table>

For other Acromag VME I/O Solutions, ask for the new Bulletin 23-005.0

Industrial I/O
With vectored interrupts, you can signal special conditions such as high/low transitions or 8-bit pattern matches. Programmable debounce delays prevent errors caused by mechanical switch noise while flexible handshaking controls the data capture. Plus, programmable counters/timers may be used to generate periodic pulse and square wave outputs or count events.

GPIB Interface
The AVME947X provides control for up to four IEEE-488 busses at the same time. That means you only need one board to operate as many as 60 laboratory instruments.

Parallel Printer Interface
Each I/O section is easily set up for a Centronics compatible interface. This lets you link your operating system with up to four printers.

Termination Products and Software
Complete your system with Acromag termination panels, relays, adapters, cables, and mounting kits. Driver Support packages are available in OS-9™, P8OS™, and other operating systems. Also available, Motorola Computer X's new chOS™.

Want More Data?
For full details about Acromag's Industrial Digital Boards, ask for your copy of technical bulletin 20-004.6.

So powerful it can replace four boards and save three cage slots.
Acromag's Series AVME947X Industrial Digital I/O Boards provide a cost effective solution for complex applications. Now you can perform four independent functions simultaneously on a single card! The AVME947X is divided into four individually configurable and field-selectable sections. Just select the function you need for each 20 pt. group.

Industrial I/O
With vectored interrupts, you can signal special conditions such as high/low transitions or 8-bit pattern matches. Programmable debounce delays prevent errors caused by mechanical switch noise while flexible handshaking controls the data capture. Plus, programmable counters/timers may be used to generate periodic pulse and square wave outputs or count events.

GPIB Interface
The AVME947X provides control for up to four IEEE-488 busses at the same time. That means you only need one board to operate as many as 60 laboratory instruments.

Parallel Printer Interface
Each I/O section is easily set up for a Centronics compatible interface. This lets you link your operating system with up to four printers.

Termination Products and Software
Complete your system with Acromag termination panels, relays, adapters, cables, and mounting kits. Driver Support packages are available in OS-9™, P8OS™, and other operating systems. Also available, Motorola Computer X's new chOS™.

Want More Data?
For full details about Acromag's Industrial Digital Boards, ask for your copy of technical bulletin 20-004.6.

So powerful it can replace four boards and save three cage slots.
Acromag's Series AVME947X Industrial Digital I/O Boards provide a cost effective solution for complex applications. Now you can perform four independent functions simultaneously on a single card! The AVME947X is divided into four individually configurable and field-selectable sections. Just select the function you need for each 20 pt. group.

Industrial I/O
With vectored interrupts, you can signal special conditions such as high/low transitions or 8-bit pattern matches. Programmable debounce delays prevent errors caused by mechanical switch noise while flexible handshaking controls the data capture. Plus, programmable counters/timers may be used to generate periodic pulse and square wave outputs or count events.

GPIB Interface
The AVME947X provides control for up to four IEEE-488 busses at the same time. That means you only need one board to operate as many as 60 laboratory instruments.

Parallel Printer Interface
Each I/O section is easily set up for a Centronics compatible interface. This lets you link your operating system with up to four printers.

Termination Products and Software
Complete your system with Acromag termination panels, relays, adapters, cables, and mounting kits. Driver Support packages are available in OS-9™, P8OS™, and other operating systems. Also available, Motorola Computer X's new chOS™.

Want More Data?
For full details about Acromag's Industrial Digital Boards, ask for your copy of technical bulletin 20-004.6.
For those systems designers who are waiting for an open bus architecture that delivers next generation performance by effectively combining...

- **Year 2000 performance today**
- **Multiple internal and external buses that eliminate performance bottlenecks**
- **A fully scalable dynamic system architecture**
- **Extensibility**
- **Complete technology independence**
- **Industry standard bus silicon**

...it's here now! With performance several orders of magnitude greater than just a year ago. Today's next generation architecture is Freeflow+. It's the only truly dynamic architecture that provides multiple systems-within-a-system, forming tightly coupled sub-systems capable of independent and parallel operation. If you want next generation performance right now, call Radstone for details on the highest performance VMEbus processor, memory, controller, communications and graphics boards in the open bus business. Plus all the development system and software support you'll ever need.

With Radstone Freeflow+ VME, there's no wait state for next generation performance.

Original artwork courtesy NAS NRon Miller.
### CALENDAR

#### CONFERENCES

**November 19 - 21**
**WESCON**
Moscone Convention Center, San Francisco, CA. More than 45,000 are expected to attend the 40th annual WESCON conference and exhibition. Exhibits, technical sessions, short courses, and several special events will be featured during the three-day conference. There will be sessions on design, test and production engineering focusing on semiconductors, EDA tools and board-level components; test and measurement sessions; and manufacturing sessions on materials and supplies. There will be a special conference on exploring business opportunities in Eastern Europe. Information: Electronic Conventions Management, 8110 Airport Blvd, Los Angeles, CA 90045, (800) 877-2668, fax (213) 641-5117.

**AFCEA Hawaii**
Sheraton Waikiki Hotel, Honolulu, Hawaii. The sixth annual AFCEA Pacific international defense electronics conference and exhibition provides an opportunity for discussions between military and industry leaders from the United States and the Pacific region. The conference will be in four parts: Pacific Defense Electronics Acquisition Day, Maritime Day, Land-Air Battle Day, and Joint International Day. Information: Beth Blose, Spargo & Associates, 4400 Fair Lakes Ct, Fairfax, VA 22033, (703) 361-6200 or (800) 336-4583, fax (703) 818-9177.

**December 3 - 5**
**Technology 2001**
San Jose Convention Center, San Jose, CA. Technology 2001, the second national technology transfer conference and exhibition, focuses on the latest advances in computer technology and software engineering, as well as electronics, materials, manufacturing technology, and biotechnology. Sponsored by NASA, the Technology Utilization Foundation, and NASA Tech Briefs, the conference will feature 50,000 ft² of exhibits and over 120 technical presentations. Information: Joseph Pramberger, NASA Tech Briefs, 41 East 42nd St, Suite 921, New York, NY 10017, (212) 490-3999.

---

### Storage Stak II Features

**Patented Between Module Interconnect**
- Built-in SCSI and Power Bus
- Solid-State Bus "Bars" Connect Modules

**High Quality Power Supply**
- Each Module Contains Ultra-Ranging High-Performance Power Supply

**Unattended Backup**

**Clean, Simple Rear Box Design**
- Universal Rear Doors Provide Base or Add-On Flexibility

**Emissions and Safety Laws Adhered To**
- FCC Class A, CSA, TUV Certified

---

**HITACHI Disk Drives**
for Mass Storage

**TERMINATION**
- Universal Latching Rear Doors

**DATA CABLE**
- AC Power Cord

**TO HOST**

---

**Specialized Systems Technology**
P.O. Box 420489 • Houston, Texas 77242-0489
Fax: (713) 781-8996 • 1(800) 688-8993

---
1.65 GB in a 5.25-inch Form Factor. Available Now Is the New Hitachi DK516C-16 Winchester. To back-up the famous Hitachi quality, the DK516 series drives are offered with a 150,000 hour MTBF and a 5-year warranty.

Edge-to-Edge Performance
The DK516C-16 uses Hitachi’s advanced proprietary technology to deliver 1.65 GB of capacity and a fast 13.5 ms average access time.

Its SCSI interface provides a maximum data transfer rate of 5.0 MBytes/sec (synchronous), with a 256 Kbyte data buffer and read look-ahead cache.

Or, if you have an ESDI application, look into Hitachi’s new 1.54 GB DK516-15 with a 14 ms average seek time and a 2.75 MB/sec data transfer rate.

Edge-to-Edge Quality
Choose the DK516 and you get a drive backed by the quality and reliability of Hitachi—a $44 billion company. Unlike other drive manufacturers, we design, build, and test all key components in-house.

If your new system design is leading the edge, then there’s only one disk drive choice: the new DK516, from Hitachi.

For more information about the DK516, or any Hitachi disk drive, call 1-800-HITACHI.

Hitachi America, Ltd. Computer Division, MS500
Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819

@HITACHI®
Our Standards Set Standards
True portables are totally off the wall.

No outlets. No rechargers. No reliance on AC whatsoever. That's true portability. It's what the world is coming to. And it runs on easy-to-replace primary batteries. The next generation promises even smaller, lighter weight, more convenient portables. That depends on you, and you can depend on us.

Duracell is the primary source for primary power. We offer you a world of technical expertise and marketing experience in developing powerful solutions for computers, cellular phones and more. Let us help you select a primary battery system from our broad line that includes alkaline and high power lithium manganese dioxide batteries.

Call us for application-specific data, design-in assistance, or just more information. Our OEM hotline number is (800) 544-5454, Ext. 3281. Or fax us at (203) 791-3273.

True portability is the cutting edge. And it's in your power.

DURACELL®
PORTABILITY IS PRIMARY
Hal Alles on: 
Trade-offs in simulation

Simulation and verification products are rapidly evolving as numerous technological, economic and market conditions combine to overtax current products. In fact, the simulation and verification step is becoming the bottleneck in the process of bringing new electronic products to market. While vendors of EDA and computers can make up much of the gap, designers must also become more involved in the application and execution of the products to meet complexity and time-to-market requirements.

Needs growing twice as fast as capabilities
The bottleneck results from an expanding set of designer needs which simulation and verification products must address. Electronic products consistently incorporate more complexity, higher-performance components, integrated packaging, and mixed technology than their predecessors. Designers need a range of simulation technologies, including behavioral simulation using a hardware description language, structural simulation of register-transfer-level (RTL) and gate-level descriptions, and device-level simulation such as Spice-like analog or switch simulation to manage these enhancements. In addition, vector-independent timing analysis tools are becoming essential as logic synthesis drives up complexity and small geometries and high frequencies boost the effect of physical interconnects on system performance.

Test tools must also be included as part of the design process to verify the function and performance of each manufactured unit. Fault grading and automatic test generation are dependent on simulation technology and component models and must be part of a complete design solution.

Unfortunately, these simulation and verification products suffer from the relationship between the size of the problems and the capabilities of the available computing resources. Designers simulate electronic products using workstations, general-purpose computers and sometimes even specialized hardware. The amount of simulation that can be done is dependent on the performance of the currently available computing resources.

Because the capabilities of electronic technology double about every two years, designers are working on the next-generation products using CAE tools running on the current generation. With electronic technology growing at an exponential rate, the need for simulation and verification grows faster than the available computing power. Complex systems require more simulation for each cycle and more cycles must be simulated to verify the system. High-speed circuits, small device geometries, low-power active components, and integrated packaging require more extensive, accurate and time-consuming simulation.

In total, the need for simulation and verification is growing about twice as fast as available computer power. Designers can't complete this design process phase by simply buying more computers. Instead, they must understand the trade-offs in available simulation and verification products and apply them in a manner which best suits their design methodology.

Abstractions determine trade-offs
Creators of simulation and verification products have an intimidating number of engineering trade-offs: speed, accuracy, detail, capacity, generality, design iteration time, ease of use, and others. The specific set of trade-offs that impact the simulation user depends on the simplifying assumptions or abstractions the simulator uses to model the system.

Spice-type simulators are generally regarded as the least abstract and most general (i.e., closest to “reality.”) The models of active components, however, are still simplifications of real behavior. The more detail and accuracy that the simulator accepts in the models, the slower the simulation runs.

Spice simulators also have the nasty property that...
Simulation time grows exponentially as circuit size grows. This limits its practical application to circuits of "thousands" of active components. Experienced designers understand these Spice limitations and often "trick" the simulator into providing meaningful information. They work around the limitations.

Similarly, with simulators using higher levels of abstraction, designers need to understand their specific benefits and limitations and how to work around them. Digital simulators abstract the signal continuum of the analog world into a few states and strengths, and use simple models to resolve signal conflicts. They use these digital states to model the interaction between active function blocks. For example, a switch-level simulator uses a model for each active component in the design. The signals are abstracted, but the structure still has all of the original detail.

Gate- and RTL-level simulators abstract the detail to larger functional blocks, using the same abstraction for the digital signals between blocks. The function of the blocks are expressed by built-in primitives of the simulator or through a general-purpose language such as VHDL or C. With a good HDL such as VHDL, the designer can control the abstraction of the functional blocks as well as the "signals" that communicate between the blocks. A single simulation signal can represent a whole group of signals or a block of data, such as an Ethernet packet.

Simulation demands balancing trade-offs

By using all these levels of abstraction, designers can improve the productivity of their simulation cycle. For example, simulation speed increases as the design becomes more abstract. Complex systems are easier to understand and verify. And the language description serves as input to design synthesis tools. Depending on how a designer takes advantage of the abstraction, simulation times can be reduced many orders of magnitude. However, several layers of detail may be lost, affecting resolution and accuracy.

When applying multiple levels of model and simulation abstraction, designers need to understand the trade-offs which can be made at each level. The current generation of digital simulators provides selectable modes which substantially affect simulation speed and often the behavior. Unit-delay, full-timing and timing-constraint-check modes, for example, may all be available in a single simulator. The simulation speed may be a factor of 10 faster for the unit-delay than for the full-timing mode with constraints. The simulation results, however, may be functionally different between the two. To take advantage of the speed-up, the designer may have to use more constrained design techniques to get functional agreement between the modes.

A simulator may also offer an option to trade pre-processing time for faster run time. A gate-level circuit, for example, can be processed into "levelized compiled code"—in effect, an abstracted behavioral model. These models can run significantly faster (10×) than their gate equivalents.

The availability of specialized hardware also adds to the diversity of simulation and verification solutions. Hardware accelerators, hardware modelers and emulators based on field-programmable gate array (FPGA) technology are all specifically designed for simulation and test application and more general-purpose parallel processor systems may also be applicable. For this specialized hardware, designers must be more concerned with the trade-off of speed versus cost, because the hardware typically accelerates only a certain level of abstraction.

Designers make the full range of trade-offs

The top-down design methodology encouraged by VHDL and synthesis affects the way designers can best apply simulation and verification technology. Designers can use VHDL descriptions to verify all functionality without device-level detail. They can then use synthesis tools which naturally work with basic, straightforward gate-level abstractions, avoiding many of the tricks and pitfalls a traditional gate designer might use. Designers can direct synthesis tools to follow conservative design practices which make unit-delay simulation valid. They can then verify gate-level behavior with fast, abstracted, unit-delay simulation. Fault grading and test pattern generation also benefit from this simpler and faster abstraction.

When designers use synthesis to produce a detailed gate design for a large ASIC, timing verification be-

Simulation trade-offs

An approximation of the trade-off between speed, accuracy and detail of several popular simulation techniques shows that the simulation speed of a high-level abstract model can be more than a billion times faster than a Spice simulation.
Simulation environment with simulation manager

Mentor Graphics’ Simulation environment, for example, includes a built-in simulation manager.

Unified simulation environments are essential
The design process is most efficient and effective if all of these simulations appear as a single simulator with the same human interface, stimulus, results analysis, database interface, and modeling techniques. In addition, all the simulators should be able to run at the same time, synchronized to a single time queue, freely exchanging signals in real (simulation) time. This gives designers the most flexibility to use the appropriate simulator for each part of the design at each stage of the design process. Designers can also get the best balance of simulation trade-offs and required simulation and verification performance.

System-level simulation and verification creates similar needs. High-frequency effects and packaging constraints along with mixed technology are making system-level simulation a necessity. Prototypes are too costly and time consuming, and don’t produce accurate results. Most system-level simulations require the combination and synchronization of many different kinds of simulation, including hardware models, hardware accelerators, behavioral and analog simulation. What’s more, the availability of component models may force the use of two or more different simulators that basically do the same type of simulation.

The requirements of top-down design and system simulation point to the need for a unified simulation environment built upon simulation manager technology.

The simulation environment must provide a consistent human interface, database, model technology and more, so that all of the simulation and verification tools have the same look and feel and the same interfaces to design data. The simulation manager couples multiple simulator kernels together at the signal exchange level and keeps time queues synchronized.

A well-designed and engineered simulation environment includes the most-used simulation types such as VHDL, gate, switch, and analog. It should also accommodate specialized hardware models and accelerators. In addition, the environment should support the easy integration of third-party and proprietary simulator technology. The ability to integrate other simulators provides a guarantee for non-obsolescence and protection of investment. Outdated or current simulators that will not continue to evolve can be integrated to preserve model investment. As new simulation techniques are needed or become available, they can be integrated without affecting previous investments.

The adoption of new tools is important because simulation and verification will continue to grow and change rapidly. As these changes occur, designers will need to learn more about different simulation trade-offs and how to use them effectively. A unified simulation environment and manager can give designers easy access to different simulation capabilities and ensure protection of past and future investments.

Hal Alles is general manager of the simulation and test division at Mentor Graphics (Wilsonville, OR).
Move into our i960™ CA processor and get our 32-bit architecture in its most sophisticated form.

Welcome to life in the fast lane. We hope you can handle the pace, because there is no stopping the i960™ CA RISC microprocessor. It not only delivers the highest level of system throughput, but it’s also the only superscalar processor that delivers high power for embedded applications.

Of course, just because the i960 CA processor is sophisticated doesn’t mean it’s hard to use. Quite the contrary. Its highly integrated design with Bus, Interrupt and DMA controllers all on-chip makes it easier to design with and increases its cost-effectiveness.

And while the i960 CA processor may be
your dream architecture, its design gives you plenty of room for upward growth. Add to that the comprehensive array of development tools, and your high-end imaging, communication and distributed I/O products will be set for life.

So if your design calls for something sophisticated, call 800-548-4725 for the i960 Family Welcome Guide (ask for literature packet A9A22). And make your move into a neighborhood with real power.

intel®
The Computer Inside.™

CIRCLE NO. 17
Serial bus extension boosts VMEbus performance ten-fold

Warren Andrews, Senior Editor

In its infinite wisdom, the IEEE Microprocessor Standards Committee (MSC)—the group with final authority over bus standards—has insisted on the inclusion of a pair of pins reserved for a serial bus interconnection on most bus standards it has approved, including VMEbus. Originally intended for such things as board diagnostics, the serial pair has remained largely unused on most boards and systems. Now, a new approach uses these serial lines to transfer information at blazingly fast speeds, up to 400 Mbytes/s (3.2 Gbits/s). The technology, dubbed Autobahn by its developers at PEP Modular Computers (Pittsburgh, PA), is basically targeted at VMEbus, though company president Josef Kreidl says it’s adaptable to other architectures.

Introduced last month at the 10th anniversary VMEbus celebration held in Munich, PEP announced the new technology and simultaneously released it into the public domain. This latter move opens the way for the technology to be adopted by the VMEbus community and ultimately, Kreidl believes, appended to the VMEbus specification. It’s hoped the approach might even make it into Rev D (currently under consideration). Initial prototypes have been developed using a conventional VMEbus backplane, but Kreidl says a low-noise backplane would be desirable in applications where the maximum transfer rate will be used.

PEP’s approach takes advantage of the serial clock (SERCLK) and serial data (SERDAT) lines detailed in the initial VMEbus specification. The technique takes advantage of the parallel bus as a traffic manager, but doesn’t otherwise affect the standard VMEbus operation. In fact, it’s completely compatible with existing IEEE 1014 VMEbus specifications as well as proposed extensions, including VME 64 and SSBLT (source synchronized block transfer).

PEP envisions two versions of its Autobahn technology—the first, a discrete approach, is expected to appear as early as the first quarter of 1992 and offer 200-Mbyte/s transfers, and a monolithic version is expected to appear near the year’s end. The approach is based on what Kreidl calls an “advanced, though mature technology,” and takes advantage of Motorola’s (Austin, TX) family of high-performance ECL parts. Initially, PEP felt it was neces-

serial lines included in the VMEbus specification. The high-speed transfer rates are possible because of an ECL chip set which will originally be implemented as a five-part chip set in Motorola’s ECL gate array, and later as a single custom chip. According to PEP, transfer rates up to 400 Mbyte/s will be possible at an incremental cost of between $50 and $100 per board.

PEP Modular Computers’ Autobahn technology relies on a pair of seldom-used serial lines included in the VMEbus specification. The high-speed transfer rates are possible because of an ECL chip set which will originally be implemented as a five-part chip set in Motorola’s ECL gate array, and later as a single custom chip. According to PEP, transfer rates up to 400 Mbyte/s will be possible at an incremental cost of between $50 and $100 per board.

will purchase chips directly from the semiconductor maker, not from PEP.

Implementation

The first implementation, looking at speeds in the 200-Mbyte/s range, is a five-chip set. It consists of an ECL multiplexer/demultiplexer in a 28-pin PLCC and three SO-packaged logic chips (a PLL, a prescaler and a VCO). The fifth chip provides dc/dc conversions to let the 5-V supply operate the ECL devices. Kreidl says that the second version will provide a monolithic solution reducing the required board space and doubling

essary to use gallium-arsenide ICs, but switched to ECL because multipoint backplane noise problems couldn’t be solved with GaAs.

"Not only does Motorola’s ECL solve our technical problems," says Kreidl, "but it also offers a future migration path to higher levels of performance and the reality of second sourcing." Current designs are based around one of Motorola’s ECL gate array families, and Kreidl reports that discussions are already underway with a second major semiconductor maker as a second source. Kreidl emphasized that customers

the data rate to 400 Mbyte/s. According to Kreidl, one of the major benefits of using the mature ECL technology is cost: in volume, the complete implementation is expected to cost between $50 and $100.

Prior to its formal introduction, Autobahn was paraded to a number of VMEbus makers as well as the VPEA (VME-to-Futurebus Extended Architecture) technical committee of VITA (VME International Trade Association). Early indications point to a favorable response by the committee. “This is one of those ideas,” says Ray Alderman, technical direc-
The only attached processor
with four on the board
and 2.5 gigaflop performance.

Mercury's MC860VS. The only attached processor that offers up to 32 Intel i860s in no more than 8 VME slots. So you get 80 Mflops to 2.5 Gflops of horsepower to handle demanding applications in defense signal processing and medical imaging. And all Mercury products can be configured in workstations and chassis systems to deliver scalable performance at a scalable price.

So if you're building or buying a high performance computing solution, take full advantage of Mercury's unparalleled investment in standards, innovative hardware, and software development environment. And get the most complete, flexible, high performance computing solutions available. If it's time you moved into the fast lane, it's time to call or write Mercury today for more information.

CIRCLE NO. 18
Both the chip set (containing one 28-pin PLCC and three SO packages) and the single-chip solution (expected later this year) are expected to take only a minimum amount of real estate—about 20 mm x 20 mm. An additional 10 mm x 20 mm will be required for the dc/dc converter needed to convert the VME systems' 5 V to ECL voltage levels.

Backward compatible

The new approach is intended to be completely backward compatible with existing VMEbus cards, but the backplane will probably have to be modified. The values of capacitors and terminators on the serial lines (clock and data) have to be adjusted to accommodate GHz clock rates and ECL drive levels. In addition, the two lines can be configured conventionally (signal and ground) or as a differential pair for reduced noise levels. Other than that, the backplane remains the same, and the parallel system bus can operate unimpeded.

Data transfers over the serial bus

VME à la Card

$1795

VME performance at a price you can sink your teeth into! Heurikon's HK68/V3D offers VME standardization and design flexibility with a 33 MHz Motorola 68EC030 and 2 Mbytes of memory for only $1795 (less in quantity). That makes the V3D a cost efficient entry point into VME single-board computers. As a complement to our main course, you can add more memory, SCSI or Ethernet. VxWorks and OS-9 are also available.

While our price indicates good value, it's our service which makes that value great. Our VME boards, real-time operating systems and software development environments are backed by superior technical support before and after the sale. The Heurikon V3D is the first in a series of new 680X0 value priced entrees. If you're hungry for more information, give us a call. 1-800-356-9602. Bon Appétit.
LINE SCAN PROCESSOR CUTS INSPECTION COSTS IN HALF

"Our DT2856 is the only processor board designed exclusively for EG&G Reticon, Loral Fairchild, and other line scan cameras."

--Fred Molinari, President

Complete camera interface for PC AT
  Complete camera controls on boards
  20kHz to 20 MHz sample rate
  Up to 8K pixels per line
  Works with single or dual channel cameras

Real-time processing
  Template matching for web inspection
  Run length encoding for fast measurement
  Binary compression
  Double buffered memory for fast data transfer
  10 MHz DT-Connect™interface to auxiliary processors

Compensates for lighting and sensor irregularities
  Gain & offset correction on pixel-by-pixel basis

FREE software
  Setup/calibration utility
  Driver and library

Quantity pricing available

Fast 5-day delivery

Call for FREE Catalog
(508) 481-3700
In Canada, call (800) 268-0427

APPLICATIONS

Inspection  
Paper, Metals, Forest Products  
Film, Textiles  
Document processing

THE LEADER IN DATA ACQUISITION AND IMAGE PROCESSING

DATA TRANSLATION

World Headquarters: Data Translation, Inc., 100 Locke Drive, Marlboro, MA 01752-1192 USA, (508) 481-1300, Fax (508) 481-8620, Ts 951144
United Kingdom Headquarters: Data Translation Ltd., The Mullberry Business Park, Wokingham, Berkshire RG11 2LJ, U.K., (734) 793838, Fax (734) 776670, Ts 94011914
Germany Headquarters: Data Translation GmbH, Im Weilerlen 10, 71425-54025, Fax 7142-64042
International Sales Offices: Australia (0) 6991350, Austria (0) 2239-27662, Belgium (0) 4661399, Brazil (0) 2239-2525, Canada (0) 625-907, China (0) 513-7766 x 1222; Denmark (0) 274511; Finland (0) 3511800; France (0) 69077802; Greece (0) 361-4340; Hong Kong (0) 448963; India (0) 2239-2219; Israel 52-545685; Italy (0) 2239-2470; Japan (0) 3528855, (0) 57579139; Korea (0) 22718921; Malaysia 3-2486788; Netherlands (0) 3956300; New Zealand (0) 4158362; Norway (0) 53-1750; Poland (0) 2239-2470; Portugal (0) 794859; Singapore 3-903-2800; South Africa (0) 2239-290; Spain (0) 555-8115; Sweden (0) 186-76-10; Switzerland (0) 396469; Taiwan (0) 8139988

DT-Connect™is a trademark and Data Translation is a registered trademark of Data Translation, Inc. All other trademarks and registered trademarks are the property of their respective holders.

CIRCLE NO. 20
Tap a reliable source of DSP

Times being what they are, now more than ever you need a faithful partner who can help you rise to the top.

A partner like Spectrum Signal Processing. One who saves you time, money and headaches by offering the broadest range of off-the-shelf DSP board-level solutions available. Solutions that fit your needs and put DSP to work. Each one fully tested. Fully warrantied. And easy to implement.

<table>
<thead>
<tr>
<th>Buses</th>
<th>I/O Options</th>
<th>All major DSPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC/AT</td>
<td>32 channel analog</td>
<td>TMS320C40</td>
</tr>
<tr>
<td>VME</td>
<td>16 channel analog</td>
<td>TMS320C30</td>
</tr>
<tr>
<td>SBUS</td>
<td>1 MHz transient capture</td>
<td>TMS320C50</td>
</tr>
<tr>
<td>Media-Link™</td>
<td>SCSI direct to disk</td>
<td>TMS320C25</td>
</tr>
<tr>
<td></td>
<td>AES/EBU digital audio</td>
<td>DSP96002</td>
</tr>
<tr>
<td></td>
<td>Multiprocessing communications</td>
<td>DSP56156</td>
</tr>
<tr>
<td></td>
<td>Frame grab/display</td>
<td>DSP56001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ADSP-21020</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ADSP-2101</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ADSP-2100</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DSP32C</td>
</tr>
</tbody>
</table>

All backed by our Manufacturing Resource Planning System. That means the best service for you. From production scheduling to order processing. Plus, we provide complete support including extensive documentation, development software, applications notes and engineering assistance.

So go to the source that’s gushing with DSP solutions by calling today for your free catalog: 1-800-663-8986 (U.S.) or 604-438-7266 (Canada).
Though Autobahn has been tested using a conventional VMEbus backplane, it will require a somewhat modified backplane to provide maximum performance. It must have 50 ohm terminations and be designed to minimize attenuation, cross talk and RFI. It's also suggested that for maximum performance, a differential pair (rather than signal and ground) be used.

200 MFLOPS OF POWER! ... AND THE SOFTWARE TO USE IT!

- Single or dual i860-XP processors
- True color frame buffer option
- DT Connect, TI VISIONbus, SCSI I/O options
- Up to 64 MB memory
- AT or VME

- For DOS, Unix 386, Sun OS, VxWorks
- i860 Native Unix Sys V.4 with X Windows 11.4
- Fortran and C compilers
- Scientific and imaging libraries with over 250 imaging routines
- $256^2$ 2DFFT ≤ 110MS
- $512^2$ 3x3 convolution ≤ 110MS
The Case For The Best Case.

Would you believe close to half the spurious board level problems in your system are enclosure-related? Odds are, they are. The new Ironics ICEBOX roots out tricky system problems — before they start.

ICEBOX answers cooling demands that leave muffin fans gasping for air, because our 550 CFM Blower/Diffuser/Plenum (patents pending) ensure vigorous, even cooling no matter how dense your slot loading — with no "dead" spots.

ICEBOX’s 16 gauge steel cabinet, swing-aside power supply (patents pending), and uncluttered interior layout give you a tough, accessible case with plenty of room to mount all the I/O your system requires.

ICEBOX’s premium electronics produce vast power reserves, while limiting electrical noise. Each component is selected to reduce headaches and improve reliability, because we know you’d rather tune your application — not the box you’ve put it in.

Call our VME Product Hotline today — 800-334-4812.
link, data words may be specified of any length, and are not limited to either the 16- or 32-bit length normally associated with VMEbus. In fact, words can even be arbitrarily defined to be 64, 128, 256, or even as high as 1024 for specific applications.

The second transfer method involves the transfer of only one data word with corresponding data length, terminated via the standard VMEbus DTACK signal only in conjunction with specified address pipelining.

In addition to the two methods of single word transfers, Autobahn provides for the transfer of data blocks with or without protocol. Block transfers without protocol require some additional logic. It calls for the start address, sent during connection time, to be reswitched by the recipient. The maximum block size is determined by the system at configuration time. The sender module can transfer data in any amount, limited only by the maximum block size. Data transfer runs as long as necessary, ended by a timeout which occurs when the system recognizes that no further data is on the line.

Transferring blocks of data with a protocol is accomplished very much the same as without, only all pertinent data for the transfer is reported to the receiving module first. This includes start address and block length. When the connection has been established, the parallel VMEbus is free, since block transfer occurs completely and solely on the serial bus.

Initially it's expected that Autobahn will find applications in high-speed telecommunications such as cellular telephone switches. With transfer rates in the 400-Mbytes/s range, however, there is a broad range of other applications which can benefit. For example, in graphics and imaging systems, large image files can be quickly moved from one processor to another. Similarly, high-performance peripherals could also benefit from the extremely fast transfer rates, as could redundant and fault-tolerant systems.

Additional uses
Though Autobahn may still be a ways off from being a complete specification—and part of IEEE 1014—there are also some other interesting uses for the serial bus. One is a sim-
ple, high-speed bridge between technologies such as VMEbus and Futurebus+. But more importantly, Autobahn may take its place as the medium connecting multiple boards in massively parallel systems. The high-speed capability and independence from the system bus would let systems use Autobahn to provide transparent cache transfers on either a board-to-board or broadcast mode.

The serial bus, as defined by PEP, contains no costly overhead in terms of arbitration or contention logic, and isn't bogged down with a lot of software overhead in terms of transfer protocols. This provides the advantages of permitting very fast data transfers. The housekeeping is all maintained on the parallel system bus. It's therefore conceivable that applications requiring fast data transfer, such as graphics files or images, could use Autobahn as the main transfer bus and reserve the standard VMEbus for housekeeping and coordination between modules.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Motorola  
(512) 891-2000  .......... Circle 234
PEP Modular Computers  
(412) 921-3322  .......... Circle 235
VITA  
(602) 951-8866  .......... Circle 236

IT'S IN THE CARDS

More Leads, More Action, More Sales

Our readers are proven buyers of:
Computer Systems  93,256
Systems Boards  84,066
Integrated Circuits  77,922
Design Development Equipment  85,312
Memory/Storage Equipment  72,237
Software  88,949
Terminal/Input-Output Equipment  81,894
Communications Equipment  70,342
Components  75,802
Test Equipment  65,035

Smart buyers depend on COMPUTER DESIGN DIRECT ACTION CARDS

Call Sue Shorrock  
at 800-225-0556  
or 508-392-2185  

FUTURENET: THE FIRST AND LAST WORD IN SCHEMATIC DESIGN.

"Ten years ago, FutureNet® had the first word in schematic design when it became the industry standard for the PC. We built an enormous user base, all over the world.

Today, FutureNet is the last word in schematic design.

FutureNet has more advanced features, like continuous zoom and undo/redo commands. It has better connections to the rest of the EDA world, supporting such standards as EDIF 2.0 and hundreds of printers and plotters. And it supports DOS and Sun-based networked environments.

At $895—and even less for a site license—FutureNet remains the best value on the market. You have my word on that. Because I'll back our software with a30-DAY MONEY-BACK GUARANTEE OF SATISFACTION.

See for yourself. Call us today to qualify for a FREE Demo Disk, and we'll also send you FutureNet Direct, a complete catalog of software and utilities to support schematic capture."

1-800-3-DataI/O  
(1-800-332-8246)  

Bruce Rodgers  
FutureNet General Manager

IT'S IN THE CARDS: THE FIRST AND LAST WORD IN SCHEMATIC DESIGN.
Now operating at three volts...

Dave Wilson, Senior Editor

The benefits of operating a processor at less than 5 V became obvious last month when Chips and Technologies (San Jose, CA) demonstrated the use of its 3- to 5-V PC/chip Intel-compatible processor in a next-generation personal portable computer that could run on AA batteries. This month, Intel (Santa Clara, CA) follows suit with some new processors also running at 3 V. But rather than address designers of 386 or 486 systems, Intel has chosen to debut three new members of its 80186/80C186 processor family instead. In addition to new peripherals, the processors have a new static CPU and a variety of power-saving modes, also of benefit to designers using the part in low-power applications. Aside from Intel, other vendors have 3-V processors in the wings too, both PC and non-PC compatible. And it won’t be long before a lot more low-power micros, peripheral controllers and PC chip sets hit the streets.

The most highly integrated member of Intel’s new microcontroller family is the new 80C186EC device. It sports four DMA channels, two serial channels, two interrupt controllers, 22 input/output pins and four timers, in addition to standard 80C186 processor peripherals. As important as the variety of new on-chip peripherals are the power management modes that are offered. The “Idle” mode, for example, freezes the CPU clock while keeping peripherals active; the “Powerdown” mode freezes all internal clocks; while “Powersave” is a programmable internal clock divider that lets processes occur at a slower rate and hence, with lower power consumption. A second device, the 80C186EA, has both 3- and 5-V modes of operation in addition to the power-saving modes. Intel claims that applications using the 3-V EA version can run on two AA batteries with an 80 percent reduction in power when compared to the 80C186. Finally, the XL device is similar to the 80186, except that it operates at speeds up to 20 MHz.

With 3-V microcontrollers announced, it might seem an obvious next step for Intel to produce 3-V versions of its 386, 486 or some version of it like the 386SL. Intel phraseologists agree that migration towards 3-V systems is an “important power consumption enabling technology.” And Intel has publicly stated that it’s planning “platform solutions” that will take advantage of 3.0-V microprocessors and DRAMs. But the company notes that over the next 18 months, it’s “unlikely” that the industry will be able to implement full 3-V systems and that 3/5-V partitioning or hybrid implementations will be a “transition methodology” into full 3-V systems.

No one else thinks it will take 18 months. Certainly not Advanced Micro Devices (Austin, TX). The company disclosed its own 3-V 386 near the end of October. “Our new 25-MHz Am386DXLV and 20-MHz or 25-MHz SXLV are extended voltage 386 processors that will run between 3 and 5 V. We are a year ahead of Intel with these designs,” brags Mike Webb, the director of marketing and system engineering for the personal computer products division at AMD. “This part has the same fully static design as the original Am386, so you can stop the whole CPU between keystrokes on a PC and still have full performance when you want it,” he says.

Other microprocessor manufacturers are also working on 3-V processors. Motorola’s (Austin, TX) MC68340, for example, (a member of its the H68300 family of microcon-
Imagine you had a fully adjustable TTL delay line, accurately programmable from 25 to 400 ns. Would that change the way you control the timing of clock and control signals? It would give you the flexibility you need to get your design in sync with today's 33, 40, 50 MHz or faster CPUs. It also would eliminate the need to stock a broad range of fixed full-scale devices.

Brooktree's new Bt630 was designed with you in mind. It's the first CMOS digital delay line that's adjustable to meet all TTL timing requirements. And it's packed into a 14-pin plastic DIP package.

Handling small pulse width signals as a percentage of the delay is not a problem for the Bt630, nor is specifying leading and trailing edge delay accuracies. You have to play with the Bt630 to fully appreciate it. So we've created a $39 demo board for just that purpose. Call to get one.

Betcha don't know the difference between a PC and a Workstation

It's come to our attention that the industry is lacking a precise definition for separating PCs and workstations. At first we blamed that on the ubiquity of high speed 386 and 486 processors and fast Motorola MPUs used in Macs. Then we pinned the confusion on low memory prices, making every desktop machine a candidate for 8 megs or more. Suddenly we realized that super sophisticated applications software for PCs and Macs was the real culprit.

Guess what? It turns out it's probably all our fault. Our new Bt484 RAMDAC blurs the line between PCs and workstations. It's a true-color solution loaded with workstation features. But VGA-compatible and with a PC-like price.

Sorry to add to the confusion.

MAKE 1600 X 1280 YOUR NEW YEAR'S RESOLUTION

The continued evolution of workstation monitor resolution is about to write a new chapter. The evidence: 1600 x 1280 displays have dropped into the $4,000 range. Just the prices—1600 x 1280 monitors "acceptable" several years ago.

Besides price—and the fact that higher resolution is an unending "gotta have" for workstation users—1600 x 1280 resolution acceptance is being driven by the growing desktop video/multimedia movement in the U.S. and Europe and, in Japan, by the high-resolution demands of displaying kanji.

Customers using our Bt468 RAMDAC are ready for the move to 1600 x 1280. That's because the frame buffer architecture for 1280 x 1024 and 1600 x 1280 monitors are the same. It's an easy upgrade path. At 200 MHz or more, with 8:1 MUX and 25 MHz VRAM compatibility, it's a necessary component for 1600 x 1280 screens. If "early to market" is part of your systems strategy, you may want to take a good look at the readily available Bt468.
I TECHNOLOGY DIRECTIONS

INTEGRATED CIRCUITS

trollers) is also designed to work in the 3-V range. It's a fully-static design targeted towards where DMA is important: one of its primary features is a pair of high-performance DMA controllers which reside on-chip. Next year, Motorola will also announce 3-V versions of its HC11 series of microcontrollers. "We expect to come out with a description of the operation of HC11 parts in Q1 '92 and start to supply parts thereafter. Right now we are in a position where we can respond to a specific customer requirement, but we don't have a standard offering in the 3-V area" says Dick Spilo, Motorola's strategic marketing manager.

Mike Webb, AMD's director of system marketing and engineering, checks AMD's "reference platforms" for the company's 3-V 386 processors announced late in October.

Our 10ns SRAMs take you beyond 40MHz with
For its part, National Semiconductor (Santa Clara, CA) has had 3-V parts for some time. "We have a number of 3-V processors," says Ian Olsen, director of marketing for National's embedded control group. "Our COP 800 line runs at 3 V. We also have some 4-bit processor in the COP 400 line that also run at 3 V. 3-V seems to be very popular. But there are some customers that demand processors that can operate in the 1.5- to 1.7-V range when the requirement is to run the system on one battery rather than two," he adds.

It's not just the processor vendors that have caught the 3-V bug. Manufacturers like S-MOS Systems (San Jose, CA), for example, are building disk drive controllers that are also characterized at 3 V as well. S-MOS plans to sample its SPC20553V AT/XT floppy controller chip in December and is aiming for volume shipments in Q1 '92. In addition, S-MOS plans to unwrap a 3-V 8k x 8 SRAM soon. Other products wait in the wings. Late in the second quarter of 1992, S-MOS plans a 3-V graphics VGA controller as well as a hard disk controller. Other manufacturers of graphics controllers, memories and chip set vendors are right behind them. Like S-MOS, Cirrus Logic (Fremont, CA) is building 3-V disk controllers and graphics controllers as well. Others, like Western Digital (San Jose, CA), VLSI Technology (San Jose, CA) and Headland Technology (Fremont, CA) are concentrating on 3-V PC chip sets, some of which were discussed at Comdex in October. •

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Advanced Micro Devices (408) 732-2400 Circle 248
Chips and Technologies (408) 434-0600 Circle 249
Cirrus Logic (415) 623-8300 Circle 250
Headland Technology (415) 623-7857 Circle 251
Intel (800) 468-8118 Circle 252
Motorola (512) 891-2000 Circle 253
National Semiconductor (408) 721-5000 Circle 254
S-MOS Systems (408) 954-0120 Circle 255
VLSI Technology (602) 752-8574 Circle 256
Western Digital (408) 365-1190 Circle 257

That's AT&T "Customerizing."

AT&T's new 0.8 micron CMOS SRAMS offer 10ns low-power cache solutions.

Going RISC or CISC? Clock rates running at 40MHz or more? We'll help you handle it.

AT&T provides a full line of high-speed cache data RAMs and tag RAMs, one of which is sure to give you a total cache solution.

Optimized for RISC

Our 0.8 micron CMOS SRAMS are optimized to provide high performance, low power cache solutions for the leading RISC and CISC processors. The Sun SPARCstation*, for example, uses the AT77C157 16Kx16 data SRAM. Optimized for the SPARC* RISC architecture, the AT77C157 provides an elegant 2-chip solution with no glue logic required.

"Customerizing"

AT&T's 10ns 64K and 12ns 256K SRAMS enhance 2nd level MIPS* RISC caches. And our 12ns tag RAMs accelerate PC architectures. That's what we mean by "Customerizing."

For more information, just give AT&T a call at 1 800 372-2447, ext. 635.

In Canada, call 1 800 553-2448, ext. 635.

Or contact your authorized AT&T distributor.

AT&T Microelectronics

CIRCLE NO. 27

COMPUTER DESIGN NOVEMBER 1991 39
Introducing The 40MHz Am386™ Microprocessor—
The Speediest 386 On The Planet.

It looks like a mild mannered 386. In fact, it is: A genuine, plug-in replacement for the i386. Except it's faster. Burns less power. Costs no more. And it's available now.

The Am386DX-40 microprocessor can transform any ordinary 33MHz system into an invincible, 25% faster, 40MHz Am386 system. So you can easily offer the world's fastest 386 performance.

It's not only super-fast, it's also super-efficient, thanks to its truly static

"It's Also More Power"
ful Than A Locomotive.

operation. That means even notebooks and palmtops can attain breakthrough performance.

Best of all, the 40MHz Am386 microprocessor is available now, available to everyone, and available at surprisingly low prices. How's that for Truth, Justice and the American Way?
So find a phone booth and call AMD at 1-800-222-9323. And let the world's fastest 386 come to your rescue.

Advanced Micro Devices
"We're Not Your Competition."

CIRCLE NO. 29
Chip vendors look to integrate micromachined sensors

Dave Wilson, Senior Editor

At first glance, micromachining, a technology used for manufacturing tiny mechanical structures in silicon, might seem a tad "off the wall." But, in fact, the technology has already been used to develop the ADXL-50, claimed by developer Analog Devices (Norwood, MA) to be the world's first micromachined acceleration sensor. It's not all that new. But, in fact, the micromachined structures in silicon, might seem surprising that other vendors including Texas Instruments (Dallas, TX) and Motorola (Phoenix, AZ) are all working on similar projects, even though products haven't formally been announced. The potential for such devices—in anti-skid braking systems, suspension systems and airbags—is enormous.

New fab process

Micromachinery itself isn't all that new. But to date, all commercially available micromachined sensors have used a bulk micromachining manufacturing process. The Analog Devices' part breaks new ground by using a surface micromachining process that lets the company integrate a sensor, as well as control circuitry, on the same die.

Typically, bulk-machined accelerometers consist of a silicon membrane or diaphragm roughly 10 µm thick formed by chemical etching. In the center of the membrane is a large block of silicon called the test mass. On the top surface of the device, near the center of the membrane, thin film piezo resistors are deposited. The resistors, whose resistance changes when they are deformed, are connected in a bridge circuit. Acceleration causes the test mass to move, deforming the diaphragm. The deformation results in a change in the resistors' resistance which in turn results in a small voltage output from the bridge circuit.

Surface micromachining, on the other hand, is a much more sophisticated technique than bulk micromachining. Various beams, masses and other structures can be formed by depositing and etching multiple thin films and layers of silicon and silicon oxide. The feature dimensions of such devices are 1-2 µm, roughly the same as conventional electronic circuits.

Three methods of sensing

Capacitive, piezoelectric and piezoresistive are three methods of sensing that can be used in micromachined structures, according to William Dunn, sensor circuit design section manager at Motorola's Custom Technologies Center. According to Dunn, because of the characteristics of capacitive or piezoresistive devices, such as dc response, no shift due to shock, and the requirements for self-test features in many applications, they are the preferred choice in many applications. Analog Devices agrees. The ADXL-50 chip, in fact, makes use of a surface micromachined capacitive sensor. In addition, on-chip excitation, self-test and signal-conditioning circuitry have been provided.

When viewed from above, the micromachined capacitive sensor looks like the letter "H." The thin arms of the H are the tethers anchoring the micromachined element to the substrate. The thicker central mass is free to move in a plane perpendicular to the tethers. A series of filaments project from the mass of the central mass. Each is one plate of a series of parallel plate variable capacitors. The other plates interleave with the moving mass plates and are secured to the substrate. Acceleration or deceleration in the axis of sensitivity exerts a force on the central mass which moves and displaces the interdigitized capacitor plates. This causes a fractional change in capacitance. Actually, the mass doesn't move. It's prevented from doing so by the application of an equal but opposite force created by applying charge to the capacitor plates. Acceleration can be derived by measuring the charge applied to the plates.

On-chip signal-conditioning circuitry produces a scaled-referenced and temperature-compensated output voltage between 0.25 and 4.75 V. In addition, a digitally controlled self-test function lets the sensor deflect at any time, producing a precise output voltage corresponding to the equivalent g-force for a healthy sensor. In that way, designers of systems that embed such a device can...
With the scalable VME64 interface chipset from Newbridge Microsystems.

Yes! Available NOW! From Newbridge Microsystems, the latest development in our open bus silicon product line, the CA91C064 DARF64. Together with the industry proven CA91C014 ACC, the DARF64 provides the ultimate in scalable VME64 interface technology for high performance systems.

The VME64 chipset builds upon the success of our VME32 chipset to provide:

- Complete 64-bit VMEbus functionality defined in IEEE 1014 Rev D specification
- Performance of 70 Mbytes/sec
- Pin-compatible upgrade from VME32
- Full multiprocessor VME support
- Full 68020/030/040 local bus interfaces
- Symmetrical DMA for VME data transfers
- Local bus burst transfer support.

Our VME32 chipset has also been the recipient of some exciting enhancements, including surface mount technology support with a new Plastic Quad Flat Pak, and new aggressive pricing — all intended to effectively improve the added value in your products!

All of our VME chipsets dramatically simplify the designer’s task of implementing complex VME interfaces, and provide flexibility and an effortless migration path from 16/32-bit VME to full 32-bit VME to the new 64-bit VME. Indeed, the VME64 chipset offers pin-for-pin compatible upgrades from our VME32 chipset. It’s virtually plug and play!

For proven performance, for powerful and versatile migration strategies, for leadership, service and continuing support — look to Newbridge Microsystems. Don’t settle for less!

For more information on these exciting products call 1-800-267-7231.

NEWBRIDGE MICROSYSTEMS

603 March Road, Kanata, Ontario, Canada K2K 2M5
Tel: (613) 592-0714 • 1-800-267-7231 • Fax: (613) 592-1320

Newbridge and logo and Calmos are trademarks of Newbridge Networks Corporation. © Copyright 1991, Newbridge Networks Corporation. All rights reserved.
The VMEbus Handbook was provided courtesy of VITA, Scottsdale AZ. Other brand and product names are trademarks or registered trademarks of their respective holders.

CIRCLE NO. 30
Comparison of capacitive, piezoelectric and piezoresistive sensors

<table>
<thead>
<tr>
<th></th>
<th>Capacitive</th>
<th>Piezoelectric</th>
<th>Piezoresistive</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loading effects</td>
<td>High</td>
<td>High</td>
<td>Low</td>
</tr>
<tr>
<td>Size</td>
<td>Small</td>
<td>Small</td>
<td>Medium</td>
</tr>
<tr>
<td>Temperature range</td>
<td>Very wide</td>
<td>Wide</td>
<td>Medium</td>
</tr>
<tr>
<td>DC response</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>High</td>
<td>Medium</td>
<td>Medium</td>
</tr>
<tr>
<td>Shift due to shock</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Self-test features</td>
<td>Yes</td>
<td>No</td>
<td>Capacitive</td>
</tr>
<tr>
<td>Damping available</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

At the Microsystem Technologies '90 conference (Berlin, Germany) last September, Motorola researcher William Dunn presented this comparison of capacitive, piezoelectric and piezoresistive sensors, leading some industry observers to conclude that Motorola will commercialize a capacitive device soon.

be assured that the device is working after years in the field.
"We can manufacture this thing on a conventional semiconductor process and make the sensor 1/20th the size of a bulk micromachined sensor," says Ian Bruce, senior technical marketing engineer at Analog Devices. "That leaves us a lot of room to put signal-conditioning circuitry on the same chip. By doing so, we can sell a complete signal-conditioned micromachined sensor to General Motors for five bucks. There's no way you can get to that price point with bulk micromachined technology," he concludes.

Where will it lead?
Clearly, the potential for micromachined devices is great. And it's interesting to speculate where Analog Devices or other silicon vendors may be considering using micromachining technology. "We are going to develop some more devices that mean..."
I TECHNOLOGY DIRECTIONS

INTEGRATED CIRCUITS

sure different g ranges. We will have a family of devices that will span ±2 g to ±200 g. That should cover most of the application requirements," exudes Analog's Bruce. Both Texas Instruments (Attleboro, MA) and Motorola are secretly working on such devices too. Motorola is rumored to be currently pursuing the development of a product "very much like Analog's ADXL-50" that's capacitive and surface micromachined. As a parallel development, Motorola is also supposedly designing a bulk micromachined device that uses "better understood" techniques, according to sources close to the company. One or both products may be available as samples in 1992 with production slated for the latter half of the year. Motorola is also examining how the sensing function can be integrated into a signal-processing chip, according to sources close to the company. Indeed, some products are presently in pilot line production at Motorola, but they aren't available commercially. They're simply being evaluated and tested.

For its part, Texas Instruments is also conducting research into such devices in its Freising plant just north of Munich in Germany. Like Motorola, TI hasn't made any commercial disclosures. And TI spokespeople would not comment on rumors that the company has already sampled devices to a major automotive company. But TI has demonstrated that it has the know-how to build micromachined devices. "We do have a development program ongoing. We are in the process of making [accelerometer devices]. And we are targeting airbag systems using micromachined silicon technology," says Greg Noelle, program manager for TI's micromachined acceleration sensor group. "But I don't want to get into any more details at this time." •

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Analog Devices (617) 329-4700 Circle 238
Motorola (602) 244-6900 Circle 239
Texas Instruments (800) 336-5236 ext.700 Circle 240

the JTAG/IEEE 1149.1 testability standard? Let us count the ways.

Texas Instruments was the first electronics company to develop products for implementing the JTAG/IEEE 1149.1 testability standard. Here's the latest of a fast-growing list of TI products compatible with the 1149.1 standard.

Standard Logic
1. BiCMOS (BCT) Octals (5)
2. Advanced BiCMOS (ABT) Octals (8)
3. Advanced BiCMOS (ABT) Widebus™ (7)

Support Devices
4. Test Bus Controller
5. Digital Bus Monitor
6. Scan Path Linker
7. Scan Path Selector
Application-Specific Memory
8. Diary

Digital Signal Processors
9. TMS320C40
10. TMS320C50
11. TMS320C51

Floating-Point Processor
12. TMS34082

Futurebus+™
13. Protocol I/O Controller
14. Arbitration Controller
15. Programmable Arbiters
16. Data Path Unit
17. Protocol and Cache Controller
18. Data Path for Cache

Gate Arrays
19. TOC100 Family (14 macros)
20. TGB1000 Family (15 macros)

Standard Cells
21. TSC700 Family (14 macros)
Diagnostic Software Tools
22. ASSET™

Comprehensive support
TI offers a wide selection of literature as well as training and educational testability courses.

For more information, call 1-800-336-5236, ext. 3911
If you would like to know more about JTAG/IEEE 1149.1 and how it's being supported by Texas Instruments, please request a copy of our "Testability Q&A Update."

When it comes to JTAG/IEEE 1149.1 testability support, you can count on TI.
PCB placement tools tackle today's layout constraints

Mike Donlin, Senior Editor

This circuit board laid out with the PCB Place tool from Pacific Numerix shows a histogram of the board's wiring density and a net that didn't meet the desired maximum delay time. In this case, the automatic placement will have to be run again.

Printed circuit board placement tools are facing the same uphill battle autorouters have fought over the last 10 years. Not only do both tools have to adhere to design rules to produce a working, manufacturable product, they must do it faster and better than a human designer or no one will buy them. Until recently, most EDA vendors have put their efforts behind routing algorithms, because that's what designers wanted. Now that autorouters have proven their worth for all but the most complex designs, EDA vendors are concentrating their efforts on placement tools that assist the board layout specialist in adhering to a host of constraints laid out by the design engineer, the test engineer and the manufacturing capabilities of the fab.

Many of these considerations, such as the thermal behavior of components and constraints of automatic pick-and-place equipment, were traditionally left until late in the design cycle. But the high cost of multiple iterations and tight time-to-market windows are signaling the end of the leisurely design cycles of the past.

"We've been in the back end of the process for too long," says John Roth, vice-president of sales and marketing for Pacific Numerix (La Jolla, CA). "By the time our tools discover a parasitic or thermal problem it's almost too late in the design cycle to do anything about them. So we want the design engineer to get more involved in component placement. We envision an environment where the layout specialist initially places the connectors and some of the components that relate to the physical constraints of the system's chassis and then sends the project back to the design engineer for placement of critical components. This brings the designer into the layout portion of the design cycle where his expertise can do some good."

Tool encourages involvement

To encourage the evolution of this type of environment, Pacific Numerix has recently unveiled PCB Explorer, a preroute signal integrity tool that complements printed circuit board design systems. The PCB Explorer lets engineers place components relative to signal integrity, thermal characteristics and device fatigue constraints. Board design and component placement can be electrically validated by the use of built-in parasitic parameter extraction and transmission line analysis capabilities, including wave propagation delay, reflection and crosstalk conditions. After the first pass with the PCB Explorer, the system will check the Manhattan distance (the shortest routable distance between two points) and line delay requirements to insure that each net's length is within the maximum allowable assigned propagation delay. Nets that don't meet the criteria are highlighted. The tool will also schedule pin ordering of all nets and minimize the wiring length and logical connections.

Though tools such as PCB Explorer try to bring as much information as possible to the layout portion of the design cycle, some engineers are still skeptical that placement tools have proven their worth.

"Right now I don't think that most placement tools fit the bill," says John Umina, president of ProDesign (Newton, MA), a printed circuit board design bureau. "Some of the interactive ones can bring up parts for placement that have the most connections to the component you just placed, and that's useful, but the fully automatic ones take so much time to set up that most engineers would rather just place components by hand."

EDA vendors are trying to answer this objection by bringing sheer computing speed into the game—speed which would make the set-up time and learning curve worthwhile. "It's true we ask designers to set a list of priorities," says Pacific Numerix' Roth. "These might include maximum propagation delay or parasitic parameters, but we've benchmarked our tool and it can place a 250-com-
I got a tip that a major military contractor had to simulate a system defined in VHDL at the behavioral level. The problem was, they had to process a minute of real time data through the design to verify it. Using a SPARC 2 with enough memory for a herd of elephants, it still would have taken months. But these guys simulated that minute of real time data on the entire design in a few hours. How? Turns out they were a beta site for the new IKOS VHDL Accelerator. The brass was impressed. Check out the details. And if they ask you where you heard about IKOS, just say, “A little bird told me.”
When run in route density mode, Valid Logic's Placement Evaluator looks at printed circuit board component placement relative to the number and direction of layers, parameter and grid settings, line widths and design rules. Colormaps overlaid on the board identify potential trouble areas for the autorouter.

I TECHNOLOGY DIRECTIONS

**CAE/CAD TOOLS**

When run in route density mode, Valid Logic's Placement Evaluator looks at printed circuit board component placement relative to the number and direction of layers, parameter and grid settings, line widths and design rules. Colormaps overlaid on the board identify potential trouble areas for the autorouter.

Too many details

If placement tools do gain acceptance, it will undoubtedly be for the same reasons routing tools gained a foothold—design rules are getting too complex for any engineer to keep them in mind during a lengthy design cycle. But no matter how many design rules are included in the autoplacement routines, the experienced engineer still has the upper hand when it comes to analyzing a design during placement.

"I think that the drawback to most placement tools is that they can't look ahead like a human designer can," says ProDesign's Umina. "An experienced designer might place a component on top of another one just to get the design partitioned, and then spread the parts out to fill up an area. An autoplacement tool just looks for an empty spot and puts a device down. EDA vendors need to find a way to make their tools shrewd components around like a designer does if they want to compete with human expertise."

Currently, printed circuit board placement tools work on a limited set of parameters to make decisions about where a component should go. They work on a user-defined grid according to restrictions laid out by the design engineer. If the tool tries to place a component and the result is favorable according to those guidelines, then the component is placed—if not, the tool tries again.

To expand the placement tool's decision-making capabilities, EDA vendors might consider using techniques that ASIC tools use, such as simulated annealing. This technique operates on the assumption that sometimes choices have to be made that make things worse before they get better. If the design doesn't improve after a certain amount of degradation, then everything is undone and the tool tries again. The drawback to this approach is that the tool might take too long to make decisions if there are too many choices and an engineer is going to simply finish the design by hand. Time is still of the essence.

Post-placement assistance

Some EDA vendors are staying out of the autoplacement fray by offering tools that examine a completed placement for routability. Valid Logic Systems (San Jose, CA) has developed the Placement Evaluator that automatically analyzes the routability of printed circuit boards, multiwire boards, hybrids and multichip modules (MCMs). The tool helps a designer determine whether a design can be routed in a given number of layers and identifies potential trouble spots for Valid's Insight router.

"We knew that placement tools that are based solely on rats nest placement don't consider enough parameters," says Tom Leonard, member of the technical staff at Valid. "What we wanted to do was simulate a route based on component placement that took many design rules into consideration. Our tool runs in minutes instead of the hours that a real route would take, so it's not the actual routing algorithm. It takes a snapshot of the current setup for the route and notifies the engineer of hot spots via a color map overlaid on the layout."

These colors designate overflow areas where there are too few available channels for the router to complete the number of projected connections. A trace map helps the designer identify congested areas and replace components for a more efficient route.

Probably the most difficult task ahead for placement tool designers is trying to emulate the decision-making process of an experienced designer. Some placement con-
WE'LL GIVE YOU THE WORLD

... Of Electronic Design

You asked for an integrated set of CAE/CAD design tools which could deliver every aspect of your engineering design needs at an affordable price. CAD Software offers the highest performing design system for your PC. Schematic capture, logic simulation, printed circuit board design, auto-routing, thermal analysis, and computer aided manufacturing are all within the PADS Design system.

Your design begins with PADS-Logic, the only PC-based schematic capture system which has a true multi-sheet database for quick and accurate design capture and data transfer to your PCB design. PADS-Logic has a large circuit capacity of over 1,000 equivalent IC's per design, a Hierarchical design ability with an unlimited number of levels, superb analog design capability, forward and backward annotation, a Part Editor and Graphical Library browsing.

PADS-PCB sets the standard for affordable high performance PCB design. A one mil database, 30 layers, automatic design rules checking, SMD ability, excellent interactive routing, and a set of ECO routines which ensure fast accurate changes, are just some of the features which have made PADS-PCB the #1 selling PC based PCB design system.

NEW! PADS-UNIX operates on the Sun Sparc Station family and contains all of the advanced features of the widely used PADS 2000 product, including schematic capture, powerful component placement aids, and multiple approaches to track routing. This advanced PCB design system can handle the most complex designs, with auto-routers for digital, analog and high speed/critical circuitry, an unlimited design capacity, ERC and DRC checking, intelligent copper pour and T-routing, 0.1\degree parts/pads rotation, and much more!

Call CAD Software today for your local Authorized Reseller, or for a no-cost Evaluation Package, and experience the world of electronic engineering design:

CAD Software, Inc.
(800) 255-7814
Inside MA
(508) 486-8929
119 Russell Street, Littleton, MA 01460

See Us At Wescon Booth #1428
reprints

Reprints of any article or advertisement appearing in Computer Design may be ordered from: June Bozarth, CSR Reprints, PennWell Publishing Company, P.O. Box 1260, Tulsa, Oklahoma, 74101, 1-800-331-4463 or 918-835-3161 Ext. 379.

Minimum order: 100 black and white copies, 500 four-color copies.

CIRCLE NO. 90

TECHNOLOGY DIRECTIONS

CAE/CAD TOOLS

For placement tools to gain acceptance, then, they must go beyond the obvious design constraints that guide them today. In essence, they must mimic the decision-making process design engineers use when drawing a schematic. Layout engineers intuitively follow guidelines inherent in a designer's schematic. This might be the paradigm that EDA vendors will have to emulate if they want to win engineers over to autoplacement and computer-aided placement tools.

Minimum order: 100 black and white copies, 500 four-color copies.

CIRCLE NO. 90

TURBO 386S / 386DX / 80486SX / 80486DX
INDUSTRIAL SINGLE BOARD COMPUTER
TWO YEAR WARRANTY

All TME products come with Two Serial ports, One Bi-directional Parallel port, Floppy & IDE Hard Disk Interfaces.

HQP486
* 20/25/33/50Mhz, 80486SX/DX
* Up to 48Mbytes on-board memory
* Optional 256K write back cache memory

HQP386C
* 25/33/40Mhz, 80386DX
* Up to 32Mbytes on-board memory,
* 128K write back cache memory

HQP386SX
* 16/20/25Mhz 80386SX
* Up to 16Mbytes on-board memory
* 64K cache memory
* Up to 1.5Mbytes FLASH EPROM on-board

TME Toronto MicroElectronics Inc.
1848 Bonhill Rd. #1 Mississauga, Ontario, L5T-1C4
Tel: 416 564-4833 • Fax:416 564-4768

COMM + 4

• FOUR SERIAL PORTS
• RS-232C OR RS-422/485
• DB-25 OR DB-9 CONNECTORS
• 16550A OPTIONAL
• INTERRUPT & DOS SOFTWARE
• EXCELLENT TECHNICAL SUPPORT
• DELIVERY FROM STOCK
• MADE IN USA

CIRCLE NO. 33
At 1 Meg
There's Simply
No Faster SRAM.

1 Meg. 20ns. Available Now!
Order them in a 256K x 4 or 128K x 8 configuration.
In a high density plastic SOJ package. Part of a full line of fast SRAMs.
For samples, orders or more information, call 1-206-834-8959.
Claims by FPGA tool vendors bury reality in noise

Barbara Tuck, Senior Editor

Fuelled by expectations that by 1995 the field-programmable gate array (FPGA) market will be more than five times what it was last year (consuming 1/3 of the gate array market), FPGA and tool vendors continue to introduce products at a feverish rate while gate array vendors select strategies to protect their ASIC business. In the meantime, FPGA designers are sifting through vendors' claims for tools that will deliver the ease-of-design and fast time-to-market promises that first made FPGAs popular. Users wanting to migrate from an FPGA to an ASIC, or from an ASIC to an FPGA, have to sift through even more claims and evaluate more tools.

The unfortunate thing about FPGAs is that from the beginning, they've been thought of as somewhat synonymous with magic. With silicon having become so complex and time-to-market pressures so burdensome, designers wanted to believe a magical solution was at hand. Designers who have worked with FPGAs have discovered, however, that despite their potential, FPGAs and the tools available to design them are far from delivering the hoped-for magic.

Design trade-offs

The absence of an efficient and consistent FPGA design methodology, not to mention a migration methodology, hasn't stopped vendors from engaging in an almost furious race to bring out new FPGA architectures, design tools and migration paths. Just this past month several FPGA design tools and migration paths were announced. The tools—or more accurately, the claims—have one thing in common: ease of design. When evaluating tools, though, users need to realize that for every ease-of-design feature a vendor claims for a tool, there's more than likely a corresponding negative feature. To fully grasp the design trade-offs involved, therefore, users need to hear what vendors say, as well as what they don't say.

When S-MOS Systems (San Jose, CA) signed an agreement last month to resell the Retargeter FPGA conversion software from Viewlogic Systems (Marlboro, MA), S-MOS also promised vendor independence. The Retargeter can, indeed, accommodate any FPGA architecture for the S-MOS user, and it can remap a design from any FPGA to any gate array—any S-MOS gate array, that is. But if a S-MOS user buys a limited-license Retargeter from S-MOS and then decides to target another gate array technology, the user has to pay Viewlogic lots of bucks to 'unlock' the software for vendor independence with regard to gate arrays.

Another claim attached to a new FPGA design tool comes from Xilinx (San Jose, CA) and touts freedom from device-specific implementation details through the use of large graphical modules that make up a generic library. That generic library, part of the Xilinx Blox (Blocks of Logic Optimized for Xilinx) synthesis system, is based on the Library of Parameterized Modules (LPM) standard intermediate format, backed by a consortium of FPGA and tool vendors. Designers will be able to use the generic library's parameterized modules, embedded in the EDIF syntax, to describe macrolevel netlist components. But the generic library doesn't alleviate the necessity for a Xilinx user to purchase a silicon-specific library for each of the Xilinx architectures. That means that a Xilinx user, who may have already purchased the XC2000 and XC3000 libraries from Xilinx, will have to purchase two more libraries to design with the new XC4000 family parts—the silicon-specific library for the XC4000 family members as well as the Blox generic library with which to design at a higher level of abstraction.

At that point in the shopping spree, the Xilinx user would have a
Don't be boxed in by ABEL™-FPGA's 1,000-gate capacity.

PGADesigner’s 27,500-gate capacity gives you some breathing room.

By their own admission, "...ABEL™ FPGA can safely handle 1,000 gates..." With today’s FPGAs pushing 10,000 gates, a 1,000-gate design tool just won’t cut it. You have to slice-up your design into “modules” and do it a piece at a time. That doesn’t make sense. Not when MINC’s PGADesigner gives you the design capacity for today’s largest FPGA... and then some. You’ll not only have elbow room now, but room to grow, too.

Unlike ABEL-FPGA, which is based on the ABEL™ PLD compiler, PGADesigner is a design synthesis system which allows you to design entire FPGAs in a single file for device design, optimization and simulation. By simulating entire designs, you can check functionality without going through place and route... another time and money saver.

It’s performance like this that’s made MINC the choice of Xilinx and Actel. And why PGADesigner is being fully integrated and resold by the leading CAE vendors. It’s also one of many reasons we have more installed seats for PLD and FPGA design tools on UNIX systems than any other supplier of programmable design synthesis tools.

So unwind and call us today! Ask for our FPGA Design Capacity Analysis and find out what you can do with a real FPGA design tool. And for a limited time, we’ll include a FREE FPGA device library when you purchase PGADesigner.
Once our Fast Statics met up with Hewlett-Packard, the attraction was obvious.

With new 256K BiCMOS devices, Motorola helped unleash the speed to empower HP's hottest workstations: The HP Apollo Series 700.

What made our 64K x 4 and 32K x 8 Fast SRAMs such a design-in favorite at HP? Performance for one thing. Availability for another.

With both 10 and 12ns versions already shipping, these TTL-compatible devices provide the sheer speed required by the world's fastest workstations.

Once again, Motorola has what it takes to enhance system performance. Like preeminent technology. Relentless product support. And a growing family of BiCMOS devices to accelerate your next design.

Want to give our BiCMOS Fast SRAMs a try? Just complete and send in the coupon on the opposite page. We'll introduce your design to powerful new friends. Faster than you thought possible.

If you like what's new, wait 'til you see what's next.

® MOTOROLA

® and Motorola are registered trademarks of Motorola, Inc.
© 1991 Motorola, Inc.
BurstRAM and DSPRAM are trademarks of Motorola, Inc.
proprietary tool providing expert knowledge of the Xilinx LCA technology, but would be locked into Xilinx as a vendor. And the user would still not have solved the migration issue unless he or she chose to go to Xilinx hardwired devices for volume production instead of going to an ASIC vendor's masked gate array.

Though Xilinx and Synopsys (Mountain View, CA) continue to claim that they're working toward a solution that would let a Xilinx library run on the Synopsys Design Compiler and thus interface to gate array vendors using Synopsys, that solution has not been forthcoming. The coarse-grained nature of the Xilinx architecture makes it far less than an ideal candidate for the Design Compiler synthesis program which was designed with fine-grained gate arrays in mind.

While Synopsys offers no help to Xilinx users, it does let ASIC designers use VHDL or Verilog to describe the function of an ASIC and then synthesize that design in an Actel, AT&T Compiler and thus interface to gate array vendors using Synopsys, that capability being locked into Xilinx LCA technology, but would be locked into Xilinx as a vendor. And the user would still not have solved the migration issue unless he or she chose to go to Xilinx hardwired devices for volume production instead of going to an ASIC vendor's masked gate array.

"NeoCAD will provide designers with a single set of device-independent, standards-based tools useful across all FPGA vendors' processes and architectures," says Bob Anastasi, president of NeoCAD. "We are applying our considerable CAD expertise to deliver tools that provide for technology-transparent design—

- the ability to design without regard to implementation technology—from one FPGA vendor to another, and between FPGAs and gate arrays.
- He goes beyond device- and vendor-independence to claim that NeoCAD tools will achieve higher clock speeds and greater gate utilization within existing architectures.
- If NeoCAD can make good on its promise, and throw in the use of a single generic library to boot, it just might become the single most successful EDA tool vendor yet.
- But until designers actually use the NeoCAD tools and uncover whatever negative features might lurk behind all the positive claims, as has happened with the tools thus far, it's best to reserve judgment. Since user experience with FPGA design tools and migration methodologies can be invaluable to other users, next month's Special Report on "Migrating from PLDs and FPGAs to full ASICs" will focus on users' design and migration experiences.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Altera (408) 984-2800 Circle 241
AT&T Microelectronics (800) 372-2447 Circle 242
NeoCAD (303) 442-9121 Circle 243
S-MOS Systems (408) 922-0200 Circle 244
 Synopsys (415) 962-5000 Circle 245
Viewlogic Systems (508) 480-0881 Circle 246
Xilinx (408) 559-7778 Circle 247

More than meets the eye.

Want to see more of Motorola's Fast Statics? This chart gives you but a glimpse. For a closer look, mail in the coupon for our complete quarterly update of new Memory products. We think you'll like what you see.

Motorola Fast Static RAMs

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>256K x 4</td>
<td>25ns</td>
<td>MCM62909</td>
</tr>
<tr>
<td>128K x 8</td>
<td>25ns</td>
<td>MCM62910</td>
</tr>
<tr>
<td>256K x 4</td>
<td>15/20/25ns</td>
<td>MCM62911</td>
</tr>
<tr>
<td>64K x 4</td>
<td>10/12ns</td>
<td>MCM62912</td>
</tr>
<tr>
<td>32K x 8</td>
<td>17/20/25ns</td>
<td>MCM62913</td>
</tr>
<tr>
<td>32K x 9</td>
<td>15/20/25ns</td>
<td>MCM62914</td>
</tr>
<tr>
<td>16K x 4</td>
<td>12/15/20/25ns</td>
<td>MCM62915</td>
</tr>
<tr>
<td>8K x 8</td>
<td>12/15/20/25ns</td>
<td>MCM62916</td>
</tr>
<tr>
<td>4K x 4</td>
<td>15/20/25ns</td>
<td>MCM62917</td>
</tr>
</tbody>
</table>

Synchronous Fast Static RAMs

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>512K x 4</td>
<td>12/15/20ns</td>
<td>MCM62982</td>
</tr>
<tr>
<td>4 x 64K x 1</td>
<td>12/15/20ns</td>
<td>MCM62983</td>
</tr>
<tr>
<td>64K x 4</td>
<td>15/20ns</td>
<td>MCM62984</td>
</tr>
<tr>
<td>4 x 64K x 1</td>
<td>15/20ns</td>
<td>MCM62985</td>
</tr>
<tr>
<td>32K x 9</td>
<td>17/20/25ns</td>
<td>MCM62986</td>
</tr>
<tr>
<td>16K x 16</td>
<td>12/15/20/25ns</td>
<td>MCM62987</td>
</tr>
<tr>
<td>16K x 4</td>
<td>15/20ns</td>
<td>MCM62988</td>
</tr>
<tr>
<td>8K x 16</td>
<td>10/15/20/22ns</td>
<td>MCM62989</td>
</tr>
<tr>
<td>8K x 8</td>
<td>12/15/20/22ns</td>
<td>MCM62990</td>
</tr>
<tr>
<td>4K x 4</td>
<td>15/20/25ns</td>
<td>MCM62991</td>
</tr>
<tr>
<td>4K x 8</td>
<td>15/20/25ns</td>
<td>MCM62992</td>
</tr>
<tr>
<td>4K x 16</td>
<td>12/15/20/22ns</td>
<td>MCM62993</td>
</tr>
<tr>
<td>2K x 16</td>
<td>12/15/20/22ns</td>
<td>MCM62994</td>
</tr>
</tbody>
</table>

BurstRAMs

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>32K x 9</td>
<td>14/18/24ns</td>
<td>MCM62940</td>
</tr>
<tr>
<td>32K x 16</td>
<td>14/19ns</td>
<td>MCM62941</td>
</tr>
<tr>
<td>64K x 16</td>
<td>20/25/35ns</td>
<td>MCM62942</td>
</tr>
</tbody>
</table>

DPSRAM

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>8K x 24</td>
<td>20/25/35ns</td>
<td>MCM65624</td>
</tr>
<tr>
<td>8K x 36</td>
<td>20/25/35ns</td>
<td>MCM65625</td>
</tr>
</tbody>
</table>

Latched Fast Static RAMs

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>16K x 16</td>
<td>14/17/20ns</td>
<td>MCM62995</td>
</tr>
<tr>
<td>8K x 20</td>
<td>17/23ns</td>
<td>MCM62996</td>
</tr>
</tbody>
</table>

Cache Tag RAM Comparators

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>4K x 4</td>
<td>18/20ns</td>
<td>MCM4180</td>
</tr>
<tr>
<td>4K x 4</td>
<td>20/25ns</td>
<td>MCM4246</td>
</tr>
</tbody>
</table>

Fast Static RAM Modules

<table>
<thead>
<tr>
<th>Size</th>
<th>Speed</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>256K x 32</td>
<td>25ns</td>
<td>MCM323572</td>
</tr>
<tr>
<td>256K x 8</td>
<td>15/20ns</td>
<td>MCM32562</td>
</tr>
<tr>
<td>64K x 32</td>
<td>15/20ns</td>
<td>MCM32564</td>
</tr>
<tr>
<td>2 x 32K x 36</td>
<td>15/20ns</td>
<td>MCM325622</td>
</tr>
</tbody>
</table>

* Fabricated in 81C MOS technology
* Production scheduled early July 1991
* Production scheduled June 1991

Return this coupon to Motorola, Inc.
P.O. Box 1466, Austin, Texas 78767

Application Requirements
Name ____________________________
Title ____________________________
Company _________________________
Address __________________________
City __________________ Zip ________
Phone ____________________________
Micro gyroscope brings motion sensing to low-cost systems

Tom Williams, Senior Editor

A series of technical breakthroughs in gyroscope technology will soon open the doors for the use of gyroscopes as motion sensing devices in a wide range of computer-based systems including navigation and dead-reckoning systems, robotics and machine control, surveying systems, optical instrument stabilization, hand-held computers and more. The enabling technology is embodied in the GyroEngine by Gyration (Saratoga, CA). The GyroEngine is, quite simply, a low-power, low-cost, very accurate gyroscope about the size of a walnut that can be easily integrated into digital systems. Conventional gyroscopes are typically expensive ($1,000 to $200,000), bulky, heavy, and must be manufactured with precision-machined metal parts. The GyroEngine is manufactured using injection molded polycarbonate plastic, measures 1.25 x 1.75 in. and consumes 0.1 W of power at +3 V.

Gyroscope operate on the principle of the momentum of a spinning flywheel. Once in motion, the spinning mass resists changes to its angular attitude. In typical gyroscopes, the wheel is mounted on a pair of gimbals that lets the housing—and the plane or ship that contains it—rotate freely around it. Motion sensors in the gimbals relay changes in angular attitude that can then be sent to a gyrocompass or other control system. Typically, these motion sensors are magnetic- or potentiometer-based and require digital-to-analog conversion to yield the digital data needed by a computer. Balancing parts requires precise machining and measurement.

### Optical motion sensor

One of the major breakthroughs in the GyroEngine was the development of an optical motion sensor. The optical sensor requires only one sensor for two degrees of motion and it gives a direct digital readout without analog-to-digital conversion. An LED shines light through a grid perpendicular to the spin axis of the wheel. On the ring are lines for optical sensing. In a hole at the gimbal bearing perpendicular to that axis is another grid with radial lines which the light also passes. The interference or moire pattern created by the two grids changes characteristically when the housing is rotated along either axis. A quadrature photosensor picks up the changing pattern which is interpreted by a microcontroller on a small external circuit board.

The grid resolution is 2,300 lines/in. and the angular resolution is currently 10 bits/degree. Gyration can produce GyroEngines with greater or less accuracy, with corresponding differences in price, depending on customer needs, says president and CEO Tom Quinn. The raw output of the GyroEngine is parallel, but is also convertible to RS-232 or RS-422 for use in a cursor-pointing device, for example.

### Plastic replaces metal

Another breakthrough is in manufacturing. Quinn notes, “Plastic has an almost guaranteed volume weight.” Thus, injection molded plastic yields parts of uniform weight and shape so that the only precise balancing required is in the flywheel and that’s a matter of shaving just a little metal, Quinn says. The gyroscope and motor are mounted on jewel bearings and the motor control electronics are contained on a surface-mount chip within the motor itself. “This gyroscope has been designed so that we can make two gyros per minute,” says Quinn.

Gyration is incorporating the GyroEngine in a product, indeed a pointing device, for use with laptop

---

**GyroEngine - exploded view**

The GyroEngine's flywheel and motor are encapsulated in a fluid-filled shell and a system of gimbals that sense two axes. Light shines through a grid of lateral marks on one axis and through a radial grid in a hole on the other axis. The interference pattern of light passing through the two grid systems allows direct digital sensing of angular changes on two axes.
Optimize your 680x0 Application to its peak

...with Oasys Embedded/Cross Software Tools.

Reach the pinnacle of your development with Oasys Cross Tools

Oasys delivers full 680x0 Cross and Native development tool kits built around the industry standard
Green Hills compilers.

The Green Hills 680x0 compiler’s Dhrystone rating is 35% faster than Sun’s native C compiler.
Using the new procedural inlining optimization, the rating jumps to a staggering 80% improvement.

Advanced C, C++, FORTRAN and Pascal Language Support

• Full ANSI C XJ311 support with switch selectable K&R C support.
• A true C++ Compiler for cross development.
• FORTRAN 77 with VAX VMS and DoD MILSTD-1753 extensions.
• Pascal ISO Level 1 support.
• All compilers are inter-language callable.
• Native compilers are supported for 680x0, 88000, 386™ & i860™ microprocessor hosts.

Available Now!

Oasys tools are available on over 35 UNIX based workstations and systems including DEC (VMS/Ultrix), Sun, HP/Apollo, IBM (OS/2 and AIX), and DG. Call us for the complete list.

Other Cross Tool Kits include:
88000, 80386, 1860 and Microsoft C.

Integrated 680x0 Cross Development Tool Kits

Green Hills 68000/10/20/30/40 Optimizing Cross Compilers (C, C++, Pascal, FORTRAN)

• Superior register allocation, inlining and loop unrolling techniques.
• Support for position independent code and data.
• 68881, 68882, 68332 support.
• ANSI C run-time source library included for cross development.

Oasys UDB Universal Debugger

• Source level remote debugger for embedded programming.
• Multi-targeted and multi-window (supports 680x0 and 88000 targets).
• Extensive macro language.
• Customize communications to your target.

Oasys 680x0 Assembler/Linker

• Macro Assembler, Linker, Librarian, Cross Reference and Symbol File Format Utilities.

Oasys 680x0 Simulator

• Invaluable for debugging software without target hardware.

Scale new heights with high performance tools from Oasys. Call us for detailed benchmark results.

CALL (617) 862-2002
Fax (617) 863-2633

One Cranberry Hill, Lexington, MA 02173
Single Source, Total Solutions

Worldwide Support: Australia—Foremost Computing Sys 93-785-0122
972-3-5487-77 Italy—Instruments 02-383-801 Japan—ERI 03-688-8866 MCM 01-878-8477 Norway—OTB 02-30-9600 Singapore—Automated Systems Ltd 02-786-9556 Spain—Telespa 01-204-1500 Sweden—Trace A/R 0822-6000 Switzerland—Zubliek Engineering AG 01-730-7050 UK—Real Time Products 021-223-8780

CIRCLE NO. 37
SOFTWARE AND DEVELOPMENT TOOLS

STOP WASTING TIME & MONEY

BSO/TASKING's new toolkit for developing software for the 68000 family, called TASKTOOLS™, beats all others on the market today. Check out these features and benefits.

C COMPILER
- ANSI C
- Highly optimized code
- Reentrant code
- Direct control of I/O
- Interrupt handlers may be written in C
- Floating point support
- 68040 and 68332 support

CROSS VIEW™ DEBUGGER
- All major emulators supported
- Multi-window interface
- Code & data breakpoints
- Source level tracing
- Stack tracing
- I/O simulation

ASSEMBLER & LINKER
- Motorola compatible
- FPU & MMU support
- Fully featured

BENEFITS

TASKTOOLS™ offers you the following benefits:
- Reduced code size
- Increased productivity
- Great documentation
- Hot line support
- For PC, Sun, Vax, HP, Apollo, IBM & DEC RISC
- Multi object formats

OTHER PROCESSORS WITH SIMILAR SUPPORT
- Motorola 68HC11
- Intel 80X86
- Intel 8051 & derivatives
- TMS 320C25
- Siemens 80C166

CALL US
1-800-458-8276.
Outside U.S.A. 617-894-7800.
Fax 617-894-0551.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Etac (415) 328-3825 ................. Circle 258
Gyration (408) 255-3016 .............. Circle 259

CIRCLE NO. 38

58 NOVEMBER 1991 COMPUTER DESIGN
"Reliability is essential when we're designing systems for military aircraft. Microware's track record with real-time system software made OS-9 our logical choice."

Systems Research Laboratories (SRL), a leading defense contractor, designs and builds avionics systems for the military. These systems include heads-up and heads-down displays, digital scan converters and electronic warfare equipment.

"Microware’s OS-9 Real-Time Operating System provides the reliability we need to develop sophisticated avionics systems."

SRL had tried other systems, including "dumb" kernels, but none provided the reliability needed for their demanding military applications. Then, SRL turned to Microware’s OS-9 Real-Time Operating System. “We looked at Microware’s track record, as well as evaluated OS-9’s performance in our units.”

“Microware consistently develops and designs quality software products… Their OS-9 Real-Time Operating System was the logical choice for SRL.”

Before SRL’s systems are installed on military aircraft, every system is put through its paces. "Our products are found in the most sophisticated military aircraft. We’ve designed Microware’s OS-9 into our critical avionics systems because of its reliability and functionality."

“We put every embedded OS-9 system to the test.”

OS-9 and its comprehensive suite of real-time development tools provided a total solution for Systems Research Laboratories. Find out how Microware can put OS-9 to work for you. Call us today to order a FREE copy of the OS-9 Catalog (your complete guide to the OS-9 Operating System).

Call Microware Today!
1-800-475-9000
In California, call (408) 980-0201

MICROWARE SYSTEMS CORPORATION
1900 N. W. 114th Street • Des Moines, Iowa 50322
Phone: (515) 224-1929 • Fax: (515) 224-1352

Microware is a registered trademark of Microware Systems Corporation. OS-9 is a trademark of Microware Systems Corporation. All other brand or product names are trademarks or registered trademarks of their respective holders.
TRW PRESENTS A GROWING LINE OF COLOR PALETTE DACs.
(BET YOU NEVER KNEW WE HAD SUCH A COLORFUL PAST.)
Years ago, TRW pioneered the technology for the DACs of today. And for decades, our name has been synonymous with the highest quality products. So it seems only natural to apply TRW's legendary standards to a growing line of Monolithic Color Palette D/A Converters, for high definition color graphics applications.

Take for example our third Color Palette DAC in the last year - the TMC0458. This stand-alone triple 8-bit DAC doesn't require a costly companion synchronization chip. Yet it's pin-compatible with the industry-standard 458's.

It provides pixel rates up to 135 MHz, with a 256 x 24 color palette and a 4 x 24 overlay palette - thereby supporting up to 256 simultaneous colors from a 16.8 million color palette. So CRT's of high performance graphics systems will have it made in the shades.

The red, green and blue channel analog outputs of the TMC0458 are RS-343A compatible. And its color palette can be queried by the host computer asynchronously with respect to pixel data. Plus you get the benefits of CMOS technology. And of course we have full MILSTD-883 compliant processing.

All with the quality orientation that is to be expected from TRW LSI - whose high standards in video technology earned an Emmy award in 1989.

Our growing line of Color Palette DACs also includes the industry-standard triple 6-bit TMC0171 and TMC0176, for low-cost VGA graphics. Plus, all these products have the full spec performance that is synonymous with TRW standards.

Ask for the data sheets, applications and other information on our Color Palette DACs today. From the company whose pioneering spirit has always made us a shade better.

Call or write: TRW LSI Products Inc., Park City Mizonokuchi A-901 379-1 Mizonokuchi, Takatsu-ku Kawasaki City, Kanagawa Prefecture 213 044-844-5673 FAX 044-844-4679

TRW LSI Products Inc.
Real-time multiprocessing pushes software limits

Developing software for real-time multiprocessing systems requires attention to the needs of the application, communication and system architectures. Tools to help designers are not yet mature, but are well on their way.

Tom Williams
Senior Editor

When the ship's captain signals flank speed, the starship captain calls for warp eight and the computer user plugs in an additional CPU, they all want only one thing: more power. None of them wants to hear any objections from engineering. It's engineering's job to see that power can be easily increased—from the user's point of view—by solving all the inevitable technical problems involved in a transparent way. The computer user expects to program a system in terms of an application's needs (i.e., in a high-level language) and run the application without regard to hardware details. A system should be flexible so functionality can be increased by adding software tasks and processing power can be increased by adding CPUs. Easily enough stated for the user, but for the engineer, those demands can pose some fairly daunting problems, especially in the arena of software design.

Developing software for multiprocessor systems is closely linked with the application's needs as well as the chosen hardware architecture. Designers need to use interprocess communications that are flexible, yet maintain real-time behavior. They need to distribute tasks across hardware resources (e.g., processors, I/O channels) and redistribute them in response to changing demands without major rewriting of code. They need tools to debug code residing on different processors, tools that can help them analyze task execution and processor utilization under load in order to optimize the use of resources in a design and still be sure that a system won't fail because of overload. These are tall orders, and while there is yet a great deal to do in some areas, there has been good progress in others.

Multiprocessing, of course, involves more than just turning a number of processors loose on different parts of an application—they have to communicate. The interprocess communication (IPC) that was formerly done between tasks on a single CPU must be mapped to a multiprocessor.

Real-time multiprocess-ging systems are pervading many types of equipment. This digital music-mastering system relies on real-time communications between processors to separate the studio end from noisy fans and disks while maintaining real-time control of the recording and mixing process.
REAL-TIME MULTIPROCESSING

architecture. This forces the designer to make decisions about IPC in the light of interprocess communication. That is, how a set of communicating tasks will be affected by mapping them onto a physical and distributed architecture.

"IPC's have to be real-time," says Borko Furht, senior director of research and advanced development for Modcomp (Ft. Lauderdale, FL). This means they shouldn't affect interrupt latency or interfere with task scheduling and they should be predictable. IPCs should also work at interrupt speed, provide data at least at processor bus bandwidths and provide for easy system expansion. Finally, IPCs should introduce no background traffic.

The latter stipulation eliminates several forms of IPCs such as semaphores and mailboxes. Both introduce additional overhead in the form of message acknowledgement or polling that puts traffic on the bus and makes timing less predictable. Almost exclusively, real-time multiprocessing uses message passing as the IPC of choice. Message passing is characterized by notification and data exchange. One method, used on the systems built by Modcomp, has the communicating processor issue an interrupt to the receiver. If the interrupt is of a higher priority than the currently running task, the message's data is transferred immediately over the system bus at bus speed. Otherwise, it's queued to be transferred in the order of its priority. The key point is that message passing can be handled and prioritized like any other task in the real-time system.

Of course, using shared memory to pass IPC data can lead to bus contention and degrade determinism. So there's a need to keep messages that pass across the bus short and to group tasks that communicate a great deal with one another on the same processor. "The trend in multiprocessor systems," says Jeremy James, president of Precise Software Technologies (Nepean, Ontario), "is that there will be less and less use of shared memory and more and more use of microprocessors that can communicate over high-speed point-to-point links." This makes it sound like the current practice of using interrupts to signal messages and bus paths to transfer data is simply a way of getting around the limited direct communication bandwidths of present processors.

The exception is the Transputer family by Inmos/SGS Thompson (Bristol, UK) and emerging designs like Texas Instruments TMS32C40 DSP chip, which incorporate serial communications channels. On a Transputer, these channels (called links) are like interrupts that can also pass data point-to-point. There's still a need to see that such high-speed messaging capability doesn't interfere with task scheduling, (i.e. that a link, once asserted, doesn't force its data on the processor before it's ready).

"On a Transputer, you can have guardian processes that listen to link traffic and say, 'OK, this is a message to X, so I'll pass it right away,' or, 'This goes into a mailbox for now,'" says Raul Diaz, graphics application engineer for Inmos. Interestingly, however, Diaz points out that message passing within one Transputer can be slower than over links to different processors because it's a memory-to-memory move that uses bus bandwidth while link communication is done with a DMA engine. Because of the Transputer architecture's unique nature, this would appear to be an exception to the general rule of putting high bandwidth communications on the same processor.

IPC's should be flexible

Actually, it only helps to point out the need to analyze or experiment with different task distribution scenarios, which demand that the interprocessor communications be flexible and transparent to ease the work of redistributing tasks. It should be possible "to write an application that consists of a team of processes that run on a single machine and without any software changes to scatter those tasks on a network of machines," according to Dan Hildebrand, senior design staff member for Quantum Software Systems (Kanata, Ontario).

Within Quantum's QNX, a real-time, Unix-compatible operating system, such networking is done by the net task, one module of the operating system. The job of the net task is to make the IPC flow transparently across whatever underlying medium is used. Communication is established and tasks are assigned to processors by name within a task-creation library. From then on, according to Hildebrand, "IPC and processes finding each other are identical whether the processes are running on a single processor or on different processors on a network."

A higher-level communication interface such as Unix sockets can also
Maybe you’re throwing the wrong things at your development problems.

You’re looking at a fairly common approach to solving sticky embedded design problems.

Hurling more money and engineers may have worked on smaller-scale projects. But it often falls short of the mark with today’s more complex 16- and 32-bit designs.

At Applied Microsystems, we’re helping software and hardware teams develop better embedded systems more efficiently with high-performance, integrated development systems.

With our tools and support, your project’s cost is more manageable. Your design team is more productive. And the end product is more of what you envisioned from the beginning.

This may all sound too good to be true, but Applied Microsystems has the solutions and experience to make it real. Witness the fact that we’ve set up over 15,000 development systems worldwide.

To learn more, call us for details or free literature at 1-800-343-3659 (in WA, 206-882-2000).

We’d like to throw a few solutions your way.
REAL-TIME MULTIPROCESSING

be used to make IPC transparent and flexible. VxWorks by Wind River Systems (Alameda, CA) uses sockets, which are also being standardized as a communication paradigm by the Posix committee. “Sockets are just an interface. The socket is a definition of how the program interfaces to a particular communication protocol,” says David Wilner, vice-president of engineering for Wind River. “There are many protocols that can be implemented under sockets.”

But the advantage is that you can code your entire application using sockets and substitute different protocols underneath. To communicate locally, you could use a very fast, very deterministic protocol; to communicate over Ethernet, you could plug in TCP/IP and the program would still see the same interface all around. The protocols would be bound to the physical media and its associated differences in speed and determinism, but the tasks could be easily reassigned by directing their communications to different sockets.

The fact, though, that communication channels between processors are hardware-dependent means that communication between processes (tasks) must be carefully considered in terms of acceptable timing and overhead. “A rough rule of thumb,” says Quantum’s Hildebrand, “is to lay out your team of tasks with lines indicating what the IPC is going to be and identify the high bandwidth paths.” You don’t want to have those high bandwidth paths flowing across the network. The same goes for interrupt handlers and the tasks they serve.

Tools for multiprocessor design

The main advantage of an asymmetrical multiprocessor system is to dedicate hardware resources to critical tasks and be certain the tasks will run within required time limits. Still, short of building in sufficient margins to assure a degree of comfort, how is one to know how much processing power to devote to a certain set of tasks and when a system is approaching overload and it’s time to add another processor?

“That,” says Inder Singh, president of Lynx Real-Time Systems (Los Gatos, CA), “is the basic issue, and most of the numbers that get published in data sheets don’t address that at all. You’ve got to know how your system will behave under load and you’ve got to be able to monitor it in real-time.” Timing analysis can’t be taken as an average or a histogram. This means a system might have to be monitored for days or weeks to find the worst case timing between a given critical input and an output.

“That’s typically done at the application level,” Singh says. In response to needs from the space station Freedom project, Lynx has built a way for its Lynx/OS Unix-compatible real-time operating system to signal the application with a warning that the system is getting close to overload. A task can tell an error recovery routine that a deadline has been missed. If one builds in some dummy tasks with relatively low priorities, they could provide warning signals when they started to miss deadlines to alert users that the system is getting close to overload. On a space station, that would be a nice thing to know.

It’s good to know you can assure reliability with mechanical methods. But having met the resource requirements for critical tasks, it would be ideal to optimize the use of CPU resources in a system to keep costs down and achieve a competitive edge—particularly for commercial applications. This requires the ability to analyze CPU usage, the amount of time given tasks run and the usage of communication resources. Tools to do this in multiprocessor systems, however, are still in their infancy, although some are beginning to appear on the market.

Approach with caution

In the absence of adequate tools, caution has been the recommended approach. “People assure themselves by building multiprocessor software and hardware taking the simplest, minimalist approach to getting the job done—knowing that they’re not making optimal use of the hardware resources,” says Alfred Chao, president of Software Components Group (San Jose, CA) whose pSOS+ real-time kernel also comes in a multiprocessor version called pSOS+M. This conscious suboptimal approach with people taking a realistic attitude to what they’re doing, says Chao, most often leads to projects that are successful. “People who are not realistic will get bogged down in all sorts of harebrained schemes trying to tweak the system based on the multiprocessor architecture and that usually just falls apart.

But such projects wouldn’t fall apart if the designers could get sufficient information about what is happening—and that requires adequate analysis tools and debuggers.
The phenomenal growth of the compact disc market has posed new engineering and economic challenges for mastering studios as they strive to meet the demands of CD mastering, digital tape preparation and regeneration of catalog material. Most audio consoles, however, are based on analog technology and fall far short of the potential of digital audio processing. To meet this need we developed the Muse, a fully digital transfer console designed for digital mastering. The computing power required to process music in real-time is immense—the console designed for digital mastering.

Our challenge was to achieve separation of the console/user interface from the music-processing hardware without losing the real-time link between the two functions. In addition, the complex functionality of the product required significant investments of development effort to implement a user-friendly graphical user interface (GUI). Considering the complexities of the target system, ease of development was also an important criteria. Similarly, the GUI had to meet, not compromise, our demanding real-time constraints.

The solution consists of a two-processor, networked design where the console/user interface is controlled by one processor (a 33-MHz 80386 with an EISA bus) and the music-processing hardware is controlled by a second 33-MHz 80386. The user interface processor implements a GUI and a VGA screen and also controls the various sliders, potentiometers, multisegment displays, and other devices present on the console. Specialized hardware interfaces these controls to the user-interface processor such that continuous changes of the controls can be monitored and recorded. The second processor controls a team of 30 digital signal processors and other specialized digital audio processing hardware in the music processing unit. This unit actually implements the control requests coming from the user-interface and forwards the status of that processing back to the user-interface. The two control processors are connected with an arcnet to form a two-node LAN. The deterministic packet delivery inherent in a token-passing arcnet enables the two components of the system to achieve the necessary physical separation without losing the tight interprocessor communication necessary to meet the real-time constraints of the system.

Our solution is a two-processor design: the console/user interface and the music-processing hardware are controlled by separate processors.

The messaging between the control console and the music-processing unit starts with the results of a previous request from the control console together with current status information to the control console. The control console then processes and displays this data in the form requested by the operator. The console then replies to this status message with data containing the current settings of the controls on the console. This message loop runs continuously while the operator makes adjustments to the response curves being applied by the music-processing hardware. Simultaneously, while changes in the control settings occur, these changes are implemented by the DSPs and recorded along with the music being processed. To maintain the tight coupling required for this man/machine feedback loop, the interprocess messaging across the network has to meet a deterministic, worst-case criteria of 10 ms.

The software to implement this console is built on top of the QNX operating system by Quantum Software Systems. QNX lets the application be written as a team of cooperating, communicating processes running on a single processor. Then, without any source code changes, those processes can be distributed to run on a network and the OS will automatically cause the messages between the processes of the application to flow across the network. In addition, the network transparency lets any process use the resources of any machine in the network, regardless of whether those resources are local or remote. This lets the user-interface console boot from the network as a diskless node, and then use the disk resources of the music-processing unit to load the operator-interface software and control files. Since the OS is also inherently multuser, we can use modems to allow dial-up remote diagnostics to support units installed at customer sites. The debugging tools can work across the dial-up links as well, letting us work closely with customers to implement customer-specific modifications.

The QNX development environment is hosted directly on our runtime system, and the support for network-distributed parallel compiles lets the runtime system double as a complete development system. Rather than cross-developing from another platform and using in-circuit emulation and other techniques for debugging, the natively hosted debugging and profiling tools let us debug and performance tune both local and network remote processes to meet our requirements.

The flexibility of a distributed real-time OS lets the physical packaging needs of the Muse be met without compromising the real-time performance of the application. And, as a bonus, there's additional capacity for future enhancements since our system's processors experience a 30-percent idle time.

Mark Schmid, Muse team leader, Audio Animation Inc.
REAL-TIME MULTIPROCESSING

“The only way you’re going to be able to build reliable systems is to have tools that function on a higher level,” says Chao. Now a number of companies are beginning to address analysis tools for multiprocessing.

Quantum Software, for example, has released a profiling tool called Prof that can profile several tasks running simultaneously. In addition to producing histograms of task execution, Prof can look at each processor and see how much of a load it’s taking in an application. Furthermore, the tool can gather statistics on the volume of messages passing between nodes and help identify which are the high bandwidth paths between processes. Prof helps identify which processes are consuming the bulk of a processor’s capacity and might need to move to another processor. Identifying the high-traffic communication paths helps avoid putting a high-bandwidth path across the network between two processes that could be running on the same processor.

Prof merges the link maps of as many processes as are ascribed to it into one profile set. While the system runs under load, Prof takes the information from all the named processes and generates a merged profile report. Quantum has released Prof in source form to designers, and hopes, according to Hildebrand, they will “begin using it in generic form to begin with and then modify it with the idea of making it an application-specific tool to help more accurately profile that application.”

Who’s carrying the load?

Multiprocessor Toolsmiths (Nepean, Ontario) has added multiprocessor analysis capability to its Remedy debugger. Remedy is a part of Toolsmiths’ CASEworks/RT integrated CASE environment. The facility lets users look at task loading across all processors on a task-by-task basis. Thanks to the integration in the CASE environment, according to Toolsmiths’ president Kim Rowe, “If you want to redistribute the load, you just drop into the CASE tool, change the processor number of a task, rebuild and that’s it.”

This CASE tool, called OnTime, provides graphical hardware specification complete with software configuration parameters and switch settings. Users define the hardware architecture using off-the-shelf boards, user-specified boards, buses, disks, tapes, networks, backplanes, and other basic elements. From this graphical description, users can automatically generate documentation on a mixed multiprocessor runtime environment. To add a board, the user selects the board type, fits it into the memory map, specifies the software environment, and regenerates the system (by setting switches and physically inserting the board).

To tailor application software to the new board, the user simply moves tasks to it by changing the processor number in the graphical software architecture and regenerating the application. Downloading, testing and measuring performance are done using Remedy’s mixed multiprocessor measurement tool that’s described above.

Modcomp has developed a tool to analyze the loading of an asymmetrical multiprocessor system and give the developer a command interface to quickly change the loading. The Application Worksheet presents system information in a spreadsheet format. A monitor menu lets the user view the performance of tasks as they execute on different processors in the system and also view the loading of individual CPUs. A build menu is used to import and edit files, compile and link programs and assign tasks to processors.

The Application Worksheet also includes a scheduler with a menu the designer uses to create simple or complex schedules. A task, for example, might be required to trigger on completion of some other task, or a given interrupt handler might be required to complete within a certain time. The Application Worksheet can see that all tasks finish within their deadline. Finally, a control menu provides an interface to the software debugger environment.

According to Modcomp’s Furt, the Application Worksheet can be used during development to experiment and see that all processors are evenly loaded and none are overloaded. During system test and operation, it can be used for monitoring the system in the real world. “The program dynamically sees what the load is on your processors,” says Furt. “It sees the changing dynamics and on the basis of this you can change the load on the processors.”

Debugging multiprocessors

Determining what people want to see is one of the factors to be decided in debugging multiprocessor systems. As yet, there’s no consensus on this. On one side are those who want a global view of the system state such that when a processor hits a breakpoint, the state of the whole system is frozen. This is a very tall order and not currently possible. So, for the time being, even debuggers aimed at multiprocessor systems can halt execution on one CPU, but the others go merrily running on.

To SCG’s Chao, “That’s like stopping one wheel on an 18-wheeler—a lot of screeching.” Tovey Barron, senior technical marketing engineer for 80386 and 80486 products at Intel (Hillsboro, OR) adds, “It’s like saying this wheel’s OK, then that one’s OK and then you try to run and the thing falls apart because you forgot about the differential in between.”

On the other side are those such as Inmos’ Diaz who says, “With a multiprocessor system, it’s difficult to define what the state of the system will be, based on a breakpoint for any given processor. You may be looking for a certain relationship but there may be a lot of other things going on as well.” What you’re really looking for are relationships between different events. For example, if something happens on processor B, what triggered it? An outside interrupt or a bug on processor A? Or was it a relatively minor execution or an edit cycle?

Currently, multiprocessor debugging works well at debugging the
The Canon 17 ppm
high-performance desktop
laser printer engine
for OEMs.

The LBP-NX will put you miles ahead of the competition. With its 17 page per minute print speed, high capacity paper handling of 1,000 sheets (letter, legal, A4, executive) and impressive duty cycle, the LBP-NX delivers the throughput demanded by today's business. The LBP-NX features face-down paper delivery with job offset for collated output, as well as face-up delivery for heavier media types. Options include an easily installable duplex module for fast double-sided printing and an envelope feeder.

The LBP-NX, with its new ultrafine toner, boasts visibly superior print quality (blacker blacks and sharper definition). What's more, maintenance is minimized with our user-replaceable EP-N cartridge which houses virtually all consumables.

Canon offers OEM printer technologies for today's needs and tomorrow's growth. Find out how Canon's leadership and innovation can work for your company.

Call 1-800-323-0766 for an OEM information kit.

Canon

The Engines that Drive the Industry.™
logic—algorithms and communication semantics—of programs. It really falls down on timing relationships between processors. Precise, for example, supplies a debugger called Precise/MPD for multiprocessing. It consists of two parts: one runs on the host, the other runs as a distributed application on the target system. A debugger main task communicates with agent tasks running on each processor node in the system.

The main task is in constant communication with the host. It interprets all commands from the host, lets the user set breakpoints on the different processors and lets the user observe different nodes at the same time through windows on the host. Precise's James says, "We often encourage our customers to put an extra processor on their system to run the debugger main task. It's a promiscuous agent and looks at all the data by talking to the agent tasks."

The more development and debugging that can be done on a host workstation, the less one has to worry about the intricacies of doing it on the multiprocessor target. That's the advantage of having a transparent view of the hardware via high-level IPC interfaces, such as sockets, and a multiprocessing operating system such as Lynx/OS, QNX or the Unison flavor of Unix supplied by Multiprocessor Toolsmiths. Toolsmiths also provides a package called Copycat which emulates the Unison system on the single-processor host development platform. At that level, the user can reliably develop and debug the logic and communications semantics of the application. Moving the application over to the target architecture, of course, involves the task assignment and bandwidth considerations discussed earlier.

So what about debugging timing relationships? That's where things can get difficult. Toolsmiths' Rowe says currently, "Our solution is geared to measure a few things. Say I need to know that from event X through the system to event Y needs to be n milliseconds. I should be able to measure that." Rowe sees coming improvements in the ability to measure things such as response time, throughput (CPU utilization) and to capture system state information—the big picture. "But," he notes, "I don't think in-circuit emulation technology offers anything in this area."

Rowe would get some argument from Intel, but has the agreement of most other software developers. Intel's 80386 and 80486 emulators have two sets of synch lines each—Isynch and Osynch (for in and out). According to Barron, one can "at least from the ICE standpoint, designate one emulator as master and the other as slave by hooking the Osynch of the master to the Isynch of the slave." The system may be treating the processors differently, but the ICEs are set up to see some specific relationship of an event on one processor triggered by an event on another.

That might be of some use for two or three processors where you're looking for a relation between specific events, but when it comes to trying to see the big picture on six or eight processors, the whole idea becomes too cumbersome. "Running multiple emulators on multiple boards doesn't mean anything," says Precise's James, "because you can't time-correlate them." There's no system-wide time base. Emulation can be used to verify timing relations on individual boards, which is where today's prudent designer will try to group teams of tasks whose interaction is time-critical anyway.

The push for more power is definitely a push for multiprocessing and designers are certain to follow the demands of users. There's still much to be done, however, to provide tools giving designers full confidence in optimized designs. Until then, conservative practices are the order of the day. But as multiprocessor-oriented analysis and debugging tools become more widespread and mature, designers' confidence in their designs should let them make more efficient use of system resources and become more competitive. It's all a matter of time in the real-time world.
Introducing Canon’s Wide-Body Jet

The P-670 Bubble Jet.
A High-Quality, Low-Cost, Wide-Format Printer Engine for OEMs.

Now you can offer your customers the performance of large-format laser printers and electro-static plotters...at a fraction of the cost.

The P-670 Bubble Jet printer engine delivers crisp, laser-quality output at 360 dpi on plain paper up to 17” wide (C-size). Able to handle cut sheets and fanfold paper, envelopes and transparencies, it’s the most versatile personal printer/plotter for CAD/CAM, business graphics, spreadsheets, desktop publishing and poster printing.

The P-670’s patented, 64-nozzle print head delivers 300 cps, or 6.7 letter size pages per minute* with whisper-quiet, non-impact printing (less than 45 dbA)...and Canon’s proven reliability. All of which assures you first-class, non-stop performance.

Canon offers OEM printer technologies for today’s needs and tomorrow’s growth. Find out how Canon’s leadership and innovation can work for your company.

Call 1-800-323-0766 for an OEM information kit.

What's The Difference Between

1 SPARCstation with 3 GXTRA 1280s

These SPARCstation Users?

3 SPARCstations

About $25,000 and 800,000 Pixels!

If you...

- Want to support multiple graphics users on a single SPARCstation
- Need to reduce hardware costs
- Require multiple displays
- Want single slot SBus graphics acceleration
- Are looking for higher resolution
- Need more power than a color X terminal
- Are running Open Windows 2.0

Then you need the GXTRA 1280...

The GXTRA 1280 SBus graphics subsystem from Tech-Sources Inc. allows you to add another color graphics user to your SPARCstation.

The GXTRA 1280 is a single slot SBus card which provides GX style acceleration, 1280 × 1024 8-bit color frame buffer, and a Sun-4 style keyboard and mouse port. The GXRTAstation 1280 combines the GXTRA 1280 with a Sun compatible keyboard, mouse and a 19" color monitor.

The GXTRA 1280 runs all Sun software and can replace or supplement your existing graphics option.

Contact us today for information on how the GXTRA 1280 can help you decrease your equipment costs, while increasing productivity.

CIRCLE NO. 45

All product names mentioned are trademarks of their respective companies
Designers look beyond DIPs to meet application needs

While the DIP will be in widespread use for quite some time, it's clear that applications are driving package selection. Designers are no longer settling for the old standbys.

Jon Gabay
Contributing Editor

It used to be that system design decisions were based on the best choice of standard packages. As applications became more demanding, device manufacturers kept pace with the needs of volume customers for cost-effective solutions. Engineering managers with vision realized early that smaller is better. The IC industry responded and made surface mount a reality with small outline (SO) packages, SOIC (small-outline ICs with leads bent out) and SOJ (small-outline J-lead with leads bent in). These were standard parts whose package sizes shrank to accommodate surface mount leads. As such, they often retained the same pin outs and shape of the DIP counterpart, but used less space. This was a logical evolutionary step and was a comfortable transition for most engineers.

The resulting shrink of pin spacing, from the standard 100 mils down past 50 and now to about 25 mils spacing of SO devices, gave a boost to designers working under space constraints as well as providing density increases of 4x. Surface mount is commonly in use today and SO devices are still being made, such as the Quarter-Sized Outline Package (QSOP) from Quality Semiconductor, (Santa Clara, CA). These fast CMOS TTL logic devices replace 20- and 24-pin SO devices, saving 75 percent in space over other SOIC devices. The shorter size is useful in eliminating ground bounce usually associated with Fast CMOS Technology (FCT) devices.

The quest for reduced size isn't limited to just printed circuit board (PCB) area. Package height is also important in many demanding applications. Competing for present and near-term surface mount applications are three package types: the LCCC, the PLCC, and the PQFP. The advantages of these packages are higher pin counts than otherwise possible with DIPs.

IBM plans to use these modules to provide higher performance desktop RISC 6000 machines. The package is a joint venture between IBM (Yorktown Heights, NY), the Advance Workstation Division (Austin, TX) and the YASU Technology Applications Lab (Tokyo, Japan).
BEYOND DIPS

and SO-type packages, high density, reduced thicknesses, and good thermal characteristics. A family of cache RAMs from Micron Technology (Boise, ID) is now offering the smallest footprint and lead spacing. These 52-pin PQFP devices use 10-mil spacing, resulting in a package with a 40 percent smaller footprint than a 53-pin PLCC, the current industry standard configuration for cache RAMs.

While surface mount benefits are numerous, the pin grid array (PGA) package is still the most widely used for high-pin count ASICs and standard parts. A 32-bit processor, for example, may provide 32 address bits, 32 data bits, and separate 32 bit buses for cache and global resources. A PGA package is the most economical package to accommodate these pins in a typical manufacturing environment. This is especially true since many times the microprocessor must be socketed to give circuit emulation and other debug tools access to the system.

Presently, the PGA is the most common, low-risk, through-hole package in use. But it's costly and it takes up a lot of space. The ceramic PGA package will continue to be a success core processor to power its advanced workstations.

The early C100 Clipper Module gave Fairchild (now Intergraph) a small, high-performance core processor to power its advanced workstations.

The PQFP is replacing the PGA in many applications, but in the long run, the PQFP may be in trouble. This is primarily due to the limited power dissipation capabilities of the PQFP (around 1.2 W). What's more, 50-MHz operation is safe with the PQFP, 80 MHz with a little care, but above that, the package has problems.

As a result, the PQFP is currently the industry workhorse, getting more new designs than any other type of package in use today. The 50- and 25-pin surface-mount PQFP achieves higher density, can have more pins, and is much lower in cost than a comparable PGA package.

One possible successor is the QFP package made of other materials. Aluminum QFP packages conforming to the JEDEC standard are starting to roll out. While they still may be a bit more expensive than plastic, they offer good heatsinking and thermal dissipation. Vitesse Technology (Camarillo, CA) offers the aluminum QFP for its high-density gallium-arsenide technology (San Jose, CA) has introduced a JEDEC package has advantages over the Japanese EIAJ standard, but the JEDEC package has been slower to emerge. Most engineers feel the JEDEC package is superior and will win out in the long run for two reasons. First, the JEDEC package has alignment bumpers, making it easier to manipulate them in auto insertion machines. Secondly, pin straightening is a problem with the Japanese packages. Without bumpers, QFP surface-mount devices move around in tubes so much that the finely-spaced leads get bent out of shape and are difficult to straighten, putting a crimp in the manufacturing process. The bumped JEDEC packages, on the other hand, live in tubes without developing deformed pins.

Regardless of the status of flatpack surface-mount packages, I/O signal density is reaching its...
NOW
A NAME FROM
THE PAST
TRANSFORMS
THE PRESENT.

CIRCLE NO. 46
BEYOND DIPs

limits. Most feel that 208-pin QFPs can only go to about 256 pins in the future before the QFP tops out. It's only feasible to bring I/O pad pitch down to a point before physical limitations come into play. While most common is 7-mil pad pitch, 4 or 5 mil is about the state-of-the-art and

Although not available to the general public (yet), the groundwork has proven successful for future fabrication of very dense ICs.

In a collaborative effort between Motorola and TRW, the .5µ CPUAX SuperChip has successfully been fabricated and tested for military applications. Containing $4 \times 10^6$ discrete devices, the SuperChip can perform 200 MFlops (32-bit). The air-cooled 17-W CPUAX measures only 2.1 in.², and weighs only 1.5 oz.

Although quite an accomplishment, this phase 2 VHSIC success is only the start. The design team plans to build chips 150x as dense as the DOD continues to help push the state-of-the-art, which will eventually manifest itself as commercially available technology.

The bond issue

While the ability to make larger and more sophisticated die is evolving, so too has the ability to mount die onto a substrate and into a package. A technique that has slowly been gaining steam is tape automated bonding (TAB) which promises higher densities and pin-counts.

"TAB is like a mechanical amplifier," states Jerry Homstad, vice-president of design engineering at Gould AMI (Pocatello, ID). TAB uses a flexible interconnect film which resembles a 35-mm slide. The PCB on the film bonds to the die via bumps. The gold interconnect is simultaneously connected with the package. As as result, the TAB-bonded ICs can contain more I/O signals, store-and-ship on a spool, and adapt to automated production facilities.

"Unfortunately, TAB is only available to those who have deep pockets," continues Homstad. "The smaller IC companies can't afford to invest in TAB, at least not until the price comes down." Regardless, TAB is catching on and it will be the standard as far as high-density IC's are concerned. "By the mid 90's, we should see packages with 1,000 pins or more which are not quite possible with today's level of technology," says Bob Bailey, ASIC product line director at AT&T Microelectronics (Allentown, PA).

Nevertheless, standard parts which must be small and heat worthy are breaking new ground. For example, Mitsubishi (Sunnyvale, CA) offers TAB-bonded PGA and QFP devices which support the company's 8µ CMOS process. Designed for frequencies up to 100 MHz, the packages use wire-bonding technology to achieve pin counts of about 300. More than 350 pins can be achieved using TAB bonding which takes advantage of very-fine lead pitch in a small footprint. The .25-mm external lead pitch can stack 576 pins in a $40 \times 40$-mm package and dissipate up to 3 W without a heatsink. Using a heatsink, the package can dissipate 22 W.

Of interest is the fact that TAB can be used in conjunction with other high-density packaging schemes to help make an ultimately high-density package with a reduced overall pin count. This is

This five-chip module from Ross Technology (subsidiary of Cypress) houses a Sparc CPU, a floating-point unit, a cache controller/memory management unit, and two cache SRAMs.
The Schweber Electronics you've always remembered now joins an Arrow team you'll never forget. • At the new Arrow/Schweber Electronics Group, you'll find the Arrow and Schweber salespeople you've always known and the Arrow and Schweber products you've always purchased. You'll discover the added benefits of Arrow's on-line, real-time computer system and automated warehousing facilities—the most advanced in the industry. And you can rely on Arrow for consistent quality and on-time delivery. • You'll even find some exceptional enhancements: The new Arrow/Schweber Electronics Group provides more product lines, more inventory, and more value-added services than ever before. • Most importantly, service is still our first priority. • Two great names in distribution just became the one name to know: Arrow/Schweber. Call us today at 1-800-777-ARROW.*

*In Canada, call: Montreal, 514-421-7411; Ottawa, 613-226-6903; Toronto, 1-800-387-3962; Vancouver, 1-800-663-7973. For our International Export Group, Fax 516-293-5869.

CIRCLE NO. 47
BEYOND DIPs
what we are seeing with the cavity
and multichip modules (MCMs).

MCMs
While ASICs helped put PCBs and
card cages on a single chip, this is
often not enough. Today, core proces-
sors, peripheral functions, mixed
analog and digital, memory, power
functions, and even interconnect
must be integrated in the tightest
possible space.

ASIC vendors are striving to
make this possible, but are still
limited by real world trade-offs and
constraints. The chip areas are still
others have had to pioneer many of
the technologies to deliver a system
in its most compact, rugged, and
reliable form. In the nose-cone of a
modern anti-ballistic missile, for ex-
ample, it's obviously infeasible to
put a card cage. Instead, a circular
5-in. ceramic MCM controls the tar-
get acquisition, tracking, navigation,
inertial response and guidance,
as well as commands from a host of
ground, airborne, or shipboard con-
trol systems. Here, it's the ability to
produce such modules which makes
the entire weapon system a reality.

MCMs provide benefits in several
limited, design constraints which
force partitioning of functions and
circuits may point to chip sets in-
stead of single-chip solutions, and
worse yet, the development tools for
single-chip system-level design,
debug and manufacture are not
gearied to handle the circuit densi-
ties, power, thermal, mechanical,
and other disciplines needed to
make this approach work.

For a long time, hybrid manufac-
turers have addressed a portion of
the need but have been limited to
smaller, more special functions, as
opposed to system-level implemen-
tation. MCMs have been a solution
for the elite few who had the re-
sources and capital to make this
technology work.

Military contractors such as
Texas Instruments, Rockwell,
Hughes Aircraft, Raytheon, and
The Polyhieh
process from
AT&T uses
stronger ceramic
substrates which
are capable of
holding I/O inter-
connects directly.

ways. First, MCMs help increase rel-
iability because they eliminate the
stress that would otherwise occur
when large chips are mounted in
packages. Rather than fabricate a
single super-dense IC, it becomes
feasible to fabricate a few less-dense
ICs mounted in an MCM which
could have a significantly reduced
I/O requirement because of the high
integration. This means that testing
each less-dense IC is easier, the
packages are less demanding, and,
hopefully, yield will be higher since
the same number of wafer hits will
be distributed among many more
die.

Second, MCMs can mean higher
performance since signal lengths
are limited in distance. Technology
is to the point where 50Q channels
are easily fabricated on the silicon
or ceramic substrates used for
MCMs. The result is a chip that
looks like a regular IC which is ac-
tually composed of many IC's in a
small form factor.

Third, is that hybrid houses have
been effectively making MCMs for a
long time, meaning the facilities are
in place, and the technology is not
pushed to accomplish reliable cir-
cuits. As a matter of fact, many sili-
con (and gallium arsenide) vendors
have been customer-driven into
MCMs and often the customers are
farming out MCM fabrication rather
than getting packaged chips from
the ASIC houses. Many say MCMs
are the wave of the future, especially
for systems manufacturers who
need the high performance and inte-
gration offered by MCMs.

Another problem solved by MCM is
thermal dissipation. "We've seen the
ability to remove 600 W of
power from MCMs using a stan-
ard muffin fan. Companies like
Alcoa are pioneering materials to
help address this need so that fast
designs can take advantage of
smart thermal designs," according
to Jack Vandenhuevel, marketing
manager for ECL ASICs at Ray-
theon (Mountain View, CA).

Modern-day system designers
strive for the highest functionality
in the least area at the best cost.
Trade-off factors such as power dis-
sipation, manufacturability, yield,
cost of rework and repair, and others
come into play, but, if a company
decides that the performance and
size are critical, all the other factors
are simply facts of life that must be
dealt with.

While the average project is not
nearly as critical, many times it's
the added edge that advanced tech-
nology brings to the party that
makes the difference in its accep-
tance into the market. For example,
the race continues today to bring the
smallest footprint, highest-perform-
ance desktop computer to engineers
and scientists.

The Clipper chip set (originally
from Fairchild, now part of Inter-
graph [Huntsville, AL]) was among
the first of the highly integrated so-
lutions which gave Intergraph an
early advantage since its worksta-
tions benefited from the multi-Mips
small-footprint processor.

More modern use of MCMs for
compute-intensive tasks includes
the Sparc RISC CPU from Ross
Technology, a division of Cypress
Semiconductor (San Jose, CA) and
the Mips RISC processor module.
NOW PHONE LINES CAN BE AS TECHNOLOGICALLY ADVANCED AS THE FRONT DOOR.

Our single-chip MC145447 call identifier is the end of the line for unwanted callers. Motorola has a whole new way of looking at call identification technology: A fully-integrated, single-chip receiver that requires no adjustment.

With our new MC145447, any telephone, FAX, PBX, answering machine, key system, modem, or other telephone equipment can identify the originating phone number of incoming calls wherever Calling Number Delivery is offered. There's also an integrated ring detector. A standby mode for low-power consumption. And excellent input sensitivity for the detection of weak signals.

As a call identifier pioneer, Motorola is leading the way in embedded, single-chip solutions. To gain an insider’s view of this new technology, call us at 1-800-521-6274, or mail in the coupon below for a free call identifier Sample Kit. You might just find opportunity knocking at your door.

FREE SAMPLE KIT! For a better design tomorrow, send off today.

To receive a free MC145447 Sample Kit and technical data, return this coupon to:
Motorola, Inc.
P.O. Box 1466
Austin, Texas 78767

Application Requirements
Name
Title
Company
Address
City
State Zip
Phone Fax

CD 11/91
© 1991 Motorola, Inc.
from Integrated Device Technology (IDT) (Santa Clara, CA). The latter's
IDT7RS101 is a complete RISC computer module based on the com-
pany's 79R3000 microprocessor. Included on the module are read/write
buffers, dual 64k cache memories (one for instruction, one for data),
1-Mbit SRAM, a debug ROM moni-

tor, two serial ports, a counter timer,
and an optional 79R3010 floating-
point processor. Available in 12-, 16-
, 20-, and 25-MHz speeds, the mod-
ules are packed in double-sided FR-
4 glass epoxy laminate and measure
3.7 x 6.55 in.

MCMs are manifesting them-
selves in two basic forms: ceramic
and silicon substrates. The type
of substrate governs the type of performance, strength and intercon-
nect options that will be available. While silicon is more brittle than ce-

eramic, it has roughly the same coefficient of
expansion as the chips mounted on it. This re-
duces stress caused by ther-
mal expansion. Also, since silicon is a
better thermal conduc-
tor (by a factor of 3), it can transfer heat more
easily to a heatsink.

Conversely, silicon is too brittle to mount I/O
pins directly and while ceramic is brittle, it has the tensile strength to
hold I/O pins and con-
nectors leads directly. Gener-
ally, silicon is best for
matching thermal expan-
sion while ceramic is bet-
ter for mechanically stronger dev-
ices. An exception to this is with
ultra-high-performance and high-
speed designs where the ability to
use gold traces and contacts helps
match transmission line imped-
ances. Here ceramic is more
robust and flexible since tungsten,
copper, aluminum, gold, and other
elements and alloys can be laid
down to match the application.

Silicon is easier and cheaper to
produce and older existing fab
lines can easily handle the 10-
to
15-mil traces needed to intercon-
nec

t chips. This was a primary rea-
son IBM chose silicon as the sub-
strate for the MCM desktop
modules in its RISC System 6000
model 540 and 320 computers. The
nine CMOS chips housed on the
4.5 in.$^2$ substrate reduced the origi-
nal 56 in.$^2$ design by a 12x factor.

Integrated on the single substrate are floating-point, fixed-point, in-
struction cache, memory-management, and data cache chips, and I/O
control. The MCM presently uses
256 I/O lines but can handle 512
signals with pin counts as high as
684. Bound by flip-chip process, IBM
will be using these modules in newer
versions of its RISC 6000 system
computer.

An interesting development for
silicon MCM substrates is the idea
that substrates can be manufac-
tured and customized later, similar
to gate arrays. This is happening
with the Microelectronics and Com-

puter Technology (MCC) consorti-
um (Austin, TX) which has developed a
quick turnaround interconnect ap-
proach. By manufacturing a sub-
strate which contains power and
ground planes, horizontal and verti-
cal routing lines, and contact planes,
one to three custom layers is all
that's required to make a new sub-
strate for a new application.

Because the designer specifies the
bond areas, TAB, wirebond, flip-
chip, and combined bonding tech-
niques can be used. Also, because of
the power and ground plane struc-
tures, the substrate can attach
CMOS, BiCMOS, ECL, and GaAs
substrates on one floorplan. Har-
ris/GE has already used this tech-
nology to create a crossbar switch
that operates at 70 MHz and uses 16
VLSI chips and 103 I/O lines.

Kodak, too, has used this technology
for memory modules which attach
several MCMs on a single substrate.

**A vase or a VAX**

AT&T is a driving force behind ce-

ramic substrate MCMs and has built
several designs on these foundations. Its Polythic process uses thin film
circuitry isolated from the ceramic
substrate by a proprietary polymer
film. This permits fine line conduc-
tor widths (2 mil with 3 mil spacing),
small vias (6 mil), reduces noise, and
keeps dielectric losses low, even at
frequency ranges into the GHz.

An advantage to the Polythic ap-
proach is the substrate can house
transistors, diodes, capaci-
tors, inductors, and other
chips that can mount with
wire bond, epoxy bond,
thermal compression, or
solder. The substrate can
handle 90 V and operate
from 0 to 120 V$_{ac}$ and pro-
vide line impedances from
50 to 80 $\Omega$. Already in use,
the Polythic substrate has
been used to fab a 200-
MHz, 244-pin JEDEC mod-
ule and other designs in the
works push this even
further.

Other ceramic founda-
tions were developed
through research by Cherry
Semiconductor (East
Greenwich, RI) and Shel-
dahl (Clarkston, MI) which
have pioneered a flip-chip
bonding scheme on a flex-
ible substrate. Material
technology from Sheldahl
combined with ASIC tech-
ology from Cherry is promising to
deliver substrates that can be
wrapped around other devices. The
flip-chip mounting uses reflow
solder techniques to attach tin-lead
bumps to chip die.

One company helping to pioneer
the ceramic substrate is nChip (San
Jose, CA). It's developing three sub-
strates for different applications.
The company's substrate is designed
for CMOS applications and handles
50-MHz designs quite comfortablv.
Aluminum interconnect is used to
reduce cost and the substrates
easily mount 25-mil-pitch chips.

The other two substrates are
termed the C and E types and are
aimed at higher-speed applications.
Both substrates use copper inter-
connects and handle mixes of
Take FDDI To New Heights With The Power Of Partnership.

To achieve boundless performance in FDDI networking you need the strategic application of all your resources; from adapter hardware and driver software through system-wide orchestration and service.

That's why at CMC we put The Power Of Partnership™ to work with our customers around the globe. The result: the world's most efficient, highest performance FDDI VMEbus network adapters.

Through dynamic and collaborative enterprises, like our FDDI Forerunners Program, a new generation of adapters that fulfill the promise of FDDI connectivity is now available.

Our adapters feature the most significant advances in FDDI to date, including on-board RISC microprocessor, integrated SMT and SNMP software, 2 megabytes of dual-ported memory, fast address detection circuitry and custom silicon crafted for performance – fully supported by the technical team that has made CMC the world leader in VMEbus Ethernet and ISDN products.

To soar to new heights in connectivity call for The Power Of Partnership.

Call 1-800-CMC-8023.

The New Generation of FDDI Adapters.

A Rockwell International Company

CMC

125 Cremona Drive, Santa Barbara, CA 93117, Phone: 1-805-562-3173
1-800-CMC-8023 FAX: 1-805-968-6478 In Europe: 44-81-577-2800

The Power Of Partnership and CMC are trademarks of CMC.

CIRCLE NO. 48
BEYOND DIPS

CMOS, BiCMOS and ECL components running at 100 MHz. The E substrate also supports flip-chip mounting where bonding leads are eliminated because the die is mounted upside down on solder bumps on the substrate.

The clean electronic characteristics available with ceramic substrates are not new to companies whose charter in life is speed. One such company, Triquint Semicon-ductor (Beaverton, OR), has been using ceramic substrates for its GaAs standard products and ASIC designs for some time.

Just as matched thermal-expansion characteristics for silicon chips on silicon substrates are important, so is the matching of ceramic substrates to the ceramic packages the company has developed specifically for ultra-high-speed GaAs chips. At speeds of 5-GHz digital, 1.5-GHz analog, with raw clock speeds up to 18 GHz, effects that are otherwise negligible at lower speeds in silicon manifest themselves. As a result, Triquint's multilayer ceramic packages (MLCs) were designed to deliver clean performance at high speeds.

When operating at such high speeds, a baseline performance had to be established. This is why Triquint also provides test fixtures for the packages, which vary from 20 to 196 pins. Time delay reflectometry (TDR) measurements comparing commercial packaging to the MLC packages show a 2.5x reduction in noise and distortion. Because of the MLC packages, Triquint has no rebuffs to its claim to have the highest-performance, highest-speed package to date.

Thanks for the memory

Memory devices are an exception to the pricing structure of devices and systems that take advantage of state-of-the-art packaging. Memory devices and modules are also pushing the state of high-density packaging because of an inexhaustible appetite for dense memory and stringent requirements for high-speed cache memory.

Because of the high volume, the price for these modules is less than system-level modules. Examples of these package types include SIPs, ZIPs (zigzag inline packages), and custom packages from Mosaic Semiconductor, NEC, Cypress Semiconductor, Oki Semiconductor, and Electronic Designs Inc (EDI). Often times, memory modules don’t fall into the MCM category, but they do push packaging densities further than possible using standard packaging.

For example, the EDI EDI83265C modules house 2-Mbits of memory in a 64 by 32k configuration in a 64-pin DIP. Using standard monolithic memories requires 28-pin DIPs eating up 3 1/4 in.² while the EDI modules take up only 1.2 in.² of board space. Likewise, the SIP modules from NEC and TI have helped standardize the memory module expansion in most high-end PC’s and the raw volume has kept pricing competitive with larger discrete chip solutions taking up much more board space.

Power to the people

An area that benefits greatly from MCM technology is smart power and energy management. Limited MCM and hybrid technology is common inside stereo amplifiers, VCRs, disk drives, and similar products. It’s these combined power devices which are mostly responsible for the compactness of VCR cameras and the lower cost of newer systems.

When power-control devices are integrated within the module, a small, rugged, highly integrated solution paves the way for more efficient energy use, smaller communications elements, increased functionality in smaller space, and simplified assembly of systems and subsystems.

These could be power drivers and specialized power control devices like triacs, SCR’s, high-voltage transistors, high-current drivers, and more.

Motorola, for example, has demonstrated its 100-V BiCMOS process which combines a microcontroller with high-voltage power drive capabilities. Using 32µm, 10-MHz CMOS logic, the process permits 32 simultaneous 25-mA outputs to be driven at a 600-kHz rate with 100-V loads.

As part of a project aimed at determining the feasibility of MCMs in the automotive industry, Z-Systems (Santa Clara, CA) has developed an intelligent power module for evaluation. Using a silicon substrate, the module uses three levels of metal integrating power diodes, thin film resistors and capacitors, and, of course, silicon chips including a core 68HC11 microprocessor, analog conversion circuitry, 50-mV FETs, 10-A regulators, filtering, 10-kV ESD protection, and 200-V power isolation.
With our new metal latch SIMM* sockets, we've improved one of our greatest inventions.

At least in recent memory.

Invent. Then improve. That's the Molex approach—and the new connectors for SIMM memory package systems are the latest examples.

First, they feature two extra-strength stainless steel mounting latches. These lock modules firmly in place, and tell you, with an audible click, when they are positioned correctly. They allow easy upgrading, and guard the assembly against overstress and abuse.

SIMM sockets also provide two contact points per readout for added reliability. In fact, the contacts are guaranteed with any standard module board (.047" to .054").

Made with high temperature-resistant liquid crystal polymer housings, SIMM sockets come in .050" and .100" pitch, and are available in a broad range of configurations: single and dual row, verticals, low profiles, and right angle. Call today for more information.
Mixed-signal board designers resist the siren call of simulation

Mike Donlin
Senior Editor

EDA vendors are developing tools that will let engineers simulate the behavior of mixed-signal circuit boards before the prototype stage. The question remains, however, whether board designers are willing to trade in their trusty prototype debugging methods for waveforms on a workstation display.

The story of mixed-signal printed circuit board (PCB) and system simulation is rife with the promises of EDA vendors, the skepticism of circuit board designers and resignation from both camps that PCB simulation will be a necessity in the near future. EDA vendors claim to have tools that provide a seamless software path from concept to circuit board. They paint a world in which circuit board prototypes and breadboards are a mere formality, as if to suggest that the real world of traces, integrated circuits and backplanes are a simple confirmation of what their software has already neatly predicted. To not invest in such electronic clairvoyance, they are quick to point out, is sheer folly.

Circuit board designers, especially those who dwell in the murky realm of analog behavior, represent the harsh realities of electron flow. Their world is a succession of events that get more unpredictable the longer they're examined. To analog engineers, molehills can become mountains if they get close enough, and noise can look like a signal if the Spice is right.

How real, then, is circuit board and system mixed-signal simulation? ASIC and IC designers have been using simulation for years, mainly because they can't rely on the safety net of a prototype to debug and jumper until their designs are correct. But in the dicey realm of circuit board behavior, it seems the expensive simulation tools of today are reserved for those at the cutting edge of PCB design, while the majority of circuit board designers are content to use tried and true methods of debugging a prototype.

I Need isn't there

"We really haven't run into the need for mixed-signal simulation," says Jim Toy, president of Broadband Communication Products (Melbourne, FL) a manufacturer of high-speed communications boards. "In our products, which can exhibit some pretty wild analog effects, the parasitics are typically the problem. If we know what the parasitics are to begin with, we can usually design around them. If we don't know what they are, we probably wouldn't know enough to simulate them anyway. For the present, we find it easier to build a board and debug it. After all, about 90 percent of what happens we know from the start. The rest of it we learn the hard way, so I'm not sure what we'd get by simulating—it certainly wouldn't be 100 percent."

Testimony like this isn't unusual in the circuit board arena, and even EDA vendors admit that most of their simulation tools have played to a rather elite audience. They hold out the hope, however, that their tools are a market waiting to happen, and circuit board designers will abandon much of the prototype debug stage as clock rates increase and board real estate decreases. As this transition takes place, prototypes will no longer reflect the real world behavior of the final product. After all, say EDA vendors, a 10-in.² breadboard can't exhibit the same transmission line effects or timing constraints as the 4-in.² circuit board it's meant to emulate. "There are a lot of problems with breadboards," says Wolfram Blume, president of MicroSim (Irvine, CA). "The time and effort to build them will eventually be greater than the benefits they provide. In addition, it's hard to measure current and noise on a breadboard. We present these
as reasons to do as much as possible in software before prototype.

EDA vendors and PCB designers alike, however, admit one of the main drawbacks of a prototype is it doesn't show the variances that will occur during manufacturing. The beauty of simulation, they say, is it predicts as many problems as possible across a large cross-section of PCB behavior.

Models are key

Reality, undoubtedly, lies in a blending of both simulation and prototype. "I don't see simulation as a replacement for a prototype," says David Hardman, product planning manager at Logic Automation (Beaverton, OR). "If anything, simulation is meant to be a compliment to the prototype—a tool to develop the most accurate circuit board possible for debugging purposes. It's absurd to think that any designer would go straight to the manufacturing stage without a shot at debugging a hard copy of a PCB."

No matter which scenario is right—simulation, prototype or a combination—mixed-signal PCB simulation will remain a tough sell,
mainly because the device models that drive them are either hard to find or lack sufficient accuracy to guarantee a realistic simulation. This is true, not necessarily for standard parts, but for state-of-the-art devices designers want to use for next-generation circuit boards. “Part of the problem is getting models for our leading edge designs,” says Joseph Ampulski, hardware engineering manager at Heurikon (Madison, WI). “We’ve designed a lot of models and developed our own libraries in-house, but getting accurate model information costs a lot of money, time or both.”

### Models not a problem
The problem isn’t necessarily in obtaining models, but in getting the level of detail that satisfies a particular design’s simulation needs. Silicon vendors often have the necessary information to characterize a device’s behavior, but they’re reluctant to commit themselves to a single set of parameters. “Silicon manufacturers are leery of getting involved with a PCB designer’s simulations,” says MicroSim’s Blume. “The data book specs are what the manufacturer tests and guarantees, but there are always designers who want more information. They ask for things that aren’t on the spec sheet and that puts the silicon vendor in a difficult position. Even if they measure certain characteristics for a group of parts, there’s no guarantee that all the devices going out the door will be to that spec. It’s far more feasible to provide information that will cover 90 percent of a customer’s simulation needs than to go out on a limb and try to guarantee behavior that can vary and wouldn’t be of interest to most of the market anyway.”

In addition to model availability, another question plagues the engineer who explores the uncharted waters of mixed-signal simulation—at what point does a design engineer’s trade accuracy for simulation speed? For system verification, behavioral models will suffice to qualify a design for further execution. When designers get down to actual circuit simulation they must make decisions about what level of intricacy is sufficient. Too general a specification can result in inaccurate simulation, while a too-detailed model, particularly on the analog side, can take days to run. Some vendors have produced behavioral models in Spice which they claim provide adequate accuracy, but with less of the time penalties high levels of detail require. Even in the relatively simple world of behavioral models, however, vendors disagree.

### Differences in models
“A lot of Spice vendors claim to have behavioral models,” says Prasad Subramaniam, supervisor in the CAD external service group at AT&T Bell Laboratories (Murray Hill, NJ). “But what they’ve really done is create macromodels of a circuit. And there’s a distinction be-

---

**A behavioral view**

The successive approximation A-D converter is excellent for testing the mettle of mixed-signal simulators because the circuit relies on both analog-to-analog and analog-to-digital feedback. In this model, over 400 active devices are represented as hierarchical or behavioral elements. This technique lets engineers think of complex circuits as functions rather than components.
Our new MCM designs have already taken off.

Now you can blaze new trails in multichip module design. Introducing new FINESSE™ MCM/CAD software.

In initial applications, from aerospace to high-speed computing, FINESSE MCM's process-driven design features and powerful database delivered the proven accuracy and flexibility needed for evolving MCM design.

Here are just a few of the features that make FINESSE your best choice for MCM, thin-film, chip-on-board, HDI, and surface mount technology.

• **Extensive design rule files** let you design to your process parameters.
• **Powerful, 32-bit database** is scalable or variable, with sub-micron feature resolution.
• **Complex via structures** let you specify staircase, stacked or staggered via patterns.
• **CAM outputs** are specially designed to produce glass masks or drive adaptive lithography.

What's more, FINESSE MCM operates on high-performance workstations from SUN Microsystems. Just one more way we're "bringing the best together."

For complete information about new FINESSE MCM, write or call today: 1-800-4-HARRIS, Ext. 4458.
In Canada, call 1-800-344-2444.
And see how fast we can get your MCM design off the ground.

Finis is a trademark of Harris Corporation. Sun is a trademark of Sun Microsystems, Inc.
© 1991, Scientific Calculations, a division of Harris Corporation, 1790 Victor-Mendon Road, P.O. Box H, Fishers, NY 14453.

CIRCLE NO. 50
Unified vs. glued mixed-signal system simulation

System designers continue to confront growing issues in mixed analog and digital designs. To alleviate these concerns, they would ideally like to perform a true system verification of their design including both the analog and digital sections simultaneously. With the tools commercially available today, however, that’s impractical because of the inordinate time required to simulate a mixed-signal system. This is primarily due to the architecture of the existing simulators.

The glued approach

Basically, these simulators consist of a backplane or simulation manager that manages two different simulators, one analog and the other digital. This is best known in the industry as the “glued” approach to mixed-signal simulation.

Often, the simulators brought together in this scheme are from different tool vendors. Sometimes, there are three vendors involved: one providing the backplane, one the analog simulator and one the digital simulator. This technique is also called shuttle simulation because signals are shuttled from one simulator to the other. In such an application, the circuit is divided into two blocks: one digital and one analog. The digital simulator works on the digital block, stops, and transfers those signals that are common to both blocks to the analog simulator. Then, the analog simulator starts working on its block; once it has completed its task, it propagates the same signals back to the digital simulator. Since the analog simulator normally takes longer, it slows down its companion digital simulation. If there’s a signal change at the input of the digital block while the analog simulator is working, the analog simulation has to roll back in time and be re-evaluated.

Because traditional techniques are used in the analog simulator, regardless of which part of the circuit is active, the complete analog circuitry is simulated. For instance, there could be several blocks of analog circuits, which are distinct or disjointed, and they would be forced to be simultaneously evaluated, even though the inputs to each individual block haven’t changed.

This is because traditional analog simulation techniques treat the entire analog circuit as one block and evaluate all signals in the block simultaneously. A significant overhead is introduced as a result of shuttling data between the analog and digital simulators. The simulation manager coordinates the propagation of signals between the two simulators and the vast amounts of data that are written to each simulator. In virtually every case synchronization of signals is needed and may require a large overhead in CPU time.

From a broader perspective, the sheer amount of data transferred introduces so much overhead that complex simulations are performed very slowly. From an engineering perspective, system designers spend hours on the simulation because of the analog simulation portion. This is because in the glued approach, there can only be one analog block and since the analog simulation uses traditional techniques, the entire simulation is held hostage when designs are heavily laden with analog sections. Essentially, the other part of the process goes to sleep until the analog simulation is completed, and not until then does the digital simulation portion kick-start again.

Unified simulation

Unified or integrated simulation architectures, though, use only one process: the analog and digital are one and the same, supported by the same centralized database and controlled by the same simulation manager which is integral to the system. Consequently, process overhead is drastically reduced compared to the glue approach.

A tightly-woven mixed-signal system simulation like this also opens the door for exploiting event-driven simulation for analog sections. Previously, event-driven simulation was utilized only for digital blocks. With event-driven simulation for analog blocks, only those blocks that have signal events (i.e., input, output or state changes), are simulated. With this approach, latency in analog circuits is fully exploited, the extra time taken to evaluate idle analog blocks is eliminated and overall simulation performance is increased.

The integrated simulation architecture also permits the partitioning of analog blocks, not feasible in the glued approach. This partitioning is automated so that the system designer doesn’t worry about slicing portions as analog or digital. In this regard, it’s important for system designers to take a further look at automatic partitioning and what’s behind it. The right modeling approach, for instance, can make it easier for software to recognize how to coalesce blocks together during automatic partitioning.

The ABCs

Partitioning of this caliber also plays a major role in dividing analog sections into various blocks for higher simulation speeds and efficiencies. In addition, behavioral modeling brings additional speed, especially when using an analog behavioral circuit (ABC) description language that’s extended from digital modeling. Here, an ABC model comprises analog and digital I/O, as well as analog and digital bidirectional signals that carry current. A mechanism like this provides considerable flexibility in the simulation processor describing elements with varying levels of detail. ABC models also eliminate the need for interface models and allow modeling of true mixed-signal components.

When ABC modeling, automatic partitioning, event-driven simulation, and latency exploitation for analog sections are combined, the result is well over an order of magnitude increase in the speed and efficiency for simulating today’s leading-edge mixed-signal designs.

Fatehy M. El-Turky, technical staff member, Computer-Aided Design, AT&T Bell Laboratories, Allentown, PA
Finally, Intel has conquered space, bringing the performance of EISA to i486™ desktop designs.

The new, high-performance 82350DT chipset allows you to build EISA systems for the desktop using just half the chips of current EISA designs. The result: server power on the desktop, offering 32-bit I/O performance that can really boost applications like databases and graphics.

To ensure your design investment is protected, Intel's new chipset features another first—modularity. With it, you can design a flexible system platform that will accommodate future CPU/cache configurations. So updating motherboards is as simple as plugging in a daughter card.

Do some space exploration of your own. For an Intel EISA Brochure, call 1-800-548-4725 and ask for Lit. Pack #HA53. You'll find out how to build i486 desktop systems that are truly out of this world.
accurate results defeat the purpose of simulating to begin with, so in critical paths, we recommend a more detailed approach. If a signal is going from the digital to the analog side, it would be easy for a simulator to present an idealized signal based on a zero or one, but if it's a critical connection and the shape of that digital waveform is a big deal, we advise customers not to run that last layer at a logic level. We recommend that they go back a step and simulate at a transistor level. It might slow things down a bit, but accuracy goes way up.

The accuracy/speed trade-off affects not only the level of detail in defining device models, but also how a design is partitioned for simulation. Obviously, some components are purely digital and some purely analog, but there are hazy areas, like the analog effects in digital circuits, which must be partitioned by the designer. EDA vendors are taking different approaches to assist designers in making these partitioning decisions, or relieving them from the burden altogether. As always, there are trade-offs involved.

In general, an analog model of a component will be more accurate than a digital one because the digital representation is an approximation of a device's behavior," says Leon Gordon, a principal engineer at Racal-Redac (Mahwah, NJ). "When the approximation is good, it's more than worth it because you get two to three orders of magnitude speed-up over an analog simulation. After all, a digital simulation is chasing an event cue whereas an analog program is integrating a set of coupled, non-linear differential equations."

There are other advantages to the digital approach if the approximation is accurate. Digital simulations can apply worst-case timing analysis and fault simulation to portions of the circuit—a capability that's lacking in analog simulation. In addition, digital simulations have the luxury of using hardware models, a capability that's especially useful when modeling complex devices such as microprocessors. When all is said and done, however, a lot of the decisions about partitioning a circuit and which model to use come down to the expertise of the designer. "Every designer must remember that these are models he's working with, not real devices," cautions Kevin Jorgensen, product marketing manager for Viewlogic Systems (Marlboro, MA). "Understanding the limitations of device models is a fundamental problem of system simulation. The engineer must understand the trade-offs when using a Spice model, a hardware model or a VHDL model. He may use a transistor as either a linear device or as a switch. He just has to know the consequences of his decisions."

Automating the process

Because circuit partitioning is a chore fraught with difficulty, some EDA vendors are producing simulators with automatic partitioning where simulation manager software decides which simulator—analogue or digital—to invoke. Simulation vendors have to be careful how this interface is executed or needless intersimulator communication can occur. "In our simulator, we use a master-slave approach," explains Viewlogic's Jorgensen. "In an instance where the analog simulator is the master and the digital the slave, the Spice portion signals when there's an interface point to the digital simulator. Likewise, the..."
Analog simulation of digital systems

At high frequencies, problems occur within interconnected media that don’t occur at lower clock speeds. These “transmission line effects” must be assessed through electromagnetic field analysis to define possible parasitic effects. To understand the essence of the problem, look at some simple—albeit exaggerated—examples.

At low speeds, a clock with a pulse width of 1 μs, for example, has transmission line effects that are barely noticeable in normal electronic circuitry. In such a situation within stripline, with a dielectric constant of four, it takes about 1 ns for a signal to travel about 6 in. This is only 0.1 percent of the pulse width. Because this time delay is imperceptible in comparison to the pulse width, the signal appears at both ends simultaneously.

Now let’s take a case where the pulse width is 0.5 ns. By the time the leading edge of this pulse reaches the receiver, the driver signal will be 0 V as the trailing edge of the pulse will have passed the input end.

Determining the velocity of electromagnetic propagation along transmission lines then, is a critical, but not a very simple matter. Let’s consider a microstrip line as an example. Microstrip lines are those on the surface of a typical PCB. These traces have fiberglass or other dielectric material on one side and air on the other. If you imagine lines of electric field intensity starting from a microstrip trace, passing through the air, going back into the dielectric (fiberglass) substratum and then to the ground plane, you will appreciate that the energy in the system is distributed throughout both the air and the dielectric medium. The velocity of propagation would be somewhat less, being inversely proportional to the square root of the dielectric constant. For a microstrip trace, therefore, the velocity of propagation will be intermediate between these two extremes because energy is distributed in an unclear way throughout both media. When several traces are in proximity, the situation becomes even more complex because it’s necessary to worry about the energy distribution for each possible mode of propagation to obtain a correct simulation. For example, three adjacent traces can establish three propagating modes each with its own velocity of propagation. The determination of the actual velocity for this situation has to be resolved by the solution of a field problem. (There are handy design-book formulas that exist, but these are useful only in a very few restricted situations.)

Speed has its price

What problems can occur because of high-speed effects? Timing problems can result from narrow pulse widths and unequal transmission line lengths. If one signal travels a short distance toward an AND gate, it arrives at the gate faster than a signal that travels over a longer trace. If the signal widths are wide, then the delay will be imperceptible and the pulse will appear at the AND gate output port. But if the pulse widths are of the order of 1 ns, then it’s possible one pulse will arrive after the other has vanished with the result that the output is 0 V. Because this isn’t what the designer intended, a logical error results and the system fails. In complicated systems, such timing problems occur even for considerably wider pulses operating at frequencies of 50 MHz. To avoid overly conservative designs, therefore, it’s essential to have accurately determined propagation velocities for timing simulations. And these can only be determined through electromagnetic field calculation.

Another high-clock-rate problem is crosstalk. Basically, crosstalk is the result of one conductor acting as an antenna to produce a near-field signal on an adjacent trace. It may also be viewed as the transfer of a signal through inductive and capacitive coupling. If the receiving trace is intended to be quiet but acquires a phantom signal through crosstalk, this false signal could be interpreted by the logic. For example, if two traces are terminated in an AND gate, the gate could interpret crosstalk on the quiet line as an intended signal and produce a pulse as output. An error results.

Signal ringing, due to multiple reflections, results in the degradation of signal integrity and causes other logic problems. A pulse launched on a transmission line reflects a portion of the signal at the termination if—as is rarely the case—its impedance isn’t equal to the circuit’s characteristic impedance. Except for very simple cases, the characteristic impedance has to be found by field analysis.

The reflected signal returns toward the sending end. Once it reaches the sending end it’s reflected yet again, this time depending upon the source impedance. This happens many times with the result that the initial approximate square wave begins to exhibit a standing-wave pattern with overshoots and undershoots, not unlike what one sees in a bathtub. The overshoots are not of too much concern but the undershoots—if they are deep enough—could be mistaken for zeros by the logic.

Back to basics

It’s clear, therefore, that at the heart of the solution of interconnect problems is the requirement to solve field problems accurately for stray capacitances, inductances and resistances (the latter due to skin effect) and finally to solve for currents and voltages on complicated networks of traces, connectors, cables, and packages. Basically, we have to perform analog simulations of large digital systems.

As the impact of analog effects on digital circuitry grows, with higher clock speeds, the opinions of analog designers are increasingly solicited. Even electromagnetic field theorists—who were rarely noticed in years past—are now being pressed into service.

Before starting PCB layout, design rules are set up to work out trade-offs between a range of parameters. Here, simulation tools such as Quantics Greenfield can be used to experiment with different types and sizes, and place- ment of ground, signal and power planes. Layout can then proceed according to design rules. Once the layout is complete, the entire board design can be screened for nets with crosstalk and signal integrity problems. Geometrical descriptions, as well as components used, can be extracted from the layout tool and read by the screening tool. Likewise, every trace selected in the board layout can be screened for crosstalk and signal integrity violations. The screener then attaches drivers, receivers and loads to the transmission line net models and time-domain analysis can be used to determine signal integrity and crosstalk measures.

Al Wexler, president, Quantic Laboratories
The 29K Family.

It's all in the family—the 29K™ Family, that is. All the performance you need in a 32-bit embedded RISC processor. And all the support you need from our Fusion29K™ Partners, to bring your products to market faster than ever.

The 29K Family is the 32-bit embedded RISC architecture that keeps your performance high and your system costs low. And all 29K Family members are binary compatible, so your software runs on each device, without modification.

New family members push the performance envelope further: Our Am29030™ and Am29035™ processors offer advanced features like large on-chip caches, Scalable Clocking™ technology and programmable bus sizing—which ease design and lower system costs. With additional family members on the way.

The 29K Family also has the best embedded RISC support available—the Fusion29K Partners. The Fusion29K Partners include over...
80 leading independent hardware and software vendors and consultants prepared to shorten your design cycle.

Together, they offer hundreds of development tools to get you to market quickly. Everything from compilers, debuggers, emulators, and logic analyzers, to complete application solutions.

So call AMD at 1-800-292-9263 Ext. 3 for information on the 29K Family, or a Fusion29K product catalog or newsletter. You’ll find all the support you need in one big happy family.


**MIXED-SIGNAL CIRCUIT BOARD**

digital simulator can run until such a time when there's an analog event. This is more efficient than an interface where the analog simulator tells the digital simulator every time it takes a step. Naturally, the more of these interface points the slower the simulator, but we try to keep them to a minimum. Most designs that we see are loosely coupled, that is, they have relatively few areas where the digital side needs to be in communication with the analog.

At the heart of the decision to use two simulators in tandem—a "glued" approach—is the realization that no one tool is best suited for the many tasks encountered during a complex mixed-signal simulation. "We're finding that it's not possible for a single algorithm to solve all the problems," says Jim Griffith, business unit director for the simulation and test division at Mentor Graphics (Wilsonville, OR). "We'll see an algorithm for a switched capacitor filter that won't handle anything else, but is five to 10,000 times faster than Spice. The main problem is getting something to make all these specialized algorithms play together."

EDA vendors who use such an approach are leaning toward a "simulation backplane" which integrates digital, analog and mixed-signal algorithms into a homogeneous environment. There are problems with such an approach, namely, in timing the events of multiple simulators to reflect the real-world behavior of a circuit board as it transfers functions from the digital side to the analog side. As with any melding of technologies, the level of integration is key.

A deeply embedded algorithm in a simulator might work seamlessly, but interfacing the complex code of the algorithm, without changing its essence, can take months. Again, simulation vendors must ask themselves if it's worth the effort. Most board designers that were interviewed for this report expressed interest in an integrated approach, but were skeptical of the ability of any piece of software to efficiently unite the disparate simulation requirements of digital and analog circuits. "You're making a lot of assumptions when you claim to have a piece of software that's so comprehensive," says Lee W. Ritchey, vice-president of engineering and marketing at Shared Resources (San Jose, CA), a circuit board design house and EDA tool vendor. "First of all, you're assuming that someone understands the complex issues of mixed-signal design well enough to define them accurately. Second, even if you do describe them sufficiently, they have to be translated to code that's often written by a software engineer. If you try to cram too much expertise into one environment, you're liable to end up with an unwieldy, inefficient simulation tool."

**Moving forward anyway**

Undaunted by messages such as these, EDA vendors are forging ahead with tightly coupled simulation environments. Analogy (Beaverton, OR) and Racal-Redac have tied together the two worlds with the Saber/Cadat simulator. Analogy's Saber provides the analog simulation engine, while Racal's Cadat takes care of the digital side. The tools are tied together in a master/slave configuration and the user assigns which simulator will assume the dominant role via the user interface. The simulators run concurrently and are synchronized via the Calaveras algorithm, which lets each simulator run as long as it can until an event is scheduled for the other. The simulators leapfrog down the simulation run, each executing as much as it can until the other catches up. "The trick here is not to make a simulator have to back up and repeat what it's already done," says Racal-Redac's Gordon. "It would also be catastrophic to keep the simulators in lock step, especially for digital events. If a digital simulator can leap ahead in one microsecond increments, it would be deadly to shackle it to one nanosecond steps because of the analog simulator's constraints."

The models for Saber are written in Mast, Analogy's proprietary language. Though Mast lets users implement systems spanning levels of description from behavioral to primitives in both analog and digital domains, the analog behavioral approach speeds up simulation in the Saber/Cadat combination. While not as detailed as simulators running Spice models, Analogy's behavioral method runs faster and can incorporate device models not easily defined in Spice.

Proponents of behavioral level mixed-signal simulation hold that their approach is a logical alternative to the timing and interface prob-
For All Your Embedded AT/VME Requirements

LOWEST COST

N5280 (Models 22 to 54)
- 80286 or 80386SX CPUs
- 20MHz, 25MHz, or 33MHz
- PC/AT Compatible
- VMEbus Master or Slave
- 1 to 8 MB DRAM
- 64KB to 512KB Dual Ported SRAM
- IDE Hard Disk Controller
- 5 Video Options
- Single 6U Size Board

HIGHEST PERFORMANCE

N5280 (Models 63 to 84)
- 80386DX or 80486 CPU
- 25MHz or 33MHz
- PC/AT Compatible
- VMEbus Master or Slave
- 2 to 32 MB DRAM
- 1 MB Dual-Ported SRAM
- SCSI Host Adapter
- 5 Video Options
- Single 6U Size Board

SINGLE BOARD SOLUTION

The NISSHO N5280 is the only complete 486 AT/VME Embedded Microprocessor built on a single 6U size VMEbus board.

SOFTWARE

The N5280 comes with extensive software support including configuration and driver utilities with source code for ease of installation. Typical Operating Systems include MS/DOS 4.01 and 3.3 from Microsoft, VENIX/386 from VenturCom, and OS-9000 version V1.0.1 from Microware.

ADD-ONS

The N5280 has an ATbus extension for accommodating 1/2 and 3/4 length AT cards as well as a SCSI Host Adapter for built in or external disk and tape drives.

FOR A FREE 28-PAGE HANDBOOK, CALL (800) 233-1837 — in California (714) 261-8811

TIME TO MARKET IS THE KEY TO YOUR SUCCESS.

NISSHO ELECTRONICS

17320 Red Hill Avenue, Suite 200 • Irvine, CA 92714 • FAX: (714) 261-0934
CIRCLE NO. 53
MIXED-SIGNAL CIRCUIT BOARD

problems associated with glued or backplane simulation environments. AT&T hopes to make a splash with its Design Verification System, an in-house tool it's going to market as a stand-alone mixed-mode simulator. The simulator uses AT&T's analog and digital models written in C and supplements it with a library of modeling constructs. The system also supports VHDL and models from Logic Automation's Smart-Model library and interfaces to the family of hardware modelers from Logic Modeling (Milpitas, CA). AT&T decided to take a behavioral, single-simulation approach to address some of the objections of design engineers who can't envision multiple simulators as a solution to mixed-mode problems. "We think the single-process approach gives us several advantages," says AT&T's Subramaniam. "The integrated simulation architecture reduces computing requirements so you can handle much larger circuits. We also address automatic circuit partitioning because both sides, analog and digital, are handled by the same engine."

This is especially valuable, AT&T claims, in the analog domain where traditional simulators force designers into thinking of analog behavior as one large block. "If you look at a typical system, there are going to be several analog blocks and not all of them are going to be active at any one time," Subramaniam points out. "In the glued approach you're forced to include all those analog subsystems as one big chunk and essentially simulate each for every interval of time. By using a single simulation process, you address each analog function on an 'as needed' basis. Now you could conceivably do the same thing with a glued approach, but if you had multiple simulation blocks you'd have multiple analog simulations running, which means additional processes and additional intercommunication between processes. That translates to more overhead, which just isn't practical."

Unfortunately, these claims and counter claims of EDA vendors about which approach is best—glued or single simulator—is liable to muddy the waters in a market which is already reluctant to attempt board-level simulation of any kind. Most tool vendors are trying to ease the skepticism surrounding the need for their products by assuring the design community that the soft-ware will be easy to use and will do most of the work in tracking the two sides of the simulation equation. Dazix (Boulder, Co), a division of Intergraph (Huntsville, AL), is touting the efficiency of its glued simulation approach with its Adaptive Control Processor (ACP), which links its analog simulator, Apex, with its digital offering, Advanced. "ACP uses a remote procedural call mechanism to synchronize the analog and digital simulators," says Tim Ghazal, senior manager for analog CAE marketing at Dazix. "It's essentially a separate piece of software that looks at all the different types of models that a simulator encounters and adapts to the type of device encountered. ACP also predicts which simulator should move ahead and by how much, minimizing the need to back up."

Most of the various simulator approaches do have something in common—they assume that the user wants to simulate an entire design. And though the EDA community is banking on the demise of prototype debugging to fuel the need for complete design simulation, most board vendors still dwell in a "divide and conquer" world, where the digital portion of a circuit board is designed and simulated and the analog portion is considered separately. "Remember, any shift to circuit board simulation will be evolutionary," says Shawn Hailey, president of MetaWare (Campbell, CA). "The computers might be getting faster and the tools better, but our brains aren't getting any bigger. We're still limited by the human element. The real challenge will be in partitioning the problems so we can still understand them."

For places where the two meet, Spice models can provide the connection. "We've been doing digital simulation on our designs since 1983," says Jim Veres, director of engineering design at Alliant Computer (Littleton, MA). "We also use some Spice, but haven't seen the need to integrate the two. We'll do a complete Spice analysis of the data lines all the way from the microprocessor module to the backplane and on to the crossbar switch card, including getting the models from the ASIC vendor for the switch itself. But those are still separate simulations as far as we're concerned."

Other PCB designers feel that the analog section of any circuit board will have to be prototyped anyway, and feel that spending inordinate amounts of time modeling in Spice could be a waste. "We put a lot of effort into really strict design prac-
Omnibyte has the most complete line of MIPS R3000 VME hardware, software and systems for your project. In fact you may select from 72 distinct VME configurations.

You can get the fast and powerful Pulsar 3000™, shown above, featuring:

- 25MHz R3000A RISC CPU
- 25MHz R3010A Floating-Point Coprocessor (opt.)
- (4) R3020 Write Buffers
- 128KB (or 32KB) I-cache
- 128KB (or 32KB) D-cache
- 32, 16, 8 or 4MB DRAM
- High speed SCSI port (opt.)
- Ethernet Interface (opt.)
- (4) serial ports
- (4) ROM sockets (up to 4MB)
- Real time calendar clock w/battery
- 2KB NV RAM
- VIC068 VME Interface (slot 1) Controller

And the Pulsar is available with the following software:

<table>
<thead>
<tr>
<th>Title</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPP/e¹</td>
<td>PROM monitor debugger &amp; I/O library</td>
</tr>
<tr>
<td>SPP¹</td>
<td>SPP/e with architecture &amp; cache simulator</td>
</tr>
<tr>
<td>IDT/c²</td>
<td>IBM/SUN X-compiler</td>
</tr>
<tr>
<td>C EXECUTIVE³</td>
<td>Real time monitor</td>
</tr>
<tr>
<td>ADA⁴</td>
<td>ADA compiler</td>
</tr>
<tr>
<td>VxWorks⁵</td>
<td>Real time o.s.</td>
</tr>
<tr>
<td>RISC/os¹</td>
<td>UNIX⁶</td>
</tr>
</tbody>
</table>

In addition to our boards and software, we can also provide you with a complete line of MIPS development systems.

For further information, give Larry Snow a call today at 800-638-5022, (708-231-6880 in IL).

OMNIBYTE CORPORATION
245 W. Roosevelt Rd.
West Chicago IL 60185

Trademarks: 1-MIPS Computer Systems Inc. (available in binary or source), 2-Integrated Device Technology, Inc., 3-JMI Software Consultants Inc., 4-DOD, 5-Wind River Systems (available for MIPS and DEC workstations), 6-AT&T
A Look at Today...A Vision of Tomorrow

Now Available
With Over 2MB of RAM!

68040 VME
33 MHz O-Wait-State

Your Vision of High Performance
at an Affordable Price
is Now Real!

With the OB68K/VME40™ you no longer have to compromise on performance or price in your VME embedded control application. We start by giving you a very basic board which includes:

- 25-33MHz 68040.
- (8) 28-pin RAM sockets.
- Up to 2.256MB of dual access static RAM (32KB standard).
- (8) 32-pin sockets for up to 8MB of ROM.
- (2) asynch RS232C serial ports.
- (16) lines of parallel I/O.

You can combine it with just the right amount of RAM and ROM you need. And you do not have to sacrifice features. Our Omnimodule™ modular I/O connector allows you to implement a wide variety of serial, parallel, SCSI, GPIB, analog, digital and other I/O options - all fitting into one slot. Other features include:

- VTC’s V1C068 VME interface chip with arbiter, interrupter, mailbox and more.
- Terminal monitor/debugger/diagnostic firmware program included.
- 2 year limited warranty.
- Worldwide availability.

All of this gives you a high performance board at a price you can afford with the features you need.

To learn more about our OB68K/VME40 contact our Marketing Manager, Pete Czuchra at 1-800-638-5022 or (708) 231-6880 in Illinois.

OMNIBYTE CORPORATION
245 W. Roosevelt Road
West Chicago, IL 60185-3790
Fax No. 708-231-7042
CALL TOLL FREE 1-800-638-5022
In IL 708-231-6880

CIRCLE NO. 119
New products need new simulators

Let's survey the horizon of product development in the near future. The general trend of using more and more mixed-signal designs where digital and analog technologies are closely intertwined is building momentum. Another trend is the ever increasing operating frequencies of these systems and devices. Compact video equipment, for example, evolved from analog systems at several MHz to more than 10 GHz. Supercomputers operate in the range of 100 MHz to over 2 GHz. Office automation equipment typically has frequencies in the range of 40 to 200 MHz. Another trend is ever-shrinking device sizes, where unintended effects, such as electromagnetic couplings and signal reflections of the packaging, multichip module (MCM) interconnects, or interconnects within the chip, may render nonfunctional end products.

In other words, though system designs are mixed digital and analog in nature, their frequency of operations is reaching into microwave ranges, and the secondary and tertiary electromagnetic effects have to be taken into consideration during design. Similarly, simulation tools used for such systems must have all the capabilities within one integrated simulator employing one unified algorithm for simulation. An ideal simulation program should have the capabilities of solving a variety of problems such as nonlinear algebraic equations, nonlinear ordinary differential equations, digital Boolean functions, and frequency-dependent functions.

Integration a must

It becomes clear that simulation tools can no longer be compartmentalized as logic simulation, circuit (analog) simulation, transmission line simulation, electromagnetic fields solver, antenna design software, etc. Future simulators must take multiple aspects of designs into consideration simultaneously. The simulation technology has to cut across several related disciplines to accurately predict design performance. A new approach to native-mode, mixed-signal simulation is to use a new logic system where Boolean functions are evaluated in floating-point numbers. For example, the "AND" function is equivalent to finding the minimum of the inputs. Using this new logic system, which Contec calls Infinite State Logic Simulation (ISLS), logic devices ranging from basic AND gates to edge-triggered flip-flops can be implemented in a circuit (analog) simulator based on the highly reliable direct method used in Spice. Public domain Spice has the reputation of not being able to converge to a solution for difficult circuits. But the faults are not with the direct method itself. Programming bugs, model equation abnormalities and discontinuities and incorrect implementations are the main culprits. Compared with other circuit (analog) simulation algorithms developed over the years, the direct method, based on a modified Newton's method and implicit integration, is the most general and reliable algorithm.

A mixed-signal simulator based on ISLS for logic simulation uses only one simulation algorithm, the direct method. No logic-analog translation interface is required. Furthermore, there's only one "time" measure for simulation that simplifies the time coordination problem in other mixed-signal approaches. The waveforms from ISLS are in the continuous analog form. With accurate modeling of digital devices in ISLS, simulation results can be virtually identical to the results from the transistor-level circuit (analog) simulation—a 10 to 20x increase in simulation speed can be achieved.

Analogue effects in digital

To provide accurate analog continuous waveforms, input-output characteristics, input and output impedances, and input and output times should also be modeled in the digital devices. Since the direct method for partial differential equations represents multiple coupled lossy transmission lines in ISLS, such a simulator can be used to simulate a digital system together with the electrical effects of the interconnects, packaging, connectors, cables, and backplane.

New techniques are needed to include microwave devices in a mixed-signal simulator. In addition to including distributed-parameter devices (such as transmission lines) anywhere in the system, a mixed-signal simulator also lets devices be described in terms of frequency- and voltage-dependent scattering parameters. This type of simulator will handle systems composed of elements such as digital gates, nonlinear transistors and microwave devices. Simulators based on harmonics-balanced techniques have severe limitations and difficulty in analyzing mixed digital and highly nonlinear analog circuits.

Hierarchical analog descriptions

Mixed, hierarchical-level description and simulation of logic circuitry is the new frontier in design. For circuit (analog) simulation, analog functional-level descriptions of analog subsystems and devices can easily be achieved through nonlinear equations or transfer functions relating the inputs to the outputs. The analog behavioral-level descriptions of analog subsystems can be constructed from a functional block with an electrical structure to model input and output impedances and delays. The analog macro models represent subsystems with equivalent circuits constructed from basic elements built into the simulator. The lowest level of abstraction is the basic, built-in element. A mixed-signal simulator based on ISLS can describe the systems in terms of mixed hierarchical levels, from the functional, behavioral, macromodel, and gate and element levels, for both the digital and the analog parts of the system.

Using a top-down design methodology, a system design can be simulated at the functional level for its digital, analog and distributed-parameter subsystems. As the more detailed subsystem designs are realized, the complete system can be simulated with some of the subsystems represented at successively more detailed levels. Simulation can still be carried out for the complete system with subsystems at different levels of representation, thus the interactions among the various subsystems are completely modeled and simulated.

Simulation tools for the next generation of products should employ a seamlessly integrated and truly unified algorithmic approach. All the effects that influence system performance can be simulated with all the interactions taken into consideration without oversimplification and without sacrificing accuracy.

Paul K. U. Wang, PhD, PE, president, CAE Division, Contec Microelectronics USA
electrical connections no longer behave as simple pathways that conduct signals from one device to another. Instead they're complex transmission lines subject to a range of faults—namely crosstalk, ringing, time delays, parasitics, and impedance mismatches. Some tool vendors, most notably Quad Design (Camarillo, CA) and Quantic Laboratories (Winnipeg, Manitoba) await such a turn of events with tools that can detect and analyze these effects, but they caution that these analog pitfalls are not to be taken lightly.

Some tools use heuristics as a rule of thumb and execute simple formulas to deduce where a circuit might run into trouble,” says Al Wexler, president of Quantic. “We think that such estimates are a dangerous proposition. Only by looking at a cross section of a circuit and calculating its electromagnetic characteristics will you get an accurate picture of what’s happening. By analyzing those characteristics and calculating their fields, it’s possible to judge the mutual inductance and capacitance of a circuit.”

Once these effects have been identified, they can be analyzed in further detail via the simulator. In a tightly integrated design environment, the engineer can use the schematic editor to correct the offending circuitry and resimulate.

A drawback to detailed analysis is that it requires more simulation time, in a process that’s already suffering from a compute-hungry reputation. Quantic admits that such analyses take computer resources, but also holds out the promise that as transmission line libraries are built up, calculation speeds diminish.

In addition to building up libraries to increase calculation speed, there are other ways to increase a transmission line analysis tool’s performance. Quad Design’s XTK Crosstalk Tool Kit uses enhanced calculation algorithms as well as stored libraries to improve performance. XTK uses what Quad Design calls conformal mapping, which maps an infinite plane into a finite-sized plane. In essence, the tool warps space to perform a finite computation, which means that it doesn’t have to specify boundary sizes because it’s effectively considering an infinite space in the analysis. Not having to take those boundary conditions into account makes XTK’s algorithms more efficient, according to Quad Design.

**Timing tools pave the way**

The same high clock rates that force designers to consider noise simulation will also necessitate careful examination of a PCB’s timing requirements. And many of the same drawbacks that accompany prototype debugging for component behavior will exist for timing verification—namely that a prototype only represents the behavior of one set of parts. “During manufacturing, a number of components will be pulled off the shelf,” says Sanjiv Kaul, senior product marketing manager for Valid Logic’s digital design division (Chelmsford, MA). “Because of manufacturing variances, there will be speed fluctuations from one device to another. A designer must know which combination of components form the critical path in a circuit. An uncontrolled critical path timing variance can have a catastrophic effect, such as shutting manufacturing down if one lot of components is at the minimum end of the scale and another is at the maximum.”

To provide this analysis, Valid has...
MIXED-SIGNAL CIRCUIT BOARD

chosen the dynamic timing approach which simulates the flow of data transitions across a circuit over time. This method is based on a circuit's behavior, because some devices' delays are dependent on what the components are doing at a given time. This approach differs from the static method favored by some EDA vendors, which sums up the delays that a signal encounters along a given path and identifies critical paths where timing violations will occur. There are pros and cons to each method.

While dynamic timing analysis has the advantage of incorporating a circuit's behavior into simulation, such exhaustive treatment usually takes time to set up and run. Static timing, on the other hand, can give comprehensive reports about potential delays in a circuit, but requires designer expertise to sift through the data and determine which paths are critical and which aren't. Some timing tools, like Quad Design's Motive, meld the two domains to eliminate the time-consuming set-up time of dynamic tools while controlling the false path analysis of static methods. In any case, the advent of sophisticated timing verification tools might win back some simulation skeptics who have been put off by the inadequate timing tools of the past.

Does danger lurk here?

If there's a hidden danger in all of these tools that promise automation of difficult design tasks, it's that they might wrest too much autonomy, and discourage the creativity of the circuit board designer. A delicate balance is necessary if the tools are to fulfill their main promise—to relieve designers from the drudgery of analyzing infinitesimal physical constraints. EDA vendors must also be careful not to promise too much, or designers, particularly the newer generations who are proficient with computers and software, might lose sight of the basic rules that underlay every circuit, complex or simple, digital or analog.

"There's this hope that you can buy an automatic tool so you don't have to engineer anymore," cautions Ritchey of Shared Resources. "That's a flawed vision. Our industry is in danger of turning out engineers who never got trained in the basics but who desperately need to know them to design correctly. Technology is getting to a point where noise can look like a signal. Anyone who can't tell the difference is going to lose."
OUR RELATIONSHIP
The market: volatile and changing fast. The products: getting smaller. And doing more. The competition: tough. The potential: significant worldwide sales gains from volume production of a superior camcorder.

No wonder Matsushita designers chose to work with LSI Logic to help create the cell-based ASIC chips for the new Panasonic Palmcorder.

Our unique expertise in ASIC design tools and technology not only helped Matsushita make the new Palmcorders dramatically smaller, but helped add remarkable new capabilities as well. Including a new image stabilization system based on fuzzy logic.

And everything was done in record time. From start of design to volume worldwide production, Matsushita and LSI Logic created each of the two key ASIC Palmcorder chips in less than 5 months.

We can do the same for you. LSI Logic offers the design tools, engineering expertise, and worldwide manufacturing capability to help bring your new and improved electronic products to market on time.

And in volume. Call us at 1-800-451-2742 or write to LSI Logic, 1551 McCarthy Blvd., MS D102, Milpitas, CA 95035.
COMPLETE +5V RS-232 SERIAL PORT WITH 1µF EXTERNAL CAPS!

- 1µF External Capacitors
- 1µA Supply Current in Shutdown
- 28-Pin Wide SO Package - MAX241
- 4 RS-232 Drivers, 5 RS-232 Receivers - MAX241
- Meets All EIA/TIA-232 Specifications

Select the 1µF Transceiver For Your Design

<table>
<thead>
<tr>
<th>Device</th>
<th>Number of RS-232 Drivers</th>
<th>Number of RS-232 Receivers</th>
<th>External Capacitors</th>
<th>Shutdown &amp; Three-State Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX230</td>
<td>5</td>
<td>0</td>
<td>4x1µF</td>
<td>Yes/No</td>
</tr>
<tr>
<td>MAX231</td>
<td>2</td>
<td>2</td>
<td>2x1µF</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX232</td>
<td>2</td>
<td>2</td>
<td>4x1µF</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX233</td>
<td>2</td>
<td>2</td>
<td>None</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX234</td>
<td>4</td>
<td>0</td>
<td>4x1µF</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX235</td>
<td>5</td>
<td>5</td>
<td>None</td>
<td>Yes/Yes</td>
</tr>
<tr>
<td>MAX236</td>
<td>4</td>
<td>3</td>
<td>4x1µF</td>
<td>Yes/Yes</td>
</tr>
<tr>
<td>MAX237</td>
<td>5</td>
<td>3</td>
<td>4x1µF</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX238</td>
<td>4</td>
<td>4</td>
<td>4x1µF</td>
<td>No/No</td>
</tr>
<tr>
<td>MAX239</td>
<td>3</td>
<td>5</td>
<td>2x1µF</td>
<td>No/Yes</td>
</tr>
<tr>
<td>MAX240</td>
<td>5</td>
<td>5</td>
<td>4x1µF</td>
<td>Yes/Yes</td>
</tr>
<tr>
<td>MAX241</td>
<td>4</td>
<td>5</td>
<td>4x1µF</td>
<td>Yes/Yes</td>
</tr>
</tbody>
</table>

FREE Interface Design Guide

Including: Application Notes ♦ Data Sheets ♦ Cards For Free Samples

To receive your design guide, simply circle the reader response number, or contact Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086, (408) 737-7600, FAX (408) 737-7194.


Maxim is a registered trademark of Maxim Integrated Products. © 1991 Maxim Integrated Products.
Sometimes, you can’t beat an op amp

I knew a Field Applications Engineer (FAE) in the Minneapolis area who is rumored to have told Cray Research, “If you can’t do it with an op amp, it isn’t worth doing.” The FAE’s claim has merit: operational amplifiers are mathematical integrators and there are signal combinations—multiplication and logarithmic functions—that can implemented much more cheaply and efficiently with analog means.

But this story about an op amp enthusiast underlines the sometimes outrageous cultural differences between analog and digital designers. Where digital systems designers are learning to manipulate CMOS circuit blocks with literally millions of transistors, analog circuit designers will express awe and reverence toward bipolar circuit blocks with little more than 32 transistors. Linear Technology’s Jim Williams, a staff scientist—who went so far as to show the world how to use op amps to stabilize cathode voltages on vacuum tube audio equipment—is reputed to have authored a bumper sticker that said: “One op amp is worth 1,000 microprocessors.”

With system designs reflecting digital building blocks and design philosophies, op amp enthusiasts have to be in the same category as those who spend their Sunday afternoons polishing their 1955 Thunderbirds or 1957 Cadillacs. Analog design, especially op amp system design, occupies a smaller proportion of the engineering thought process. And yet, there are situations—thousands of them, in fact—where nothing else will do. Op amps remain the basic building blocks for practically all analog circuits. They form the front ends for practically all test-and-measurement equipment, communications gear, audio and video signal processors, and servo loop controllers.

Smaller signals, noisier environments

“The reasons for doing analog may seem to evaporate,” acknowledges Bruce Trump, an engineer with strategic marketing responsibilities for op amps at Burr-Brown (Tucson, AZ). Trump says Burr-Brown’s forte is signal processing, an activity which includes “signal acquisition,” as well as data conversion and manipulation. The signal acquisition portion, he believes, becomes a smaller slice of the pie as the world turns digital. But the signals that must be acquired become more diverse and challenging. Trump points out—not without a certain amount of pride of accomplishment—the difficulty of acquiring ever smaller signals from increasingly noisier environments. It’s a job that op amps do best.

Precision low-noise op amps are chief among the analog designer’s bag of tricks, though the electronics trade press finds these increasingly less newsworthy. Precision Monolithics (Santa Clara, CA), now a division of Analog Devices (Norwood, MA), for example, got a magazine cover story for its OP-27, a precision op amp which shaved a half nV/√Hz (What’s a “nanovolt-per-route-hertz”? you ask) from the best available noise figures. The OP-27 offers a noise figure of 3.0 nV/√Hz. (The previous record holder was the NE5534, whose typical noise spec was 3.5 nV/√Hz at 1 kHz.) When the Linear Technology LT-1028 entered the electronics world with very little fanfare—a press release, but no magazine covers—it was a testimonial to how much engineering sensibilities had changed. The LT-1028 has a record-breaking noise figure of less than 1 nV/√Hz at 1 kHz.

This noise figure—a process-dependent measure of the collective buzzing generated by the op amp’s own transistors—is important primarily in those applications where the small signal generated by the input sensors can be overwhelmed or distorted by any extraneous electrical noise. The sensitivity of magnetic sensors, infrared and sonic detectors used in current medical equipment, will demand ultra-quiet amplifier electronics. Other op amp specs that become important in a precision sensing application are input offset voltage, input impedance, temperature drift, common mode rejection, and voltage gain. Each of these specs is a reflection on the sensitivity and overall accuracy of the amplifier.

Trade-offs are a way of life

Bandwidth (speed), settling time and drive capability are entirely different considerations. The most avid op amp freak will verify that op amp design and
selection invariably involves trade-offs or optimization between one set of specifications and another. An amplifier's ac characteristics will often sacrifice dc performance. The requirement for speed, for example, will generally require trade-offs in precision and drive capability. High gain will often sacrifice linearity and low-noise. It will be hard to maintain a 10-µV input offset if you're processing 100-MHz signals.

Op amp designers and manufacturers, as a consequence, are constantly evolving and tweaking their fabrication processes to provide a different balance of trade-offs. But instead of evolving universal amplifiers, manufacturers have generated encyclopedic catalogs of part types, each specially-tweaked to a different application.

Compared to microprocessors and memories, the volumes of op amps required in each application are puny (the entire worldwide op amp market—about $900 million—is only about 1/4 the size of Intel). But there are two application areas which are currently generating a great deal of excitement for systems people: speed and low power consumption. The requirement of wireless communications and emerging application areas such as personal computer multimedia and high-definition TV is speed. The requirement of all kinds of portable equipment is low power consumption. HDTV scanning systems will require amplifiers that operate well above 50 MHz, while hand-held communications systems will look for amplifiers that consume 10µA standby from a 3-V source.

Improved process technologies are letting op amp designers resolve some of the trade-offs between high-speed, low power, and low noise. Bipolar technologies which produce complimentary n-p-n and p-n-p transistors let designers build current-mode op amps. The result is IC op amps like Analog Devices' AD9630 or Comlinear's CLC110 which have 750-MHz bandwidths, 1200 V/s slew rates—and still show noise figures less than 2.4 nV/√Hz. These devices are used for driving flash A-D converters, baseband communications and fiberoptic cable systems.

With the ever-increasing proliferation of op amp types, the talent of the analog designer is in picking the right op amp for the job—out of the hundreds available—and carefully matching these to other components. The advantage of using a low-noise op amp, for example, is totally shot if you hang carbon film resistors on the input.

Enter analog emulation

The real challenge to the authority of the op amp guru isn't the proliferation of digital design techniques and philosophies. It's something I call "analog emulation" technology. (This is equivalent to what Gus Richard, a senior analyst at VLSI Research [San Jose, CA], calls "digitized analog.") Analog emulation is the ability to perform a primarily analog function by primarily digital means. One example is the analog memory device created by Information Storage Devices (ISD), in San Jose, CA. Here, a high-density EEPROM is adapted to store analog waveforms in the range of 0 to 5 V. The device will capture 20 s of information with a bandwidth of 3 or 4 kHz, which makes it ideal for speech recording applications (though devices with higher analog bandwidths and larger storage capacity will appear in the not-too-distant future).

Digital signal processors are the most accessible examples of analog emulation. These machines perform complex waveform manipulations—multipole filtering, for example—with greater speed and precision than is usually possible with strictly analog devices. The major drawbacks to using DSPs for conventional analog filtering, however, is the time and expense required to program the DSP chip. No matter how many resistors, capacitors and unity-grain buffers you need to implement a steep filter function, many analog and mixed-signal system designers find it friendlier, less costly and less time-consuming to work with op amps than with DSP chips.

This too will change: the design system revealed recently by Star Semiconductor (Warren, NJ) promises to do for custom analog design what programmable logic devices have done for digital design. Perhaps one of the most sophisticated applications of analog emulation, the system uses DSP techniques to transform block-level diagrams of analog functions drawn on a workstation screen into working silicon. The system can create 100-to-200 separate op amp functions, says Star's founder Jeff Robinson. It approaches the ideal of a silicon compiler dedicated to analog functions.

But until systems like Star Semi's fully take hold of the design community—until the current generation of analog gurus retires—there will remain a dichotomy of thinking about how signal-processing jobs should be done. There will be a clash of cultures, with assorted sniping.

You've heard the conjecture that a million monkeys banging away on a million typewriters collectively might produce the works of Shakespeare or Milton's Paradise Lost. Digital design is probably the embodiment of the million monkeys. A microprocessor clock, after all, is nothing more sophisticated than a monkey jerking up and down on a pump handle—albeit, 25 or 33 million times a second. But everything in the digital system is harnessed to that microprocessor clock, and figures like CMOS gate delays are more-or-less standardized for the entire electronics industry. Digital logic builds a very mechanical system.

There's no specification with similar universality among op amp users. The analog design will require much more precision and craftsmanship. However, all engineering—analog or digital—requires designers to balance functionality against costs. And though it continues to give up territory, there remain places in a complex system where the op amp wins.

Stephan Ohr is editor/publisher of the monthly newsletter, Mixed Signals.
"...the industry's best keyboard."
— Personal Computing

"...a byword for quality and tactile feedback..." — Which Computer?

"...it's the leader among computer keyboards." — PC Magazine

"...nobody has been able to match the quality..." — PC World

Now We'd Like To Give You A Quote On Price.

The “industry’s best keyboard” is now for sale. If you’re putting together systems or need keyboards customized for your OEM operation, we make the best. Call (606) 232-6814 or, in Europe, (33) 38 83 4308. Our quotes will impress you as much as those above.

An IBM alliance company
Siemens leads the way with transceiver and jumper cable assemblies for your latest ESCON® compatible designs. We offer you proven quality, off-the-shelf delivery, and established production facilities for high volume requirements.

Just look at these outstanding features:
- Data rates up to 300 MBaud
- Superior EMI and ESD immunity
- Low connector loss: 0.2dB typical
- Proven quality: Achievable failure rate 50 PPM
- Fiber channel compatible

Call or write today for complete information.

In the U.S.A.
Siemens Fiber Optic Components
A Division of Potter & Brumfield Inc.
A Siemens Company
60 B Commerce Way
Totowa, NJ 07512
Tel: 1-800-827-3334
Fax: 1-201-890-1610

In Europe:
Siemens AG
EC LWL
Siemensdamm 50-54
D-1000 Berlin 13
Tel: (30) 386-7930
Fax: (30) 386-7966

In Asia:
Siemens K.K.
Siemens Fujikura Building
11-20, Nishi-Gotanda 2-chome,
Shinagawa - ku
Tokyo 141, Japan
Tel: 03 (3490) 2171
Fax: 03 (3495) 9792

ESCON® is a registered trademark of International Business Machines.
Many of the world's greatest accomplishments started out as scribbles on a napkin. Whatever medium for expression is available when a brainstorm occurs is fair game for conceptual capture.

While pencil and paper have survived for hundreds of years as the key means of conceptual capture, their days are numbered. True, paper and pencil will probably be around forever, but their use as a principal means of data exchange is already gone.

I Get the lead out
Young engineers moving up through the ranks today may not remember the days of ammonia blue line drawings and microfiche. Using a logic template, paper and a pencil (or pen for the confident), an engineer could quickly capture one or multiple pages of a schematic. When completed, copies were passed through a blue line machine, or photographed for microfiche and stored by the Configuration Management department.

The method is straightforward and efficient. But a problem arises when editing is necessary. In the highly iterative world of design, rarely (if ever) is a schematic drawn just once. Most often, the original schematic is completely different than the finished production schematic. This is because design refinement is taking place manually through the redundant and time-consuming iterative loop. Each time, a new schematic must be drawn, often from scratch.

Computers enter the scene. While the initial feeling of schematic capture on a computer was "Wow, that's neat," what shackled the growth of schematic capture was the reluctance of many engineers to take the time to learn the software well enough to be productive. Early software was not very user-friendly or intuitive, and it was often clumsy in the ways it captured and stored data.

Modern schematic capture, however, is clean, streamlined, efficient, and cheap. What's more, it's senseless to have many high-cost and higher performance workstations around just to perform schematic capture when the PC can easily handle all aspects of schematic creation, editing and output in formats usable by other back-end design or layout programs.

As a result, many of today's PC-based schematic capture programs are finding widespread use and acceptance as they provide engineering managers with low-cost, yet highly productive, design seats for their engineering teams and departments. But with the many choices comes wading through advertising and media hype to find the features that make one package or another the most suited to your needs.

I Tools of the trade
An effective modern schematic capture tool creates an automated way of solidifying concepts in graphical form. Primitive elements from vendor supplied libraries or user-generated libraries are placed on a graphical workspace, moved around and interconnected. Labels define key signals, text for documents and comments, connectors, headers, standoffs, and module ports connected to all signals that are I/O, power, test points, and inter sheet schematic pages. Output is generated as documentation and as formats to be passed along to other design tools.

Choosing the right schematic capture program is similar to buying a car without trade-in allowances. Price is a factor, as well as speed and performance (with options which can be used to tailor both for your specific purpose). Especially important is compatibility. Don't buy a sports car if you need to haul furniture. With schematic capture software, you won't want to get a package more suitable for ASICs if you're making printed circuit boards (PCBs).

What differentiates some schematic capture programs today is whether or not they're bundled into applications packages or come as flexible, general-purpose packages. Both exist and both have their merits.

Bundled packages like EE Designer from Visionics (Santa Clara, CA), Highwire from Wintek (Lafayette, IN) and PC-CAPS V. 5.02 from P-CAD (San Jose, CA) offer bundled systems with consistent user interfaces and operating environments best suited for PCB design. Included in many of these packages are digital and analog simulators; layout aids like rats nesting and force vectors; library maintenance tools for schematic, simulation and layout models; autorouters; design and electrical rule checkers; automated place-
ment of components; and photoplot generation tools for Gerber output.

Special features also differentiate these packages. Visionics, for example, includes a thermal analysis package for heat modeling. P-CAD features a unique trace density histogram as a placement aid. Viewlogic Systems (Santa Clara, CA) supports VHDL in and out, making its simulator ideal for ASICs, programmable logic devices and field-programmable gate arrays (FPGAs).

Others, like Accel Technologies (San Diego, CA), Omannation (Richardson, TX) and OrCAD (Hillsboro, OR) provide general-purpose schematic capture programs to be used with a variety of independent third-party back-end packages. It's like saying, "I'll take a Ferrari body with a Mercedes chassis, and a Rolls Royce engine with a Chrysler transmission." You're assembling the vehicle which best suits your needs and desires, even though it may be a little more complicated at first to build and learn.

The first approach is best for entry-level designers who shouldn't be inundated with an entire system design tool. Learning to do just schematic capture can be accomplished quickly, and within a week, a designer is productive. Seasoned designers can take advantage of general-purpose tools to put a system together that exactly suits their needs. For example, one designer's needs might be satisfied with software from OrCAD for schematic capture; from Aldec for digital simulation; MicroSim for linear simulation; Data I/O for PLD design; Accel for printed circuit board design; and Viewlogic for FPGA design, and make these discrete packages communicate with each other to pass data back and forth.

Netlists contain all the connectivity information for the entire schematic including reference designators of each device, pin name and number, net name, and even timing attributes and thermal properties. As a matter of fact, every component can have multiple properties associated with it to describe electrical values, tolerances, types, etc.

As such, netlists can drive simulators, printed circuit board design programs, PLD and FPGA fitting programs, and even ASIC design tools. The simple automation of schematic entry travels along a system's growth path—and its best benefit comes when schematic capture netlists are passed to other specific back-end design tools. Both de facto and "agreed upon" standards are used. For many years, the FutureNet format was adopted as a de facto standard. As a result, many companies geared their programs to accept FutureNet format data files. Recently, EDIF Vers. 2x has been adopted as the basic interchange format and hardware description languages (HDLs) such as VHDL may be overtaking this soon.

Nevertheless, each company's software uses its own internal format, so either the translators in back-end programs must decode files from other systems, or the schematic capture programs must generate netlists in the format of another tool. Both are done, but it's probably best to have a flexible schematic capture tool that can generate multiple output formats just in case.

For example, the OrCAD schematic capture program can generate standard EDIF (Electronic Data Interchange Format) and FutureNet formats, as well as a dozen or so different specific formats. This lets them source schematic files to most anyone's software. Accel's Tango also generates netlists in standard EDIF notation as well as FutureNet, PSpice and P-CAD formats. Likewise, Ommation's Schema generates netlists in 15 formats including PSpice and EDIF.

The piecewise system approach is more work than using a bundled system, but permits cherry picking for your needs. The key thing to be aware of is the standard interconnection format used to transfer data between programs. Many users write translators and converters themselves to make tools talk to one another in an automated fashion, even though the interchange formats are "compatible."

The schematic capture tools may represent pin names as AC1, AC2, DCOUTPLUS, and DCOUTMINUS. The layout footprint in the printed circuit board program may represent the pins for the package as pin 1, 2, 3, and 4. The netlist will not recognize these components, nets and interconnections. The
That's right. In one package, you get a comprehensive hardware/software debug solution for your embedded microprocessor applications. You don’t need to buy those “optional” extras to close the holes in your development path. All you need is the compiler of your choice.

And the savings are not limited to one processor. Check our prices for emulation support for 286, 386, 386SX, 486, 486SX™, AM386, AM386SX™, 68000/10/20/30, 68EC020/30, and 68302™ microprocessors and see if those don’t surprise you, too.

Combine feature-rich, real-time emulation, fully-integrated high level language interfaces, and a full-time technical support team with applications experience in targets ranging from aerospace to ultrasound, and it’s no surprise that Microtek has over 26,000 emulator installations worldwide.

Save money. Save time. Call MICROTEK today at 1-800-886-7333, ext. 1.
same may be true with transistors (emitter, base, collector), diodes and polarized capacitors (anode, cathode), and other devices depending on how the libraries represent this data.

While these will be trapped out as error messages and warnings, it requires either manual editing of the netlists, writing utilities to do your conversions, or editing the libraries to make the software compatible (even though it's already supposed to be).

All modern schematic capture tools have some form of library editing and maintenance. While the different structures and logical approaches taken to library maintenance vary from program to program, they are all either graphical or textual descriptions of library elements. When choosing, check out the library editing features for yourself.

Also, check out the supplied libraries which come with the schematic capture program. Many times, extensive libraries of thousands of parts and shapes are available from the schematic capture program company, or even included with the schematic capture program. The editing technique is often a matter of personal preference, and the supplied library robustness may make your life easier.

### Design structure for top-down approach

In contrast to a single-sheet schematic, multisheet or hierarchical schematics can house massive designs while keeping track of all signals and nets. Multisheet schematics are just that, many sheets which hold all the elements and interconnections for the system they represent. Hierarchy is a bit more complex, and introduces a little more overhead, but provides the best way of performing top-down design.

Hierarchical designing is sort of like cocktail napkin designing. Upper-level abstract symbols represent large blocks of overall functionality. Elements on a top-level hierarchical design are pushed into revealing lower-level, less abstract and more specific elements which again can be pushed down until at the lowest level, only library elements in primitive form are seen.

An advantage of hierarchical designing is self-documentation. Upper-level blocks can be used for training of users and sales persons, and even in manuals and promotional pieces. Lower-level blocks can be used for tech support, and the lowest levels can be used for repair, rework and diagnostics. Also, after a short transition time, the designer's thought process conforms to the hierarchy and makes larger designs more simple to grasp and understand.

Key in the list of benefits associated with schematic capture are the electrical and design rule checking that can take place automatically. With humans checking, errors are easily introduced, and even with 99 percent efficiency, that's still 10 errors in a 1,000 net design.

With computers checking the design, tests for outputs shorted together, undriven inputs, unconnected outputs, and even fan out and loading can be done in the wink of an eye. This one step eliminates the tedious and time-consuming chore of manually inspecting each sheet after each iteration.

Other areas to check out include manuals, user interfaces and tech support. It's nice to have comprehensive manuals, but a rack of 10 or so full-sized 8½ in. by 11 in., three-ring binders may intimidate many users and make it harder to find simple but specific information. On the other hand, single-book manuals may not contain all the information needed to answer your questions. This too is a matter of preference, but the availability of tech support may minimize this problem.

While some companies have voice lines, others have bulletin board systems and user groups to find out how responsive and available the tech support is for the product you're investigating. Make a call or two, even before you buy, to see how long you're on hold and what week you get a call back. After all, a design can be stopped dead in its tracks if the designer doesn't know how to proceed to the next step.

User interfaces have come a long way in simplifying the learning and using of today's schematic capture tools. The mouse or keyboard can provide an excellent vehicle for computer control when properly interfaced to the software. While this is a matter of choice, a demo or video will give insight as to what personality the tool has.

One new development is the use of a shell to tie together different but related tasks in the design process. P-CAD, for example, uses a system shell which makes it easy for the designer to traverse from one stage of design to another. OrCAD now also provides a control panel shell which not only links OrCAD tools to each other, but also helps users link OrCAD's schematic capture with competitors' backend tools. This approach is analogous to the framework efforts under way among workstation-based CAE vendors.

Always key in the decision-making process is price. While simple, yet powerful, schematic capture programs can sell for under $1,000, others may be $10,000 or more per design seat. Find out what features you really need and know what the ultimate goal of the design system is to be. For example, a design team designing circuit boards may choose a low-cost package from Accel, Omation or OrCAD. A more advanced design team aiming at FPGA, ASIC and multichip modules (MCMs) may opt for Viewlogic's more expensive package which is designed with networking built-in and many third-party links to ASIC and FPGA manufacturers.

Program and data migratability are related, but separate. Most PC-based schematic capture tools provide growth paths to other workstation platforms. In today's world, the hardware may be outdated within a year or so, but the database is a valued effort worth conserving and passing along to future generations of hardware and software. Either way, it's good to be aware of the growth path option available to you before you buy.

Jon Gabay is a free-lance editor with extensive design experience. He has written for all of the specialized CAE/CAD publications at one time or another, including High Performance Systems, Engineering Workstations and, most recently, Design Automation.
Exemplary: EUROCOM 7

VMEbus computer: CPU 68040, 20 MIPS and 3.5 MFLOPS, integrated ethernet interface, 4 serial RS232/422 interfaces, 2 parallel 8-bit ports, rapid SCSI mass storage interface (DMA basis), facility for increasing functionality with Eltec daughter board modules (graphics GPIB, X-Windows, high speed comms, etc.).

Software support: OS9, VRTX, UNIX, VxWorks, OS9000.

Highest standards of manufacture, complying with ISO9000 and with consequent ESD protection.

Delivery from stock.

USA American Eltec, Inc. · 479, South Marengo Avenue · Pasadena, California 91101 · Phone (018) 4 40-1850 · Fax (018) 678-0054
Germany Eltec Elektronik GmbH · Galileo-Galilei-Straße 11 · D-65200 Mainz 2 · Tel. (061 31) 9 42-0 · Fax (061 31) 9 42-99
France Eltec International SARL · 1, Allée des Garaya · F-91120 Palaiseau · Tel. (1) 64 47 18 77 · Fax (1) 64 47 09 33
U.K. Eltec International PLC · 45 Caldecotte Lake Drive · Milton Keynes, MK7 8LF · Tel. (0908) 33 00 99 · Fax (0908) 33 00 00
Introducing...

SysComp—

The Industry's First Exclusive OEM Systems/Sub-Systems Components Conference & Exposition

A New Marketing Opportunity—
For Vendors of Today's Systems Building Blocks

THE SHOW
SysComp is the only conference/exposition specifically designed for those with the engineering/technical responsibility for designing OEM systems and sub-systems. These people specify and integrate systems building blocks for commercial, industrial, and military/aerospace applications.

THE TECHNICAL FORUM
Technical solutions and directions involving microprocessor system architectures, OEM systems, OEM software, power sources, interface technology, mass storage, systems packaging and manufacturability—all organized by the senior editorial staff of Computer Design magazine. A career-enhancing personal-development opportunity.

THE AUDIENCE
6,000+ systems designers and engineering managers, plus their concurrent engineering team partners in Silicon Valley. This region graphically represents and reflects the evolution from a parts focus to today's systems viewpoint.

THE EXHIBITORS
World-wide vendors of critical systems building blocks including software, boards, complex microcircuits, power sources, storage systems, displays, packaging and other ancillary products and services. Product areas include: storage devices, display devices, board-level products, real time/embedded software, I/O devices, OEM computers, backplanes and enclosures, power sources, high performance ICs.

THE MANAGEMENT
Sponsored by Computer Design/PennWell Publishing and managed by Multidynamics, Inc., providing a unique combination of OEM technical ability and conferencing expertise...in cooperation with Defense Electronics.

SYSCOMP/92 WEST—
San Jose Convention Center
San Jose, California
FEBRUARY 18-20, 1992

FOR MORE INFORMATION, CALL, FAX, OR WRITE
Paul LaGris, 3432 Timberlake, Costa Mesa, CA 92626
Phone: (714) 966-1526 Fax: (714) 241-1108

CIRCLE NO. 61
CALL FOR PAPERS

SysComp

Participate in SysComp/92-West
The OEM Systems/Subsystems Components Conference & Exposition
San Jose Convention Center
February 18-20, 1992

SysComp is the only conference/exposition designed to explore the technical approaches and solutions essential to the timely and cost-effective development of OEM systems and subsystems. This intensive, three-day conference will provide design engineers and design engineering managers—as well as manufacturing, test and QA/QC engineers and managers—with the practical, applications-oriented information they need for the design and integration of microprocessor-based subsystems, mass storage, power sources, displays and other user interfaces, and system software into complete products and systems.

Sponsored by Computer Design/PennWell Publishing
Who will attend SysComp/92-West?

Attendees will be primarily design engineers and design engineering managers involved in the development and integration of OEM systems and subsystems. Given today's emphasis on cost, quality, time-to-market and concurrent engineering, SysComp/92-West will also attract attendees from the ranks of test, manufacturing, QA/QC and purchasing. Simply put, the technical program is aimed at all those engineers and managers who play a critical role in making the performance, cost, quality and time-to-market decisions pivotal to the success of state-of-the-art OEM systems and subsystems in today's competitive markets.

In particular, the SysComp/92-West Technical Program is targeted at engineers and engineering managers who are:

- Involved in the selection and integration of microprocessors, as well as those working with bus architectures (either proprietary or open such as PC/AT/EISA and VME), and who are concerned with the impact of their decisions on the performance, functionality and marketability of the products and systems they're developing.
- Evaluating, selecting and integrating mass storage subsystems (e.g., disk drives, tape drives, optical drives), mass storage controllers and interfaces.
- Evaluating, selecting, customizing and integrating power supplies (switching, linear and UPS), regulators, converters, and batteries into equipment and systems.
- Evaluating, selecting and integrating CRTs, flat panel displays, graphics controllers, graphical user interfaces (GUIs) and other user interfaces into products.
- Evaluating, selecting and integrating software for general-purpose computing (e.g., MS-DOS and Unix-based systems), embedded control and real-time.
- Directing design-for-test, design-for-manufacturability, EMI/RFI, packaging and thermal management efforts, and managing the interaction between system design, manufacturing, purchasing and test.
- Implementing concurrent-engineering programs that bring together design, manufacturing, test, purchasing and marketing to reduce costs, improve quality, cut time-to-market and compete in world markets.

What products are attendees designing?

- Within the computer and peripherals industry, designers are concerned with microprocessor architectures, operating systems, mass storage, display technologies, and input/output devices. And with the proliferation of laptop computers, compactness and ruggedness have become critical design and manufacturing issues.
- Within the telecommunications and networking industry, designers are developing new modems, MUXes, bridges, routers, etc. for LANs and WANs. They're concerned with protocols, standards, and physical and link layer solutions in silicon, modules, and at the board level.
- Within the process control and factory automation industries, data acquisition, motion control and robotic systems are being designed. Many of these are microprocessor based board-level systems and rely heavily on data converters, machine vision, and power handling subsystems.
- Within the military and aerospace industry, engineers are designing fault-tolerant systems, radiation-hardened computers, and hardware that meets appropriate emission specifications. These systems make heavy use of fiber optics and secure interconnects, EMI/RFI suppression techniques, and advanced packaging techniques.
- Consumer electronics engineers are designing low-cost systems that rely on automated assembly, clever packaging, and test—all at the lowest possible cost. Future applications such as HDTV and multimedia will play a major role in the revitalization of the U.S. electronics industry.
What's the focus of the Technical Program?

SysComp ’92-West is a three-day systems-oriented conference and exhibition with opportunities for presentations on a wide variety of OEM system-level design and integration topics. SysComp ’92-West is intended to bridge the information gap between passive/discrete component shows such as Wescon, and VAR/VAD/end-user exhibitions such as Comdex. The program will combine lectures and tutorials (of varying length) on a broad array of topics critical to the timely and cost-effective evaluation, selection, development and integration of major system components—both hardware and software. Several key areas of concern will be addressed in the Technical Program:

- Microprocessor/system architectures, and their impact on OEM integration.
- Bus architectures, including VMEbus, Multibus II, ISA/EISA, MicroChannel, and Futurebus+ bus, and their impact on OEM integration.
- Power sources, including developments in switching technologies, converters, and batteries, with emphasis on their relationship to the size, cost and manufacturability of electronic/computer products.
- Display and interface technology, including advances in hardware, hardware/software interfaces and graphical user interfaces.
- Mass storage technology and the impact of new developments in media (disk, tape, optical), interface standards, and controllers on system performance, cost and reliability.
- Embedded software programming, with an emphasis on realtime kernels, standards and development tools.
- System packaging, including EMI/RFI control, thermal management, and designing for manufacturability.
- Concurrent engineering and achieving cost, quality and time-to-market goals.

You are invited to submit proposals for presentations in the above areas of interest, addressing specific topics such as:

- Microprocessor architectures and their impact on subsystem design.
- Nonvolatile memory and its applications.
- The system costs of microprocessor selection.
- Embedded PCs as building blocks.
- Backplane bus performance and selection.
- Next-generation bus architectures.
- Design for testability and built-in self test.
- Distributed power systems.
- FDDI and other high-performance interfaces.
- Battery technology and its impact on portable system design.
- Cost vs. performance tradeoffs in displays.
- Emerging mass storage technologies and the impact on system design.
- High-density cartridge tape drives.
- Fault-tolerant and mission-critical software.
- Advances in printed circuit board technology and impact on test and manufacturing.
- Software quality control and maintenance.
- Controlling EMI/RFI and EMI/RFI standards.
- Cost/performance alternatives in electronic packaging.
- Evaluating power supply performance vs. cost.
- High-density packaging and interconnects.
- ICs for power distribution and management.
- Applications of “smart power” technology.
- Flat panel display design, manufacturing, cost, yield and integration.
- Optimizing quality through concurrent design.
- Power-management schemes.
- Power supply reliability.
- Quick turnaround techniques for multi-chip module development.
- Shock, vibration and reliability issues in hard disk drives.
- Optical disk technology and operating systems.
- Ruggedized system design.
- Standards for real-time operating systems.
- Trends in embedded software and software-development tools.
- System considerations when moving to SMT.
- Testing and evaluating disk drives.
- Display specifications and choosing a display.
- Design-for-manufacturability strategies and solutions.
- Choosing the most cost-effective manufacturing process and contract manufacturing.
- Using multichip modules to shrink product-development time.
- Thermal management and system cooling.
**How can you participate?**

If you or your organization would like to participate in the **SysComp/92-West** Technical Program, submit a brief proposal to the Technical Program Coordinator no later than **November 8, 1991**.

Proposals should be 1- to 1 1/2-pages in length and contain a one-paragraph abstract that summarizes the content and goals of the presentation and a brief outline of the major topics that would be covered in the presentation. Presenters must be technically qualified and able to answer questions from attendees. A short biography of the presenter, describing his or her technical background and accomplishments must accompany the proposal.

Acceptance of proposed presentations will be made by November 15, 1991 and a complete copy of the presentation, including all visuals and graphics, will be required no later than **December 31, 1991**.

Presentations given at **SysComp/92-West** will be published in a Proceedings and copyrights shall be assigned to **Computer Design**.

For more information or to submit a proposal contact:

John Mayer  
Technical Program Coordinator  
**COMPUTER DESIGN**  
P.O. Box 538  
Belmont, MA 02178  
TEL: (617) 924-9181  
FAX: (508) 692-7780

or

John Miklosz  
Editor-in-Chief/Associate Publisher  
**COMPUTER DESIGN**  
1 Technology Park Drive  
P.O. Box 990  
Westford, MA 01886  
TEL: (508) 392-2114  
FAX: (508) 692-7780

**Who are the sponsors?**

**SysComp/92-West** is sponsored by **Computer Design** magazine, PennWell Publishing. In addition to **SysComp/92-West**, **Computer Design** organizes and directs the technical programs for Buscon (East and West) and the Analog & Mixed-Signal Design Conference.

**Computer Design** is read every month by more than 100,000 engineers and engineering managers designing electronic products that incorporate microprocessors, board-level and OEM computers for use in computers and computer peripherals, telecommunications, test and measurement equipment, data acquisition, control and automation, and imaging, diagnostics and analysis equipment.

In addition to the technical program, **SysComp/92-West** will feature exhibits by vendors of OEM computers, ICs, CPU boards and other board-level products, mass storage devices, displays, power sources, backplanes and enclosures, software and software development tools. For information about exhibiting at the conference, contact:

Paul Lagris  
Exhibit Sales  
3432 Timberlake  
Costa Mesa, CA 92626  
TEL: (714) 966-1526  
FAX: (714) 241-1108

**Computer Design** magazine will be publishing the **SysComp/92-West Conference Guide**. In addition to distribution at the conference, the Guide will be mailed with the February, 1992 issue of **Computer Design**. For information about advertising contact:

Tim Tobec  
Associate Publisher  
**COMPUTER DESIGN**  
1 Technology Park Drive  
Westford, MA 01886  
TEL: (508) 392-2116  
FAX: (508) 692-7780
I PRODUCT FOCUS/STD CPU boards

STD CPU boards thrive on a PC budget

Jeffrey Child, Associate Editor

Although the STD Bus may not seem as glamorous as higher-end bus architectures, many system designers find the lower cost of STD boards hard to beat. While the speeds and capabilities of boards based on high-performance buses such as VME and Multibus II may be needed for some applications, such solutions, however, often don’t make sense because of cost and software issues.

Today, designers integrating STD boards into their embedded control designs are facing pressures from all sides. With budget concerns tighter than ever, overall system cost is always an issue. At the same time, upper and middle management are coaxing designers to consider an upgrade path that will suit future performance needs. And engineering managers, under pressure to get their systems to market quickly, have to minimize their software development time as much as possible.

To keep pace with these needs, STD CPU board vendors are striving to produce low-cost products at performance levels that suit the end application. Meanwhile, the debate continues among STD vendors over the proper course for future STD Bus performance. Believers in STD 32 (the 32-bit extension of the STD Bus standard), including Ziatech (San Luis Obispo, CA) and a handful of others, say 32-bit memory accesses are necessary for multiprocessing and to suit future performance demands. Others disagree, saying communication across the bus should be reserved for I/O, since most I/O devices only need eight bits anyway.

The current selection of boards for STD Bus CPUs range from highly-integrated, single-board computers to high-performance engines for handling the central processing tasks of a multiboard system. And there’s still a selection of 68000- and Z80-based STD boards for those who don’t need to upgrade performance or don’t want to abandon their software investment. If there’s a trend in new STD CPU board designs these days it’s toward personal computer compatibility, or more specifically, toward board designs based on processors that can run DOS.

Providing DOS compatibility helps ease the task of software development. Users can operate both DOS programs on STD Bus computers and implement the familiar DOS structure in the target applications. This allows debugging of programs on the target system using advanced DOS-based hardware tools, whether it runs with or without DOS in the final system.

Riding the PC wave

Easing the task of software development isn’t the only reason STD CPU manufacturers are focusing on PC-compatible designs. Hoping to maintain STD’s position as a low-cost, workhorse bus for embedded control, board makers recognize the cost advantages inherent in using chips targeted for the PC market. The extreme price pressures and high volumes of the PC marketplace are expected to favorably impact the price and availability of microprocessors and chip sets designed for those systems. “It’s almost like the PC has become the minimal building block for embedded intelligence,” says Bob Burckle, vice-president of WinSystems (Arlington, TX). “There’s many other contenders like Sparc and RISC, but you can’t deny the installed base of PC systems out there.”

Leveraging off hardware developments in the PC world doesn’t necessarily mean building STD boards based on Intel’s 80X86 family of processors. Since the 8088, 286 and 386SX processors were designed for desktop systems, not for embedded control, there’s no true high-speed, high-integration, 16-bit processor in the Intel 80X86 line. Intel doesn’t offer a high-speed derivative of the 286, for example, though the 286 can outperform the 386 at equivalent speeds. With this in mind, many of the latest STD CPU boards use processors like the V40 and V53 from NEC (Mountain View, CA).

One such board is WinSystem’s MCM-SBC53, an AT-compatible STD CPU board based on the 10- or 16-MHz 533 processor. The board supports up to 1 Mbyte of memory and offers three counter/timers and an 8-channel interrupt controller. For I/O, the board provides three RS-232 serial channels, a printer port and support for SBX daughtercards.

WinSystem’s MCM-SBC53 uses the SBX-compatible NEC V53 processor. The board supports up to 1 Mbyte of memory and offers three counter/timers and an 8-channel interrupt controller. For I/O, the board provides three RS-232 serial channels, a printer port and support for SBX daughtercards.

COMPUTER DESIGN NOVEMBER 1991 117
### PRODUCT FOCUS/STD CPU Boards

<table>
<thead>
<tr>
<th>Model</th>
<th>CPU(s)</th>
<th>CPU Clock speed (MHz)</th>
<th>Math coprocessor</th>
<th>RAM (bytes)</th>
<th>Non-volatile memory (bytes)</th>
<th>DMA channels (and width)</th>
<th>I/O ports</th>
<th>On-board interface-board expansion</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Advanced Micro Systems</strong></td>
<td>2 Townsend W, Nashua, NH 03063 (603) 882-1447</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BAS-52</td>
<td>8052-Basic</td>
<td>12</td>
<td>—</td>
<td>32k</td>
<td>8k to 64k</td>
<td>24 output drivers, 24 filtered inputs</td>
<td>2 RS-232</td>
<td>—</td>
<td>Circle 301</td>
</tr>
<tr>
<td>CPU-32</td>
<td>8032</td>
<td>12, 20</td>
<td>32k</td>
<td>8k to 64k</td>
<td>24 output drivers, 24 filtered inputs</td>
<td>2 RS-232</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Andufet Digital</strong></td>
<td>545 W Allen Ave, Unit #6, San Dimas, CA 91773 (714) 394-0171</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>500-001</td>
<td>80188</td>
<td>16</td>
<td>—</td>
<td>256k</td>
<td>256k</td>
<td>16 TTL I/O, 1 RS-232, 1 RS-485</td>
<td>—</td>
<td>$415</td>
<td>Circle 302</td>
</tr>
<tr>
<td><strong>ASC Systems</strong></td>
<td>Box 566, St Clair Sh, MI 48080 (313) 882-1133</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PC/286</td>
<td>80286</td>
<td>12, 16, 20</td>
<td>4M</td>
<td>128k</td>
<td>16-bit</td>
<td>2 parallel, 2 serial</td>
<td>local memory and I/O bus</td>
<td>$990</td>
<td>Circle 303</td>
</tr>
<tr>
<td>PC/88</td>
<td>80C188</td>
<td>5, 10</td>
<td>1M</td>
<td>64k</td>
<td>8-bit</td>
<td>2 parallel, 1 serial</td>
<td>local memory and I/O bus</td>
<td>$490</td>
<td></td>
</tr>
<tr>
<td>PC/386</td>
<td>80386SX</td>
<td>16, 20</td>
<td>8M</td>
<td>512k</td>
<td>16-bit</td>
<td>2 parallel, 1 serial</td>
<td>local memory and I/O bus</td>
<td>$1,490</td>
<td></td>
</tr>
<tr>
<td><strong>C-Matic Systems</strong></td>
<td>2 Millbrook Business Pk, Crowborough, E Sussex, UK TN6 3JZ 44-892-665688</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1804</td>
<td>280</td>
<td>4</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>1 RS-232</td>
<td>—</td>
<td>—</td>
<td>Circle 304</td>
</tr>
<tr>
<td>1806</td>
<td>280</td>
<td>4</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>1 PIO</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>1868</td>
<td>68010</td>
<td>8</td>
<td>—</td>
<td>8M</td>
<td>64k</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td><strong>Computer Dynamics</strong></td>
<td>107 S Main St, Greer, SC 29650 (803) 877-8700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU-AT</td>
<td>80C286</td>
<td>20</td>
<td>4M</td>
<td>512k</td>
<td>2</td>
<td>2 COM, 1 printer</td>
<td>CGA, VGA, flatpanel</td>
<td>$995</td>
<td>Circle 305</td>
</tr>
<tr>
<td>CPU-XT</td>
<td>8088/V20</td>
<td>8</td>
<td>640k</td>
<td>128k</td>
<td>4</td>
<td>2 COM, 1 printer</td>
<td>same as above</td>
<td>$695</td>
<td></td>
</tr>
<tr>
<td>CPU-186</td>
<td>80C186</td>
<td>16</td>
<td>512k</td>
<td>256k</td>
<td>2</td>
<td>2 RS-232/422, 2 PIO, 2 RS-232/422/485</td>
<td>iSIBX</td>
<td>$595</td>
<td></td>
</tr>
<tr>
<td>CPU-188</td>
<td>80188</td>
<td>10</td>
<td>1M</td>
<td>128k</td>
<td>1</td>
<td>2 serial, 2 PIO</td>
<td>iSIBX</td>
<td>$470</td>
<td></td>
</tr>
<tr>
<td><strong>Cubit Div, Proteus Industries</strong></td>
<td>340 Pioneer Way, Mountain View, CA 94041 (415) 962-8237</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8660R</td>
<td>80C186</td>
<td>12.5</td>
<td>—</td>
<td>256k</td>
<td>256k</td>
<td>16-bit</td>
<td>2 RS-232</td>
<td>isSIBX</td>
<td>$849</td>
</tr>
<tr>
<td>8710</td>
<td>80C186</td>
<td>16</td>
<td>—</td>
<td>2M</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>$750</td>
<td></td>
</tr>
<tr>
<td>8020</td>
<td>64180</td>
<td>4.6</td>
<td>—</td>
<td>64k</td>
<td>128k</td>
<td>2 8-bit parallel, 2 RS-232</td>
<td>—</td>
<td>$465</td>
<td></td>
</tr>
<tr>
<td><strong>Enterprise Systems</strong></td>
<td>6 Grove St, PO Box 698, Dover, NH 03820 (603) 742-7363</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10812</td>
<td>6502</td>
<td>1.2</td>
<td>optional</td>
<td>24k</td>
<td>24k</td>
<td>1 serial, 2 parallel</td>
<td>MEMEX, IOEXP</td>
<td>$292.50</td>
<td>Circle 307</td>
</tr>
<tr>
<td>10809</td>
<td>6809</td>
<td>1.2</td>
<td>24k</td>
<td>24k</td>
<td>1 serial, 2 parallel</td>
<td>MEMEX, IOEXP</td>
<td>$262.50</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Matrix</strong></td>
<td>1203 New Hope Rd, Raleigh, NC 27610 (919) 231-8000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TS9B</td>
<td>6809</td>
<td>2</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>2 serial, 32 parallel</td>
<td>—</td>
<td>$325</td>
<td>Circle 308</td>
</tr>
<tr>
<td>MF9B</td>
<td>6809</td>
<td>2</td>
<td>—</td>
<td>64k</td>
<td>32k</td>
<td>2 serial</td>
<td>—</td>
<td>$305</td>
<td></td>
</tr>
<tr>
<td>SP9B</td>
<td>6809</td>
<td>2</td>
<td>—</td>
<td>80k</td>
<td>32k</td>
<td>1 serial</td>
<td>—</td>
<td>$255</td>
<td></td>
</tr>
</tbody>
</table>
ISN'T IT TIME YOU CONVERTED?

Face it, now that your new system is approved for production, your work is really only half over. Now's the time to convert those FPGAs and EPLDs into low-cost, highly efficient gate arrays.

It's easier than you think, no matter what "they" say.

Atmel will transfer your user-programmable logic to mass-produced gate arrays, painlessly and quickly. We'll match your system timing nanosecond for nanosecond using your design files. We'll cut your production costs substantially. And, we'll make it easy. Need proof?

PROOF

<table>
<thead>
<tr>
<th>BEFORE</th>
<th>AFTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>$175.00</td>
<td>$15.00</td>
</tr>
<tr>
<td>8 square inches</td>
<td>2.5 square inches</td>
</tr>
<tr>
<td>90 mA</td>
<td>10 mA</td>
</tr>
<tr>
<td>40 MHz</td>
<td>40 MHz</td>
</tr>
</tbody>
</table>

How can Atmel manage this? Because we've been designing and manufacturing both user-programmable logic and factory-programmed gate arrays from day one.

Just give us your JEDEC files or netlist and we'll put your logic into the best gate arrays in town. We'll make you a convert.
<table>
<thead>
<tr>
<th>Model</th>
<th>CPU(V)</th>
<th>CPU clock speed (MHz)</th>
<th>Math coprocessor</th>
<th>RAM (bytes)</th>
<th>Non-volatile memory (bytes)</th>
<th>DMA channels (vec. and mem)</th>
<th>I/O ports</th>
<th>On-board/inter-board expansion</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>Micro-Aide</td>
<td>685 Arrow Grand Cir, Covina, CA 91722 (818) 915-5502</td>
<td>Circle 309</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80-0040</td>
<td>V40</td>
<td>8, 10</td>
<td>—</td>
<td>1M</td>
<td>1M</td>
<td>1 RS-232, 1 RS-485, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$295</td>
</tr>
<tr>
<td>80-0046</td>
<td>V40</td>
<td>8, 10</td>
<td>—</td>
<td>1M</td>
<td>1M</td>
<td>2 RS-232, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$385</td>
</tr>
<tr>
<td>80-0036</td>
<td>386SX</td>
<td>16, 20</td>
<td>387SX</td>
<td>16M</td>
<td>1M</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>$600</td>
</tr>
<tr>
<td>80-0026</td>
<td>Z80A/Z80B</td>
<td>4, 6</td>
<td>128k</td>
<td>128k</td>
<td>18-bit</td>
<td>2 RS-232, 1 8-bit I/O MEMEX, CIOEXP</td>
<td>—</td>
<td>—</td>
<td>$245</td>
</tr>
<tr>
<td>80-0036</td>
<td>Z80A/Z80B</td>
<td>4, 6</td>
<td>128k</td>
<td>128k</td>
<td>18-bit</td>
<td>2 RS-232, 1 IEEE-488</td>
<td>—</td>
<td>—</td>
<td>$275</td>
</tr>
<tr>
<td>80-0037</td>
<td>Z80A/Z80B</td>
<td>4, 6</td>
<td>128k</td>
<td>128k</td>
<td>18-bit</td>
<td>2 RS-232, 1 PIO</td>
<td>—</td>
<td>—</td>
<td>$260</td>
</tr>
<tr>
<td>Microcomputer Systems</td>
<td>1814 Ryder Dr, Baton Rouge, LA 70808 (504) 769-2154</td>
<td>Circle 310</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSI-C888</td>
<td>V20</td>
<td>5</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>3 digital I/O, 2 RS-232</td>
<td>—</td>
<td>—</td>
<td>$395</td>
</tr>
<tr>
<td>MSI-C850</td>
<td>NSC800</td>
<td>4</td>
<td>—</td>
<td>32k</td>
<td>32k</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>$285</td>
</tr>
<tr>
<td>MSI-C282</td>
<td>280A</td>
<td>4</td>
<td>—</td>
<td>16k</td>
<td>16k</td>
<td>2 RS-232</td>
<td>—</td>
<td>—</td>
<td>$285</td>
</tr>
<tr>
<td>Micro-Link</td>
<td>14602 N US Hwy 31, Carmel, IN 46032 (800) 428-6155</td>
<td>Circle 311</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STD207</td>
<td>68000/10</td>
<td>8, 12</td>
<td>—</td>
<td>512k</td>
<td>—</td>
<td>1 RS-232, 1 RS-232/485, SCSI, Centronics</td>
<td>—</td>
<td>—</td>
<td>$500</td>
</tr>
<tr>
<td>STD220</td>
<td>68020</td>
<td>12, 16, 20</td>
<td>68881</td>
<td>2M</td>
<td>—</td>
<td>2 async serial</td>
<td>—</td>
<td>—</td>
<td>$715</td>
</tr>
<tr>
<td>STD224</td>
<td>68020</td>
<td>12, 16, 20</td>
<td>68881</td>
<td>16M</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>$895</td>
</tr>
<tr>
<td>Micro/sys</td>
<td>3447 Ocean View Blvd, Glendale, CA 91208 (818) 244-4600</td>
<td>Circle 312</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB8186</td>
<td>80C186</td>
<td>10, 12, 16</td>
<td>yes</td>
<td>512k</td>
<td>384k</td>
<td>2 16-bit</td>
<td>2 serial, 1 parallel</td>
<td>—</td>
<td>$550</td>
</tr>
<tr>
<td>SB8882</td>
<td>V20</td>
<td>5, 8</td>
<td>yes</td>
<td>64k</td>
<td>64k</td>
<td>1 serial, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$295</td>
</tr>
<tr>
<td>SB8890</td>
<td>V20</td>
<td>5, 8</td>
<td>—</td>
<td>512k</td>
<td>512k</td>
<td>1 serial, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$340</td>
</tr>
<tr>
<td>Mitchell Electronics</td>
<td>PO Box 2626, 180B Mill St, Athens, OH 45701 (614) 594-8532</td>
<td>Circle 313</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M/E300</td>
<td>Z80</td>
<td>2.5, 4, 6</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>2 RS-232, 1 IEEE-488, GPIB</td>
<td>—</td>
<td>—</td>
<td>$350</td>
</tr>
<tr>
<td>M/E300</td>
<td>Z80</td>
<td>2.5, 4, 6</td>
<td>—</td>
<td>64k</td>
<td>64k</td>
<td>2 RS-232, 2 8-bit parallel</td>
<td>—</td>
<td>—</td>
<td>$250</td>
</tr>
<tr>
<td>Octagon Systems</td>
<td>6510 W 91st Ave, Westminster, CO 80030 (303) 430-1500</td>
<td>Circle 314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8700</td>
<td>V20</td>
<td>9.5</td>
<td>—</td>
<td>1M</td>
<td>256k</td>
<td>1 parallel, 2 serial</td>
<td>—</td>
<td>—</td>
<td>$595</td>
</tr>
<tr>
<td>9600</td>
<td>V25</td>
<td>8</td>
<td>—</td>
<td>768k</td>
<td>256k</td>
<td>24 parallel, 2 serial isBX</td>
<td>—</td>
<td>—</td>
<td>$595</td>
</tr>
<tr>
<td>7100</td>
<td>64180</td>
<td>6</td>
<td>—</td>
<td>64k</td>
<td>32k</td>
<td>32 parallel, 2 serial</td>
<td>—</td>
<td>—</td>
<td>$445</td>
</tr>
<tr>
<td>Pro-Log</td>
<td>2555 Garden Rd, Monterey, CA 93940 (408) 646-3654</td>
<td>Circle 315</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7870</td>
<td>80C286</td>
<td>12, 16</td>
<td>80287</td>
<td>512k to 2M</td>
<td>256k</td>
<td>7 8/16-bit, 2 serial, 1 parallel, IEEE-969 ISBX</td>
<td>—</td>
<td>—</td>
<td>$995</td>
</tr>
<tr>
<td>7872</td>
<td>80386SX</td>
<td>16, 20</td>
<td>80387SX</td>
<td>512k to 8M</td>
<td>256k to 512k</td>
<td>7 8/16-bit, 2 serial, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$1,495</td>
</tr>
<tr>
<td>7873</td>
<td>80386SX</td>
<td>16, 20</td>
<td>80387SX</td>
<td>512k to 8M</td>
<td>256k to 512k</td>
<td>7 8/16-bit, 2 serial, 1 parallel</td>
<td>—</td>
<td>—</td>
<td>$1,995</td>
</tr>
</tbody>
</table>
The CI-VME40 is the ultimate high-speed, high-capacity DRAM memory board with a dual-port interface to the VME and VSB Busses. The CI-VME40 is optimized for Block Transfer Cycles yielding a bus transfer rate up to forty megabytes per second. Chrislin is the only memory supplier to offer such an advanced and versatile dual-ported VME/VSB memory!

**THE CI-VME40 FEATURES:**
- 20ns write/20ns read ACCESS TIMES in BLOCK CYCLE
- 90ns write/140ns read ACCESS TIMES in SINGLE CYCLE
- 63ns write/83ns read CYCLE TIMES in BLOCK CYCLE
- 195ns write/195ns read CYCLE TIMES in SINGLE CYCLE
- 4MB, 8MB, 16MB, 32MB, 64MB in one VMEbus/VSB slot
- Byte Parity Error Detection
- Memory start and end addresses selectable on 256KB boundaries
- VMEbus and VSB memory start and end addresses configured independently

**ALSO AVAILABLE FOR THE VMEBUS ARE...**

**THE CI-VMEmory FEATURES:**
- Low-cost high-power VME memory with 4, 8, or 16MB
- VME Revision C.1 compatibility
- Lower and upper memory addresses independently selectable in 64K byte increments
- Byte Parity Error Detection with selectable trap on Parity Error
- On-board Control Status Register

**THE CI-VSB-EDC FEATURES:**
- Low-cost high-power dual-ported VMEbus/VSB EDC (Error Detection and Correction) memory
- 4, 8, 16, 32 or 64MB in one VMEbus/VSB slot
- VME Revision C.1 compatibility, VSB Revision C
- Lower and upper memory addresses independently selectable on 256K byte boundaries
- Single-Bit Error Detect and Correct, Double-Bit Detect

Chrislin Industries, Inc.
31312 Via Colinas, Suite #108, Westlake Village, CA 91362
TEL: (818) 991-2254 FAX: (818) 991-3490

Providing Top Quality Memory for Over 16 years!

CALL TOLL FREE: (800) 468-0736 (PST)
Making the interface transparent to sub-nanosecond rise times.

THIS IS AMP TODAY.

Stripline high-performance connectors.

AMP and ACTIONPIN are trademarks of AMP Incorporated.
'Fast silicon' (rise time < 1 ns) requires strict impedance control. Conventional connectors give up half their pin count for this - a sacrifice you can do without.

Our modular, scalable Stripline 100 connector system can accommodate edge rates of 250 ps (500 ps at <3% crosstalk), and still give you 40 signal lines per inch - all four rows on a .1"x.1" grid. Reference planes isolate individual signal columns within the standard grid geometry, creating an interface completely transparent to high-speed logic.

Stripline 100 connectors deliver more than raw speed, too. Each reference plane can distribute three amps, and sequenced mating is available for ground, power, and two signal levels.

Manufacturing is easier as well. ACTION PIN compliant posts (for existing 0.040" pcb holes) simplify backplane assembly, and all materials are compatible with high-temp reflow processing.

In fact, sub-nanosecond logic just got easier all around, and there's an easy way to 'bring yourself up to speed' on this exciting technology: call our Product Information Center at 1-800-522-6752 (fax 717-561-6110). AMP Incorporated, Harrisburg, PA 17105-3606. In Canada call 416-475-6222. For design assistance in characterized backplane assemblies, contact AMP Packaging Systems, 512-244-5100.
## PRODUCT FOCUS/STD CPU Boards

<table>
<thead>
<tr>
<th>Model</th>
<th>CPU(s)</th>
<th>CPU clock speed (MHz)</th>
<th>Math coprocessor</th>
<th>RAM (bytes)</th>
<th>Non-volatile memory (bytes)</th>
<th>DMA channels</th>
<th>I/O ports</th>
<th>On-board/inter-board expansion</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>R L C Enterprises</td>
<td>80C186</td>
<td>10, 12.5, 16</td>
<td>80C187</td>
<td>256k</td>
<td>256k</td>
<td>2 16-bit</td>
<td>2 RS-232</td>
<td>—</td>
<td>$725</td>
</tr>
<tr>
<td>Robotrol</td>
<td>UPI452</td>
<td>12</td>
<td>—</td>
<td>32k</td>
<td>64k</td>
<td>1 serial, 8 parallel, 2 analog output</td>
<td>—</td>
<td>$595</td>
<td></td>
</tr>
<tr>
<td>Systek</td>
<td>V25</td>
<td>5, 8, 10</td>
<td>—</td>
<td>256k to 512k</td>
<td>512k</td>
<td>2 8-bit</td>
<td>24 parallel, 2 serial</td>
<td>$395</td>
<td></td>
</tr>
<tr>
<td>WinSystems</td>
<td>V53</td>
<td>10, 16 optional</td>
<td>1M</td>
<td>1M</td>
<td>3 8-bit</td>
<td>3 serial, 1 parallel, 3 16-bit counter/timer, 1 watchdog timer</td>
<td>—</td>
<td>$595</td>
<td></td>
</tr>
<tr>
<td>Versalogic</td>
<td>V40</td>
<td>8, 10</td>
<td>1M</td>
<td>1M</td>
<td>—</td>
<td>3 serial, 1 parallel, 3 16-bit counter/timer, 1 watchdog timer</td>
<td>—</td>
<td>$395</td>
<td></td>
</tr>
<tr>
<td>WinSystems</td>
<td>V804</td>
<td>3, 4, 6</td>
<td>128k</td>
<td>128k</td>
<td>—</td>
<td>2 RS-232</td>
<td>—</td>
<td>$221-$250</td>
<td></td>
</tr>
<tr>
<td>XYZ Electronics</td>
<td>CPU-9A</td>
<td>1.2</td>
<td>—</td>
<td>64k</td>
<td>32k</td>
<td>1 RS-232</td>
<td>—</td>
<td>$325</td>
<td></td>
</tr>
<tr>
<td>Ziatech</td>
<td>V808/8809</td>
<td>5.8</td>
<td>8087</td>
<td>384k</td>
<td>256k</td>
<td>2 RS-232/422/485, 1 printer, 1 SCSI</td>
<td>—</td>
<td>$475</td>
<td></td>
</tr>
</tbody>
</table>

---

**R L C Enterprises** 4800 Templeton Rd, Atascadero, CA 93422 (805) 466-9717  
**Circle 316**

**Robotrol** 925 W San Martin Ave, PO Box 990, San Martin, CA 95046-0990 (408) 683-2000  
**Circle 317**

**Systek** 415 N Quay St, Suite 6, Kennewick, WA 99336 (509) 735-1200  
**Circle 318**

**WinSystems** 715 Stadium Dr, Suite 100, Arlington, TX 76011 (817) 274-7553  
**Circle 319**

**Versalogic** 3888 Stewart Rd, Eugene, OR 97402 (800) 824-3163  
**Circle 320**

**XYZ Electronics** 4700 North 600 West, McCordsville, IN 46055 (317) 335-2128  
**Circle 321**

**Ziatech** 3433 Roberto Ct, San Luis Obispo, CA 93401 (805) 541-0488  
**Circle 322**

---

NOVEMBER 1991 COMPUTER DESIGN
### Ziatech

<table>
<thead>
<tr>
<th>Model</th>
<th>CPU (u)</th>
<th>CPU clock speed (MHz)</th>
<th>Math coprocessor</th>
<th>Non-volatile memory (bytes)</th>
<th>DMA channels (no. &amp; width)</th>
<th>I/O ports</th>
<th>On-board/OE-board expansion</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZT 8801</td>
<td>V40</td>
<td>8</td>
<td>—</td>
<td>128k to 1M</td>
<td>48 digital I/O, Opto-22 compatible</td>
<td>—</td>
<td>SBX</td>
<td>$375</td>
</tr>
<tr>
<td>ZT 8910</td>
<td>386SX</td>
<td>16, 20</td>
<td>387SX</td>
<td>2M to 4M</td>
<td>33 digital I/O</td>
<td>—</td>
<td>IDE disk interface, 16-bit</td>
<td>$1,850</td>
</tr>
<tr>
<td>ZT 8901</td>
<td>V53</td>
<td>16</td>
<td>80C287</td>
<td>512k to 1M</td>
<td>48 parallel, 2 RS-232/485, 1 RS-232</td>
<td>—</td>
<td>ISBX</td>
<td>$975</td>
</tr>
<tr>
<td>ZT 89CT30</td>
<td>DSP56001</td>
<td>27</td>
<td>—</td>
<td>128k</td>
<td>2 RS-232/485, 1 parallel</td>
<td>—</td>
<td>ISBX</td>
<td>$1,050</td>
</tr>
</tbody>
</table>

### Zwick Systems

<table>
<thead>
<tr>
<th>Model</th>
<th>CPU (u)</th>
<th>CPU clock speed (MHz)</th>
<th>Math coprocessor</th>
<th>Non-volatile memory (bytes)</th>
<th>DMA channels (no. &amp; width)</th>
<th>I/O ports</th>
<th>On-board/OE-board expansion</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZSTD-112</td>
<td>Z84C11/13/15</td>
<td>10</td>
<td>—</td>
<td>1M</td>
<td>40 I/O lines</td>
<td>—</td>
<td>—</td>
<td>$475</td>
</tr>
<tr>
<td>DSTD-101</td>
<td>Z80</td>
<td>4</td>
<td>—</td>
<td>40k</td>
<td>2 parallel</td>
<td>—</td>
<td>—</td>
<td>$255</td>
</tr>
<tr>
<td>DSTD-102</td>
<td>Z80</td>
<td>4</td>
<td>—</td>
<td>64k</td>
<td>2 RS-232-C</td>
<td>—</td>
<td>—</td>
<td>$315</td>
</tr>
<tr>
<td>DSTD-103</td>
<td>Z80</td>
<td>4</td>
<td>—</td>
<td>64k</td>
<td>2 parallel</td>
<td>—</td>
<td>—</td>
<td>$255</td>
</tr>
<tr>
<td>DSTD-109</td>
<td>Z80</td>
<td>4</td>
<td>9511</td>
<td>64k</td>
<td>1 RS-232-C</td>
<td>—</td>
<td>—</td>
<td>$320</td>
</tr>
<tr>
<td>DSTD-160</td>
<td>68000</td>
<td>8</td>
<td>—</td>
<td>64k</td>
<td>1 RS-232-C</td>
<td>memory modules</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DSTD-168</td>
<td>68008</td>
<td>8</td>
<td>—</td>
<td>64k</td>
<td>2 RS-232-C</td>
<td>—</td>
<td>—</td>
<td>$345</td>
</tr>
<tr>
<td>DSTD-188</td>
<td>8088</td>
<td>8</td>
<td>8087</td>
<td>64k</td>
<td>2 RS-232-C</td>
<td>—</td>
<td>—</td>
<td>$375</td>
</tr>
</tbody>
</table>

---

**The Struggle Over Development Platforms is Over.**

And the fight to make code from both platforms compatible has ended. Now the code you develop on the SUN, PC, HP or DEC, is the same as the code you develop on your 68k target system.

The Pdos real-time development operating system is virtually identical for cross and target development. So the code you compile on one system is the same as the code you compile on another system. It's interchangeable. It has the same functionality. And should your application target requirements change in the future, simply move the code to the new target.

Write or call now for more information on how Pdos can make your compatibility problems disappear. 1-800-YES-Pdos (937-7367)

1450 West 820 North
Provo, Utah 84601
Tel: 801-375-2434
Fax: 801-377-3850
Email: pdos-info@eyring.com

STD BUS PRODUCTS
FROM
MICRO-AIDE, INC.
685 Arrow Grand Circle, Covina, CA 91722

PROCESSOR

MODEL
80-0026  Z80A,B CTC,DART,Memory
80-0027  Z80A,B Bat-Backed Memory,Calender Clock
80-0033  6800E ACIA,VIA,Bat-Backed Mem,Cal. Cik
80-0036  Z80A,B Memory,CTC,DART,IEEE488
80-0037  Z80A,B Memory,CTC,DART,PIC
80-0040  V40 8,10Mhz Memory,LPT1,COM1,2
80-0046  V40 8,10Mhz Bat-Backed Memory, Calendar Clock,LPT1,COM1,COM2

MEMORY
80-0001  EIGHT 28 PIN SOCKETS FOR RAM/ROM
80-0002  512K Ram/ROM 1/O Addressed
80-0017  256K Ram/ROM I/O Addressed
80-0031  256K Bat-Backed RAM/Cal. Clock

INPUT/OUTPUT
80-0022  24 Channel I/O Rack Interface
80-0023  24 Channel Opto-Coupled Input
80-0024  24 Channel Opto-Triac Output
80-0025  24 Channel Opto-Coupled Output
80-0028  8 Channel "In Rack" I/O
80-0030  24 Channel Opto-Output with Relay
80-0032  24 Channel (4 VIA's) I/O
80-0034  24 Channel High Speed Opto-Input
80-0025  24 Channel High Speed Opto-Output
80-0048  8 Channel "In Rack" Opto-Input with Change Of State Detector
80-0049  8 Channel "In Rack" Opto-Coupled High Power AC/DC I/O

SERIAL I/O
80-0021  6 Port RS232 (CTC/DART)

MODEMS
80-0029  300/1200 Baud MODEM with optional Dual RS485/232 Serial Port and DTMF Receiver
80-0029/24  300/1200/2400 Baud MODEM with optional RS232 Serial Port

SPECIAL FUNCTION
80-0047  Opto Isolated 8 Bit Switched Power DAC for 24/90V Brakes and Clutches
80-0003  12/24/48V to 5,+-12V DC/DC Power Supply
80-0050  High Speed 12,14 or 16 Bit A/D Converter < 20 uSec.
STD Entender Cards

MOTHER BOARDS
0.8 Centers - 3,4,6,8,10,13 and 16 Positions
0.825 Centers - 3,6,13,20 and 24 Position

CARD GAGES
Rugged Zinc plated Steel available for rack, table or base mount from 4 to 24 positions.
Call for your requirements

CUSTOM
Let us quote on products to your specifications

QUANTITY DISCOUNT AVAILABLE
FOR MORE INFORMATION, PLEASE CALL
(818) 915-5502

CIRCLE NO. 67

PRODUCT FOCUS/STD CPU boards

COMPUTERS & SUBSYSTEMS

offers three 16-bit counter/timers, a battery-backed real-time clock and an 8-channel interrupt controller.

In the last five years, most of the growth in STD CPUs has been in DOS-compatible boards. Recently, however, at least one vendor, Computer Dynamics (Greer, SC), has gone one step further by providing all the functions of a PC/AT on one STD single-board computer. Called CPU-AT, this board offers an 80C286 processor running at speeds up to 25 MHz, up to 4 Mbytes of DRAM and 256 kbytes of EPROM. Other standard features include two serial channels, a printer port and floppy and hard disk controllers. Several display options are available with the CPU-AT thanks to on-board display controllers that plug directly into CRTs and directly drive flat-panel displays. As a result, the board is able to drive a wide variety of flat-panel display types including electroluminescent, liquid crystal, plasma, and vacuum-fluorescent displays. CRT display options include CGA, EGA and VGA.

For embedded designs, Computer Dynamics offers a version of the CPU-AT without controllers for a display and disks. An embedded operating system, with all the DOS functions except drive support, is provided in EPROM. As such, the board can boot-up and run programs directly from the EPROM if a diskless system is required.

Reluctant to migrate
System designers with a heavy investment in VME systems and 680X0-based code may be reluctant to migrate to the STD Bus. However, boards like the 7850, a 68030-based STD single-board computer from Pro-log (Monterey, CA) may provide a lower cost alternative to VME without forcing an abandonment of software investments. Aside from a 68030 processor running at 25 Hz, the 7850 features up to 4 Mbytes of RAM, two serial ports, a counter/timer, and bootable ROM.

Benchmark tests on the 7850 board, done by Pro-log customers, revealed some impressive results. Based on processing speeds in Mips, one test suggested that the board performs over 3 times faster than a DEC VAX Workstation 2000.

While disagreement persists regarding the need for a 32-bit STD
Introducing Almac/Arrow Electronics

This season marks a real turning point: Almac, the Pacific Northwest’s largest electronics distributor, is now part of Arrow, the world’s largest distribution network. Our unified company brings you the best the industry has to offer. Quality service remains our #1 priority. And now customers in Washington and Oregon can choose from an even broader selection of inventory. Utilize state-of-the-art MIS resources and automated warehousing. And benefit from an expanded staff, responsive to your specialized needs.

While you’re welcoming these changes, you’ll also welcome what remains the same—our superior local service, technical knowledge, and dedicated sales team.

Almac/Arrow Electronics* Committed to servicing all your electronic component needs, from passives and connectors to semiconductors and computer products. Season after season.

*Seattle, 206-643-9992; Spokane, 509-924-9500; Portland, 503-629-8090.
© 1991 Arrow Electronics, Inc.
At last, there's an alternative to expensive 68000 emulators

And you actually get better source level debugging

Now there's a software alternative to debugging embedded 68000-series code. Sure, you may need one emulator for your hardware debugging or for an occasional software bug that requires a trace, but why spend an extra $38,310 for each programmer when you can give them FreeForm and an RS-232 cable?

FreeForm is a remote source-level debugger that enables you to connect your MS-DOS or UNIX computer directly to your target hardware, giving you the most advanced software debugging environment available for less than 1/10 the cost of a hardware emulator. And you'll have more software source-level capabilities than you ever dreamed of getting from any hardware emulator:

- Debugs Fully Optimized Code YES!
- Debugs Code in REAL TIME YES!
- Compile and Link from Debugger YES!
- Complex Breakpoint Conditions YES!
- Full C Display of Variables YES!
- Complete Linked List Display YES!
- User-Definable Commands YES!
- Automatically Finds Your Bugs NO.
- Field Debugging Capabilities YES!
- Royalty-Free Monitor YES!
- Command Recall YES!
- Automatic Testing Scripts YES!
- Works with Real Time Kernels YES!

FreeForm can't quite do everything, but it's close!

FreeForm's unique approach to remote C debugging gives you incredible power to find those difficult bugs, yet there are only five basic commands that you need to learn to get started.

FreeForm is completely integrated with our CrossCode C compiler. Time after time when a large amount of code is put through many different 68000 compilers, CrossCode C comes out on top.

In an independent test performed by a large corporation using 1300 lines of ACTUAL target code (not small unrealistic benchmarks), CrossCode C produced the smallest code and generated the fewest instructions.

You'll never again need to spend money on a new emulator or pod for each new project because FreeForm and CrossCode C support all 68000-series processors by Motorola, Signetics, and Toshiba.

With FreeForm, all you have to do is customize the monitor for each target that you use. And we assign one of our engineers directly to you to help you do this quickly and easily.

Best of all, this software is backed by one of the most responsive software companies in the industry. Here's what one client had to say:

Your tech/sales support is great, and your follow-up is incredible. I would recommend your products on the basis of support alone!

If you're still not convinced, call us for this FREEFORM DEMO KIT. It includes a complete copy of FreeForm and CrossCode C so that you can run your own code through the compiler and debug it on an actual remote 68000-based system!

CALL TODAY for more information:
1-800-448-7733 x510

Outside the United States please dial:
PHONE: 1-708-971-8170
FAX: 1-708-971-8513

SOFTWARE DEVELOPMENT SYSTEMS, INC
The Most Responsive Software Company.
DEPARTMENT CD1
4248 BELLE AIRE LANE
DOWNERS GROVE, ILLINOIS 60515 USA

FreeForm™, CrossCode®, MS-DOS®, UNIX® and XENIX® are trademarks.
DOS-compatible, single-board computers that operate independently while sharing the same disk and video controllers. The system uses the company's V53-based ZT 8901 CPU board as the permanent master, and up to six other ZT 8901 boards can be used in the system as real-time processors. As an option, Ziatech's 386SX-based ZT 8910 CPU board can be substituted as the permanent master.

Based on the 16-MHz V53 processor, the ZT 8901 provides up to 1-Mbyte RAM, 512-kbytes PROM, three serial ports, and 48 lines of digital. Ziatech designed its own ASIC to do the digital I/O. Because the ASIC is totally bidirectional on all 48 lines, it lets users program each I/O line as either an input or an output. If optical isolation is required, the I/O can be attached to standard OPTO-22 modules.

Bus, STD 32 does appear to be gaining acceptance for its multiprocessing capabilities. In fact, at the first meeting of the STD 32 Special Interest Group at Buscon/91-East, the multiprocessing capabilities of STD 32 was the main theme. At the meeting, new STD 32 boards were announced including a slave I/O processor from Universal Systems (Flint, MI), and a CPU board from Versalogic (Eugene, OR). And Ziatech introduced a complete multiprocessing system based on STD 32.

Developing multiprocessing systems on STD 32 is much easier than on other buses, such as VME, claims Alan Beverly, engineering manager at Ziatech. "VME systems have had multiprocessing for a while, but it's fairly difficult for the average user to sit down and develop code for it," says Beverly. "In VME, there's no standard software, like DOS, that the average designer is familiar with."

Due mainly to its multiprocessing capabilities, Beverly sees the STD Bus marketplace actually overlapping the low-end VME market. There's software available that lets users run multiple copies of DOS in the same backplane while letting different boards share the same disk resources.

According to Ziatech, the Star System, its new STD 32-based system, is the first to incorporate multiple...
**CAE/CAD TOOLS**

**Software generates test patterns for boundary-scan boards**

As printed circuit boards incorporate more high-density, small-scale packaging technology, boundary-scan is emerging as a logical alternative to traditional bed-of-nails test procedures. But developing test patterns for densely-packed printed circuit boards can be a time-consuming prospect, especially when boundary-scan devices are mixed with conventional components. The latest version of Teradyne’s printed circuit board test software, Victory 2.0, promises to address these time-consuming test development problems with several major enhancements.

Victory 2.0 features two new software modules, one for testing non-boundary-scan circuitry that lacks bed-of-nails test access and the other for testing the internal circuitry of boundary-scan devices. In addition, the software includes a process-oriented graphical user interface (GUI) based on X-windows, OSF/Motif and Microsoft Windows 3.0. The new release also supports the IEEE 1149.1 boundary-scan standard and can be adapted to other boundary-scan designs.

The Victory software package accepts industry-standard Boundary-Scan Description Language (BSDL) data about a circuit’s boundary-scan implementation. It then analyzes this data and automatically generates the go/no-go patterns needed for particular test applications. Before using a BSDL description as input for test generation and diagnostics, users can employ Victory to generate BSDL verification patterns, which are used to test each boundary-scan device and verify the accuracy of each BSDL file. Checking that each scan cell matches its expected physical location identifies any BSDL errors and avoids potentially time-consuming debugging of board-level tests and diagnostics later on.

For boundary in-circuit testing (BICT) of boundary-scan devices that can be accessed through conventional bed-of-nails fixturing, the Victory software automatically generates patterns that provide 100 percent pin-level fault coverage of defects such as open circuits and stuck-at pins. Victory takes into account device constraints (such as pins tied to power or ground or pins tied together) to eliminate manual editing of the patterns. In addition to the BICT patterns themselves, Victory generates patterns that control components surrounding the device under test (DUT) in the boundary-scan chain, ensuring proper isolation of the DUT and test repeatability.

---

**Your Old Patched-Up OS is Going Down**

**VENIX Industrial Strength UNIX to the Rescue**

- Licensed AT&T/USL UNIX System V 3.2/4.0
- POSIX 1003.4 Real Time Functionality
- Fast, Deterministic, Fully Preemptable Kernel
- Embedded Disk And ROM Configurations
- Homogeneous Development And Target Environment
- Build On 3,000+ Off-The-Shelf Programs

VENIX is AT&T UNIX ruggedized for acquisition and control. It’s the only OS that delivers guaranteed real time, enhanced performance and all the UNIX development tools for 386/486 microcomputer users. VENIX can accelerate your product development and provide the stable, open system your market demands. Call (617) 661-1230 for a FREE UNIX Technical Overview.
Teradyne's Victory 2.0 software features a graphical user interface (GUI) which lets users select test generators, launch processes and access databases by clicking on icons.

Victory Boundary Functional Test (BFT) software lets users test the internal circuitry of individual boundary-scan devices. BFT can be used to verify that the correct device is loaded on the board and to verify that a device is functioning properly. The Victory BFT performs four types of tests: the software automatically generates patterns to test the internal logic of the IEEE 1149.1 test access port circuitry and scan registers; it applies conventional parallel patterns to the DUT through the boundary register; it executes a device's built-in self test (BIST) and it applies serial scan patterns through the boundary register to devices designed with internal scan.

Another feature of the latest release, Virtual Component/Cluster Test (VCCT), lets the boundary-scan register be used as a virtual channel to test nonboundary-scan devices which can't be accessed by a bed-of-nails test fixture. The embedded circuitry can be either a single component or a collection of components (a cluster). The VCCT feature permits the stimulus for the embedded device(s) to be developed for conventional tests where tester channels are located at all the primary inputs and outputs of the component or cluster. VCCT software accepts these parallel patterns as one of its inputs and performs the necessary serialization so that the patterns can be applied through the boundary chain. VCCT also automatically accommodates situations where the DUT leads are accessed with a combination of real tester channels and virtual boundary-scan channels.

Victory's user interface lets users select test generators, launch processes and access databases for viewing or editing by clicking on icons. Each of the software's test generators is represented by a graphical flow diagram that guides users through the program generation process.

Victory 2.0 software runs on VAX and PC platforms and generates tests for Teradyne's L-series testers and the Z-series of in-circuit testers. The software is priced at $5,000.

Mike Donlin

Victory 2.0 at a glance

- Features software modules that test nonboundary-scan circuitry that lacks bed-of-nails access, as well as internal circuitry of boundary-scan devices.
- Accepts industry-standard BSDL data about a circuit's boundary-scan implementation.
- Generates go/no-go patterns for boundary-scan test applications.
- Generates tests for Teradyne's L-series functional and combinational testers and Z-series in-circuit testers.
- Adheres to IEEE 1149.1 standard for boundary-scan test.
- Available now on VAX and PC platforms for $5,000.

Teradyne
321 Harrison Ave
Boston, MA 02118
(617) 482-2700
Circle 357

Choose from 25 IndustryPacks and seven carrier boards to create the single-slot solution that meets your communication requirements.

Pack up to 32 lines in one slot. Whether you need async, sync, or T1 Interface RS-232, RS-422, RS-485, non-standard or even optically isolated – IPs support them all.

And single-slot solutions start at under $48 per line for VMEbus, Nibus and AThub.

Best of all, 68030-based intelligent carriers give you the highest performance, most versatile communication boards available anywhere.

If you’re ready to think serial, put your call to GreenSpring at the head of the queue to receive a free catalog. Or fax us your requirements today.

- IP-Serial
- IP-Octal 232
- IP-Octal 422
- IP-Octal Opto Serial

GREENSPRING COMPUTERS
1204 O'Brien Drive, Menlo Park, CA 94025
(415)327-1200/FAX(415)327-3808

THE CHOICE WITH A FUTURE
**Tool assesses manufacturing concerns during PCB design**

Mentor Graphics’ Manufacturing Advisor/PCB from gives designers the ability to consider downstream effects of early design decisions on manufacturing resources. One of a series of Mentor software releases supporting concurrent engineering environments, the tool provides detailed parts-based assembly analysis applied throughout the circuit-design process. Prior to beginning schematic capture, design engineers can enter a parts list and perform a preliminary analysis. As components are added to a design, the tool monitors the consumption of the available resources.

In this photo of Mentor Graphics’ Manufacturing Advisor/PCB, the analysis sheet in the background shows initial manufacturing ratings in four areas. The text in the foreground shows the user has interactively tested design alternatives and found a solution as seen in the “What-if Producibility Rating.”

- Identifies parts during schematic capture and layout with unusual labor requirements, special manufacturing processes, rework risks or that fail to comply with standards.
- Optional parts library contains information on more than 800 component package styles.
- Available now on HP/Apollo platforms. Sun and HP Series 700 release scheduled for Q1, 1992.

Mentor Graphics
8005 S.W. Boeckman Rd
Wilsonville, OR 97070-7777
(800) 547-3000

**Manufacturing Advisor/PCB at a glance**
NEW PRODUCT HIGHLIGHTS

**ASICS & ASIC DESIGN TOOLS**

**10-ns PLAs for complex decode applications**

Two new PLA devices from Signetics (Sunnyvale, CA) are designed for high-speed I/O and memory address decode functions in personal computers and workstations. The maximum propagation delay of each device is 10 ns, regardless of array loading or the number of outputs simultaneously switching. The PLUS153-10 and PLUS173-10 PLAs can be compared to 5-ns PAL devices, according to Signetics, because two PALs are often needed to achieve the functionality of a single Signetics PLA when implementing complex decode functions. "A single PLUS PLA can replace two 5-ns PAL devices in product-term-intensive decode applications," says Kathryn Douglas, product manager for PLDs at Signetics.

The PLUS153/173 are based on application-specific programmable architectures. The 20-pin PLUS153 has a programmable AND array and a programmable OR array. Signetics claims that 100 percent product term sharing is supported. Any of 32 logic product terms can be connected to any or all of 10 output OR gates. Where most PALs are limited to seven AND terms per OR function, the PLUS153 can accommodate a full 32 AND terms per OR gate for advanced memory mapping. The polarity of each output is programmable as either active high or active low, thus allowing AND-OR or NAND logic implementation. The PLUS173 is a 24-pin version of the PLUS153, with four additional dedicated input pins.

The user-programmable OR array of the PLUS PLAs, when combined with the programmable AND array, makes the parts suitable for complex decode and code conversion applications. Designers can reuse a single product term representing a unique expression in several other hybrid decode expressions. And with 10 bidirectional I/Os, the PLUS153/173, even when used for real-time data manipulation (e.g., modifying eight bits of data), have two unused bidirectional pins for handshaking and/or parity functions.

The PLUS153-10 and PLUS173-10 are available now in plastic and ceramic DIPs as well as in PLCCs. In 100-piece quantities, the 153 is priced at $7.75 in a plastic DIP and at $8.25 in a PLCC. Also in 100s, the 173 is $11.70 in a plastic DIP and $12.45 in a PLCC.

---

**THANK YOU!**

More and more of you have been rating *Computer Design* Number One in our readership studies. Thanks for the vote of confidence, and we'll continue to live up to your expectations.

---

**INDUSTRYPACKS**

**Think parallel.**

Digital I/O IndustryPacks™ give you more ways to connect more lines in less space for less money. Up to 192 parallel lines fit in one VME or ATbus slot — up to 96 lines in a Nubus slot.

Whether you need optical isolation, high voltage/high current drive, interrupts on every input or simply lots of reliable, inexpensive I/Os, chances are that one of our six convenient digital IndustryPacks will meet your requirements.

All IPs work in all slots, so you can easily create the interface solution you need from over thirty IndustryPacks and IP carrier boards.

---

**THE CHOICE WITH A FUTURE**

CIRCLE NO. 73
How do you make a variety of computers share information in real time?

VMIC's Fiber Optic Reflective Memory Network

Very fast real-time communications among the widest variety of computers in the industry. The Reflective Memory concept provides a very fast and efficient way of sharing data across distributed computer systems.

VMIC's Fiber Optic Reflective Memory Network allows 256 systems to share data at rates up to 170 Mbaud with no processor overhead. A redundant transmission mode is also supported.

VMIC Microsystems
International Corporation
12090 South Memorial Parkway
Huntsville, AL 35803-3306
(205) 880-0444 FAX (205) 882-0859

VMIC products are internationally represented by distributors throughout the world. Call or FAX VMIC for complete information.

DEC and TURBOchannel are Registered Trademarks of Digital Equipment Corporation.

Micro Channel is a Registered Trademark of IBM.

CIRCLE NO. 55
ASICS & ASIC DESIGN TOOLS

VHDL PLD compiler for state-machines

The Cypress Semiconductor Warp 1 PLD Compiler uses a subset of VHDL to describe state-machine PLD designs. Specifically, Warp 1 provides high-level language design synthesis support for the Cypress 125-MHz CY7C361, claimed to be the industry's fastest state-machine PLD.

To implement the design, after Warp 1 compiles VHDL, performs state and logic minimization, and "routes" a design, it produces a "CYP" output file that can be assembled with the Cypress PLD Toolkit. The Toolkit has an on-screen waveform-oriented simulator and JEDEC mapping capabilities that produce programming files used with Cypress' Quickpro II and other PLD programmers.

Warp 1, bundled with the PLD Toolkit, is available now for $195.

— Barbara Tuck

Warp 1 at a glance

- High-level PLD development language
- Uses subset of VHDL
- Supports 125-MHz CY7C361 state-machine PLD
- Performs state and logic minimization
- Supports sequential, concurrent and parallel, hot-coded state machines

Cypress Semiconductor
3901 North First St
San Jose, CA 95134-1599
(408) 943-2600
Circle 356

Think nonlinear?

Nonlinear thinking helps solve problems, but... if your requirements include data acquisition or signal processing, you need one of our highly linear A/D or D/A converters.

Fit up to 80 analog channels into one VMEbus or ATbus slot — up to 40 per NuBus slot. Directly connect most sensors including thermocouples and current loops. Programmable gain and low drift guarantee precision data.

If you need 16-bit DACs or 16 separate DACs, choose from five precision ADC and DAC IndustryPacks to build your analog subsystem in less space with less heat, drift, software or expense than alternative solutions.

If you're ready for linear solutions to your data acquisition or signal processing needs, call or fax us your requirements today. Think efficiency... think GreenSpring!

- IP-ADC
- IP-DAC
- IP-ADIO
- IP-DenseDAC
- IP-16DAC

GREENSPRING COMPUTERS
1204 O'Brien Drive, Menlo Park, CA 94025
(415)327-1200/FAX(415)327-3808
THE CHOICE WITH A FUTURE

CIRCLE NO. 75
New Product Highlights

ASICS & ASIC Design Tools

Blox eliminates gate-level design for FPGAs

A synthesis tool from Xilinx called Blox (Blocks of Logic Optimized for Xilinx) eliminates gate-level design entry for FPGAs. With Blox, the FPGA user can describe a design at the block diagram level with generic modules that can be parameterized. After the design is described at a high level, it's converted into a standard, hierarchical Xilinx Netlist File (XNF) and processed using the Xilinx Blox software.

The Xilinx Blox system currently offers 30 different parameterized module generators that, according to Xilinx, provide a designer with literally thousands of possible logic functions.

To design with Blox, the user calls up generic function modules from a library while in a schematic editor. The parameterized modules can provide thousands of logic implementations for various popular logic functions, according to Xilinx. Attached to each module symbol is a parameter sheet where the designer enters the specifications for that particular application. The module generator within Blox custom tailors the logic implementation to the specific needs of each module. The implementation of a comparator, for instance, will depend on the size of the data feeding the comparator and whether the equal to, greater-than or less-than outputs (or a combination) are used. Functions without a support module can be implemented using gate-level primitives or other macro library functions.

A Blox user need only specify the width and type of a bus once anywhere along the data path. The widths and types of data carried on the data path are automatically propagated throughout the design and all hierarchical levels. The size of an entire design can be modified, claims Xilinx, by changing just a few fields on the schematic.

Blox uses the system features of the Xilinx XC4000 architecture including fast carry logic, clock buffers and on-board RAM and ROM. Expert knowledge of the logic cell array architecture is built into Blox through rules-based algorithms implemented in an artificial intelligence language by Quintus.

Initially, Blox provides 30 different parameterized modules for popular editors including FutureNet Dash, Mentor, OrCAD, and ViewDraw. Where most modules are expanded into a netlist description of a function, arithmetic functions are expanded into hard macros which contain logic block partitioning and relative placement and routing information. After the expanded modules are merged together, the entire design is written as an expanded, generated netlist.

Blox for the XC4000 family, which runs on the XACT 4000 development system, will be available in January. Versions for the XC2000 and the XC3000 families are scheduled for the second half of next year. Blox is priced at $2,995 for a PC version and $4,995 for workstations.

Barbara Tuck

List of Xilinx Blox Modules

<table>
<thead>
<tr>
<th>Adder/Subtractors</th>
<th>Accumulators</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Registers</td>
<td>Shift Registers</td>
</tr>
<tr>
<td>SRAMs</td>
<td>PROMs</td>
</tr>
<tr>
<td>Comparators</td>
<td>Inputs</td>
</tr>
<tr>
<td>Outputs</td>
<td>Bus Interfaces</td>
</tr>
<tr>
<td>Bidirectional I/Os</td>
<td>Counters</td>
</tr>
<tr>
<td>Multiplexers</td>
<td>Bus Inversions</td>
</tr>
<tr>
<td>Force a value onto a bus</td>
<td>Bus-Wide Boolean Functions</td>
</tr>
</tbody>
</table>

Three-State Buffers

The Xilinx Blox system currently offers 30 different parameterized module generators that, according to Xilinx, provide a designer with literally thousands of possible logic functions.

Blox at a glance

- Use of a familiar schematic editor for design entry
- Large graphical modules eliminate gate-level design
- Set of over 30 parameterized modules
- Parameter sheet for entering specifications
- Design can be modified by changing one parameter
- Automatic use of XC4000 system-level features
- Built-in expert knowledge via Quintus' Al language

Trademark Information

UNIX is a registered trademark of AT&T Bell Laboratories.
PAL is a registered trademark of Advanced Micro Devices, Inc.
SMART-POWER is a registered trademark of Nartron Corp.
CDA and BurstRAM are trademarks of Motorola, Inc.
SCOPE and ASSET are trademarks of Texas Instruments, Inc.
IRIS POWERVISION is a trade-mark of Silicon Graphics, Inc.
RealTimeX is a trademark of Concurrent Computer Corp.
Zone Bit Recording is a registered trademark of Seagate Technology, Inc.
CALL FOR PAPERS

RISC '92

The first international conference on the design of RISC-based systems

Le Baron Hotel/San Jose Convention Center
San Jose, California, USA
February 18-20, 1992

To be held in conjunction with SysComp/92-West, RISC '92 will be the premier gathering of designers and design managers involved with Reduced Instruction Set Computer (RISC) architectures, systems, programming and applications. The heart of the conference is a Technical Program that will give both hardware and software designers a deeper understanding of the concepts underlying RISC, its advantages and disadvantages, and its future directions. More than that, RISC '92 will provide practical, hands-on, application-oriented information needed to design RISC into general-purpose computing, embedded and real-time applications.

Sponsored by Computer Design/PennWell Publishing
in conjunction with SysComp, the OEM Systems/Subsystems Components Conference & Exposition
A profile of RISC ’92 attendees

RISC ’92, the first international conference on the design of RISC-based systems, will be a must for every hardware or software engineer designing products or systems based on either RISC or CISC microprocessors. Attendees will have design and development responsibilities that run the gamut from evaluating and specifying RISC microprocessors, memory and peripheral ICs, to RISC-based CPU boards, bus architectures and high-speed interfaces, to operating systems, real-time kernels, compilers, debuggers, emulators, development systems and applications software.

Specifically, RISC ’92 is targeted at engineers and engineering managers who are:

- Designing RISC-based computers — RISC is still in its infancy and building the highest-performance, most cost-effective workstations, file servers, array processors, and personal computers demands a clear understanding of the various RISC architectures, memory subsystems, I/O strategies, etc.

- Designing embedded and real-time RISC systems — At present, most embedded applications and real-time designs are CISC based. But the plummeting cost of RISC processors has made RISC a viable alternative in the next generation of laser printers, fax machines, phototypesetting equipment, engine controls, antilock braking systems, etc.

- Programming RISC-based systems — RISC CPUs present the software engineer with a different set of programming opportunities and constraints than their CISC counterparts, making it essential to identify the best operating systems (especially critical in real-time applications) and programming methodologies.

- Integrating RISC-based board-level solutions — Using off-the-shelf RISC-based boards can save precious development time and provide an easy path to improving the performance of existing products, especially those built around standard, open bus architectures such as telecom and datacom equipment, multimedia systems, test equipment, navigation and military/avionics systems.

- Designing ASICs with RISC cores — As RISC finds its way into more and more embedded and real-time applications, designers will begin looking to achieve greater product differentiation by embedding RISC in semicustom silicon.

- Specifying RISC development tools and integrating them into the overall hardware/software development effort — Knowing what tools are available to support RISC processors, and how effective those tools are, is essential before embarking on a design.
The focus of the RISC '92 Technical Program

A combination of lectures, workshops, half-day tutorials and panel discussions will cover all the areas of critical importance to design engineers, programmers and engineering managers developing products around RISC processors and architectures. In addition to discussing the theoretical aspects and concepts essential to a complete understanding of RISC design and software development, the presentations are intended to give designers the practical information needed to evaluate, select and execute a RISC-based design. Whenever possible, the advantages and disadvantages of a particular approach, as well as the hardware and software trade-offs, will be emphasized.

You are invited to submit proposals for presentations in any of the following areas or to suggest other topics that may be of interest to attendees:

- Fundamentals of Sparc, MIPS R3000/4000, 88000, 29000, i860, i960, Transputer, PA, and R/6000 architectures.
- RISC vs. CISC performance trade-offs and choosing a RISC processor.
- RISC-based multiprocessing systems.
- Incorporating RISC features into CISC architectures.
- Optimizing the RISC processor/memory interface.
- RISC processor interrupt handling.
- Programming Sparc, MIPS R3000/4000, 88000, 29000, i860, i960, Transputer, PA, and R/6000 processors.
- Writing superscalar and/or superpipelined code.
- Software scheduling.
- Using RISC register windows.
- Building I/O subsystems around RISC.
- Performance and trade-offs of cache memory architectures (on-chip and off-chip).
- Maximizing DRAM and SRAM cache memory subsystem performance.
- Electrical effects in RISC designs running at 50 MHz and above.
- Multichip modules and other packaging issues associated with RISC processors.
- Internal/external bus structures in RISC.
- Timing issues in RISC designs.
- Benchmarking RISC processors and RISC systems.
- Estimating the computing needs of high-performance embedded applications.
- Selecting RISC compilers to best match the RISC architecture.
- Out-of-order instruction scheduling.
- Software pipelining techniques.
- Add-in buses for RISC workstations.
- Advances in RISC-based CPU boards for standard buses.
- Using RISC to accelerate graphics functions.
- RISC in image-processing applications.
- RISC as LAN/WAN communications processors.
- RISC in multimedia applications.
- RISC in laser printers and other peripherals.
- Using RISC processors with DSP.
- Designing RISC processors into array processing applications.
- Emulation of RISC processors.
- Debugging and development tools for RISC.
- Real-time operating systems and kernels for RISC.
If you or your organization wish to participate in the RISC '92 Technical Program, submit a brief proposal to the Technical Program Coordinator no later than November 8, 1991.

Proposals should be 1- to 1 1/2-pages in length and contain a one-paragraph abstract that summarizes the content and goals of the presentation and a brief outline of the major topics that would be covered in the presentation. Presenters must be technically qualified and able to answer questions from attendees. A short biography of the presenter, describing his or her technical background and accomplishments must accompany the proposal.

Acceptance of proposed presentations will be made by November 15, 1991 and a complete copy of the presentation, including all visuals and graphics, will be required no later than December 31, 1991.

Presenters will be given free admission to the Technical Program and to the exhibits associated with RISC '92 and SysComp/92-West.

Presentations given at RISC '92 will be published in a Proceedings and copyrights shall be assigned to Computer Design.

For more information or to submit a proposal contact:

Andrew Wilson  
Technical Program Coordinator  
COMPUTER DESIGN  
313 Allston Street  
Brookline, MA 02146  
TEL: (617) 734-9903  
FAX: (508) 692-7780

or

John Miklosz  
Editor-in-Chief/Associate Publisher  
COMPUTER DESIGN  
1 Technology Park Drive  
P.O. Box 990  
Westford, MA 01886  
TEL: (508) 392-2114  
FAX: (508) 692-7780

RISC '92 is sponsored by Computer Design magazine/PennWell Publishing. In addition to RISC '92, Computer Design organizes and directs the technical programs for SysComp, Buscon (East and West) and the Analog & Mixed-Signal Design Conference.

Computer Design is read every month by more than 100,000 engineers and engineering managers designing electronic products that incorporate microprocessors, board-level and OEM computers for use in computers and computer peripherals, telecommunications, test and measurement equipment, data acquisition, control and automation, and imaging, diagnostics and analysis equipment.

In addition to the Technical Program, RISC '92 will feature exhibits by vendors of RISC microprocessors, SRAMs and DRAMs, high-performance peripheral and interface ICs, fast PLDs and FPGAs, real-time operating systems and kernels, compilers, emulators and other microprocessor development tools, and application software suitable for use on RISC-based systems. The vendor exhibition will be held in conjunction with SysComp/92-West at the San Jose Convention Center. For information about exhibiting at the conference, contact:

Paul LaGris  
Exhibit Sales  
3432 Timberlake  
Costa Mesa, CA 92626  
TEL: (714) 966-1526  
FAX: (714) 241-1108

Computer Design magazine will be publishing the RISC '92 Conference Guide. In addition to distribution at the conference, the Guide will be mailed with the February, 1992 issue of Computer Design. For information about advertising in the Guide, contact:

Tim Tobeck  
Associate Publisher  
COMPUTER DESIGN  
1 Technology Park Drive  
Westford, MA 01886  
TEL: (508) 392-2111  
FAX: (508) 692-7780
Coming in February from COMPUTER DESIGN...

The Official
SysComp/92 West
Show Guide

COMPUTER DESIGN and SYSCOMP Team up to provide you with a complete Show Guide package before and during the show.

The Guide: The Guide will include the full exhibitor listing and descriptions, a dining and entertainment guide, plus a major value-added overview of technology directions that affect OEM integration of busboards, disk drives, power sources, displays and software — plus, a new products section — and inquiry card.

Value-added Editorial: This winter’s official SysComp Show Guide, mailed with the February issue of COMPUTER DESIGN and distributed to all show attendees, will feature the usual show information — technical session descriptions and schedule, exhibitor listing, dining and events in the San Jose CA area — but will be enhanced by editorial features of special interest to COMPUTER DESIGN readers, SysComp attendees and exhibitors:

Distribution: The guide will be polybagged along with the Western portion of COMPUTER DESIGN's February issue for a total distribution of 50,000+ In addition, a special mailing will go to all of the pre-Registrants...and it will be distributed to each attendee at the show.

Issue Date: February 1, 1992

Pricing: $2,200 Per Page — including color.

Savings Opportunity: Advertise in the February Show issue of COMPUTER DESIGN and save $500 per Show Guide page.

Closing: January 10, 1992

SYSComp/92 West
San Jose Convention Center
San Jose, California
FEBRUARY 18-20, 1992
SOFTWARE & DEVELOPMENT TOOLS

I Real-time Unix debugger features GUI and kernel access

A new debugger for 80386 Unix- and Posix-based systems features a fully graphical user interface (GUI) with pull-down menus, icons, command buttons, and multiple, resizeable windows, as well as features oriented toward debugging multiprocessor systems. The Lynx Debugging Toolkit (LDB) from Lynx Real-Time Systems (Los Gatos, CA) includes support for debugging multiple threads, multiple processes and remote debugging of a target system over a network. In addition, the user can open a separate window and examine the real-time kernel in the same session the application is being debugged.

The GUI has four resizeable windows: one shows the status of the current process; another displays source code or interleaved source and assembly code; a text window for entering commands and displaying output messages from the debugger; and one where watch and trace points are displayed.

Setting breakpoints is as easy as highlighting a line of code and clicking a button. But breakpoints can also be conditional. They can be set to trigger macro commands so when execution halts at a breakpoint, for example, a macro can take the user to some other place in the code. Or, the user can set a breakpoint to trigger a macro to look at another process outside the current linear stream of execution. For multiple Posix threads, as well as for multiple processes, the user can also set breakpoints in multiple concurrent points of execution. This is important in a multiprocessor real-time system because a run-time bug that doesn't exist during the execution of a single thread or process may show up during the concurrent execution of multiple threads or processes.

The LDB source-level debugger can be set up to handle signals—asynchronous events, such as interrupts or message alerts—that can occur and the program must handle in a predictable way. LDB can pass a signal to the process being debugged, print a message when the signal is received or block the signal, as the user wishes. Using watch and trace points, the user can set the debugger to watch for some variable to change to some user-defined truth value. At that point, it can halt execution whenever a condition variable changes, or trigger some macro. Trace points can be set to simply monitor the changes to a selected set of variables. The user can log trace and watch points to a file and examine their history later.

Since real-time applications carry on a good deal of interaction with external devices at the kernel level, there's a need to debug kernel-level operations. The kernel debugger can be started as a separate operation and run kernel and application debuggers in different windows at the
The LDB debugger's GUI shows four windows: status, source, command and data display. Along the left side are commonly used command buttons, the top has pull-down menus for more commands that can be executed with a simple mouse click. Debugger output such as watch and trace points can be logged to disk for later review.

The LDB debugger's GUI shows four windows: status, source, command and data display. Along the left side are commonly used command buttons, the top has pull-down menus for more commands that can be executed with a simple mouse click. Debugger output such as watch and trace points can be logged to disk for later review.

same time. Kernel-level debugging, of course, doesn't show source listings. But the user can examine system stacks and frames, set watch and trace points in device drivers and examine memory and registers.

LDB's remote debugging feature lets the source debugger run in a host machine with only a small remote debugging server in the target. Host and target are then connected over a TCP/IP network. Remote debugging is also useful in multiprocessor systems where one processor can be dedicated as a "host" or the processor to communicate with the remote host and the user can move around tasks on processors as easily as among threads.

Lynx Real-Time Systems currently offers its standard, text-based debugger (called GDB) as a bundled part of its Lynx/OS real-time operating system. LDB will be available as a shrink-wrapped product for $895.

You want the power of a standard development OS. But you also want the performance of a realtime OS. Which way do you turn?

Presenting QNX 4.0. The operating system that's responsive enough for realtime apps, small enough for PC platforms, flexible enough for transparent networking, and modular enough for the most demanding configurations.

QNX is a high-performance realtime OS with its own unique microkernel architecture. But its API is based on the latest POSIX standards, so you get both outstanding performance and portability for all your apps. And our 3-D OPEN LOOK® GUI package is a sight for sore eyes.

So why bother choosing between a high-performance realtime OS and a standard development system? Now you can have it both ways.

“IF only we could use UNIX® for our realtime applications...”
Coprocessor VMEbus board hits 1.1 Bops

A new leader in VMEbus coprocessor boards boasts an unprecedented peak performance of 1.1 billion operations/s (Bops), 200 MFlops and an I/O bandwidth topping 240 Mbytes/s. The VMEbus board from Ariel (Highland Park, NJ) takes advantage of four Texas Instruments’ (Houston, TX) TMS320C40 digital signal processor chips to double the processing performance and quadruple the I/O performance of its nearest competitor.

Called Hydra, after the many-headed serpent of Greek mythology, the four-processor board is targeted at many compute-intensive multiprocessor applications ranging from speech and pattern recognition to simulation and visualization. Each of the four 320C40 chips is capable of 50 MFlops, 275 Mops and contain dual 32-bit memory buses. Each bus is capable of 100-Mbyte/s transfer rates. In addition, each processor has six parallel communication ports, each capable of 20-Mbyte/s transfers for a combined transfer capability of 1.3 billion bytes/s.

Up to 64 Mbytes of DRAM can be shared between DSP1 (one of the four DSP chips) and the VMEbus interface. In addition, the four DSP chips share up to 5 Mbytes of zero-wait-state SRAM, organized in eight banks. Four of the eight banks serve as local memory, the other four, global memory. Each DSP chip has direct access to one local bank and one global bank via its two independent 32-bit, 100-Mbyte/s memory buses.

To handle the high-speed I/O, each 320C40 chip has six byte-wide, FIFO-buffered, 20 Mbyte/s, bidirectional, parallel I/O ports. Each DSP also includes a high-speed DMA controller. This controller features six independently programmable DMA channels and can be programmed to transfer data simultaneously via all six ports without interrupting program execution.

Three of each DSP chip’s six parallel I/O ports are used to link it with the other three chips on the board. The other three ports are pinned out and available as external communications ports. The combination of the 12 external ports (three for each of the four DSP chips) provides the aggregate external I/O bandwidth of 240 Mbytes/s.

The added flexibility of the multiple ports make the Hydra a good candidate for sophisticated multiprocessor configurations such as hypercubes, 2- and 3-D grids and hexagonal arrays. Multiple configurations of Hydra boards can be implemented by interconnecting the processor ports with external cabling, while the VMEbus handles the interprocessor communications.

In addition to its 12 byte-wide communication ports, the Hydra includes Ariel’s own 24-bit parallel ADbus. The ADbus may be used to access any of Ariel’s family of data acquisition cards which can provide samples up to 12 bits at rates as high as 10 million samples/s. Also, up to six 3U analog modules may be connected in series to each Hydra board, and pairs of analog modules may be ganged in a single 6U slot. Conventional serial I/O is handled via two RS-232C serial ports.

The Hydra incorporates a full VMEbus interface and can serve as either a bus master or slave with full slot-one capability. The board supports 8-, 16- and 32-bit bus transfers and supports block transfers up to 35 Mbytes/s. An optional VME subsystem bus (VSB) interface is available for systems using the subsystem bus. For stand-alone applications, where the board has to operate without a host CPU, an on-board bootstrap EPROM lets the board boot by itself.

Development support for the board includes an ANSI C compiler and the TMS320C40 XDS510 in-circuit emulator. The PC-based XDS510 emulator, the first to support parallel processing, includes an assembler, linker and C source-level debugger. Featuring a window-oriented user interface similar to that provided with the C40 simulator, the XDS510 provides full-speed emulation and monitoring of the 320C40 within the target system.

The XDS510 features global run, stop and breakpoint for multiple DSPs; register and memory loading; inspection and modification; and single-step execution. It also features software breakpoint, trace and timing with up to 30 software breakpoints, and hardware breakpoint and trace on all programs and data addresses. A five-wire Joint Test Action Group interface provides a JTAG scan path to every location within each DSP chip’s memory and registers. Spectron Microelectronics (Santa Barbara, CA) is currently creating a version of Spox, its real-time DSP operating system, to support multiple C40 systems.

Ariel’s Hydra will be available in December for $9,995, single-unit price.

— Warren Andrews
i386, 486 single board computers—versatile, powerful

Built around a 25-33MHz 8086DX, the versatile i386 features 32K cache (1386), or 128K cache (1386/53), with up to 32MB of 70ns SIMM DRAM, plus either an 8087DX Coprocessor or a Weitek 3176 Numeric Data Processor. The i486 offers superior processing power for any system configuration using either the 80486DX (25 or 33 MHz) or 80486SX (25MHz) CPU, with optional 256K cache. Both incorporate an IDE hard disk interface, a floppy disk controller, two serial and one parallel port, and a programmable Watchdog timer. Contact I-Bus, 9596 Chesapeake Drive, San Diego, CA 92127. Tel. (800) 382-4229, Fax (619) 268-7863.

Customer input guides Model 161 Enclosure design

Design and development of the revolutionary new 161 PC Bus System from I-Bus has been totally governed by customer input – as the 161’s unparalleled array of features demonstrates. The 161 offers 16 full-length AT slots, with an adjustable mechanical hold-down bar. 275W or 375W power supplies are optional. Or, if the backplane is segmented (8x8), two separate 150W power supplies are provided, one dedicated to each segment. Power supplies are easily replaced on their own service module. Up to eight half-height drives or four full-height drives (or any combination) are located in a shock-mounted drive bay, accessed from the front via a slide-out drive drawer for easy drive addition or replacement. Rack mount, tower and desktop configurations are available. Contact I-Bus, 9596 Chesapeake Drive, San Diego, CA 92127. Tel. (800) 382-4229, Fax (619) 268-7863.

Model 4820—maximum slots, maximum disks

Now for the first time, OEMs and Systems Integrators can implement designs incorporating up to 20 full-length AT cards, using the new 4820 enclosure from I-Bus to advance current limits of passive backplane enclosure technology. Rack mount, tower and desktop configurations provide an adjustable mechanical hold-down bar, plus front access to up to five half-height drives or two full-height drives and one half-height floppy drive, in a shock-mounted drive bay. Options include 275W or 375W power supplies. Contact I-Bus, 9596 Chesapeake Drive, San Diego, CA 92127. Tel. (800) 382-4229, Fax (619) 268-7863.

So Why Should Your CPU Source Also Be Your Enclosure Source?

We can give you at least five reasons. But the most important is I-Bus technology.

I-Bus is a computer company, providing systems solutions to systems problems. And we’ll put the finest in proven – and evolving – PC technology to work for you: commercial and industrial enclosures* from 6 to 20 slots; 12-16MHz 286 CPUs and 20-25MHz 386SX CPUs with solid-state disks; 25-33MHz 386DXs, 486DXs and 486SXs, all with cache – and fully integrated 486s with hard disk and SVGA interfaces.

And don’t forget T.O.P.S.™

If you’re an OEM or Systems Integrator using PC technology in your commercial or industrial products, I-Bus T.O.P.S.™ – Total OEM Program Support – guarantees you the finest in Design, Manufacturing and Engineering Services: Systems Integration Services; Product "Life-Cycle" Support, and complete Customer Support. All backed by what we call “Superior PC Technology.”

Call 800-382-4229 for a FREE video look at T.O.P.S.™ and see how our PC technology and leadership can help ensure yours.

*All I-Bus systems are certified UL478, CSA 22.1, TUV/IEC 950, FCC Class A and customer specified FCC Class B.

All trademarks are the property of their respective companies.
Chip set targets tape drive designers

Developed in a technology partnership with 3M, International Microelectronic Products (San Jose, CA) claims it has built the first chip set to integrate the read/write and servo channels for magneto-resistive (MR) tape drive subsystems. It will let designers produce 6-Gbyte ¼-tape drives based on QIC standard specifications. The chip set’s flexibility lets designers produce tape drives that are backward compatible with existing QIC-based tape drives.

What’s more, tape drives based on the chip set can read various tape speeds because of a patented phase-locked loop (PLL) function that maintains constant gain, regardless of the bit stream.

The four-chip set includes a quad magneto-resistive preamp (IMP52C414), a quad write driver (IMP52C434), a read channel signal processor (IMP52C464), and a servo analog front-end (IMP52C484). The 52C414 preamplifier features four independent amplifiers connected directly to the head, eliminating the need for multiplexing. This also allows multiple tracks to be read simultaneously: two data tracks, the servo track and a special track for QIC-1350 compatibility. The 52C434 quad write driver includes four write outputs for direct connection to the write elements and permits simultaneous writing on up to four tracks. Drive manufacturers can vary the output current to the head, minimizing intersymbol interference and maximizing dynamic range.

The 52C464 incorporates a programmable linear phase low-pass filter. The filter may be programmed to optimize its response for different media and different standards. The read channel provides all the functions needed for equalization, gain control, filtering, pulse detection, and clock and data recovery from one of eight input sources. The 52C484 servo analog front-end features dual channel demodulators to allow averaging of the servo signal and compensation for rotation of head assembly, resulting in accurate positioning of the head.

The integrated read/write and servo channel chip set is expected to be available in Q1 of ’92. Single set pricing is $300. OEM quantity pricing is expected to be $35 to $65, depending on drive configurations.

Dave Wilson

Tape drive chip set at a glance

- Developed in conjunction with 3M
- First chip set for magneto-resistive drives
- Increases data storage capacity to 6 Gbytes
- Backward compatibility with QIC standards
- Reads various tape speeds

International Microelectronic Products
2850 North First St
San Jose, CA 95134
(408) 432-9100
Circle 352
Multiprocessing pixel processor offers smooth scaling

Multimedia ICs must not only acquire, convert and process video information from a number of different sources, they should also be able to interactively resize the video on the CRT screen. Now, Pixel Semiconductor (Plano, TX), a subsidiary of Cirrus Logic (Fremont, CA), has debuted a solution to part of the multimedia problem. In fact, the company claims that its Px0070 Video Window Generator (VWG) chip is the first single-chip video processor to provide smooth scaling of full-motion, real-time video for desktop windows environments. To do so, the chip integrates five major functional blocks: a format and color converter, a linear resampling unit, a variable-pixel processor, a 16-pixel-deep output FIFO, and a programmable control unit.

The Px0070's real-time format and color converter lets a system receive broadcast video by converting various input formats (ranging from 16-bit gamma-coded YCrCb to 24-bit linear RGB) into 24-bit RGB color space at data rates found in most computer systems.

The linear resampling unit is a 2x1 decimation filter that scales and clips the video window. It performs independent X and Y real-time scaling of the RGB video data with single-pixel resolution. Video window sizes can be varied in single-pixel increments in both the X and Y dimensions. Real-time video ranges from full screen to any window size, and can be placed anywhere in the screen. Scaling in the horizontal direction is based on true linear interpolation. The output from the linear resampling unit is then fed to a variable-pixel processor that, as its name implies, lets the designer vary the number of bits associated with each pixel stored in memory. For the highest-quality photorealistic systems, a full 24-bit frame buffer is typically used. For cost-sensitive systems, the output data depth is programmable to a minimum of 8 bits/pixel. "For designers who want to cut their system memory bandwidth by one-third to two-thirds, this is a great solution. They can use an inexpensive 8-bit frame buffer to store video in. Although you can tell the difference between 8- and 24-bit resolution, it still looks very good," says Jim Fontaine, president of Pixel Semiconductor. The processor uses a proprietary error diffusion algorithm that has been implemented in hardware by the company.

Large amounts of data are associated with real-time video. Bandwidth requirements are also very high, and continuous access to the display subsystem frame buffer isn't always available. As a result, users require some type of intermediate data storage between the scaling device and the frame buffer memory. This is achieved by an on-chip FIFO. After the data has passed through the variable-pixel processor, the resulting data is temporarily stored in the FIFO which elastically connects the resampling unit to the display buffer. The data can be read onto the pixel output pins from the FIFO. An external memory controller transfers pixels from the FIFO to the display buffer memory using addresses calculated by an external pixel address calculator.

The Px0070 provides output-control signals that simplify these pixel output operations. The programmable control unit has two primary functions. First, it provides a programming interface to the VWG over its control bus interface. This is a byte-wide bus that controls the timing of reads and writes to the VWG like an SRAM. Second, it sports a set of control registers that coordinate the operation of the format and color converter, the linear resampling unit and the FIFO, controlling the color conversion, I/O, scaling, and windowing of the incoming video stream.

The accompanying diagram illustrates a true-color video/graphics scaling system using a single Px0070 VWG. The device interfaces with the Philips/Signetics digital TV decoder chip set (see "New multimedia chip sets aimed at niche applications," Computer Design, Sept. p.38). The chip set converts composite video into YCrCb data. The display system controller transfers the scaled image data from the VWG to the multiport display memory. Finally, the D-A converter converts the 24-bit digital pixels to analog RGB video.

The CL-Px0070 video window generator is packaged in an 80-pin PQFP. Samples are now available at $65 in 1,000 quantities. Volume production is planned for Q4 '91.

Dave Wilson
NEW PRODUCT HIGHLIGHTS

INTEGRATED CIRCUITS

Modem chip set combines data/fax/voice

As designers of notebook computers and stand-alone modems scramble for ways to pack more capabilities into their products, the timing couldn't be better for a set of silicon combining the electronics of the fax machine, the data modem, and the voice answering machine. The CLMD1424EC, a chip set designed jointly by Cirrus Logic and Crystal Semiconductor (recently acquired by Cirrus), does just that. With only two devices, the set implements a complete modem capable of transmitting and receiving both data and fax. It also adds a voice capability, enabling the modem to act as an answering machine.

According to Cirrus, designers can build a complete modem without adding an external microprocessor or UART (universal asynchronous receiver/transmitter). No additional firmware is required either, the company claims. This level of integration means the complete modem can be squeezed into a $3\frac{1}{2} \times 2$-in. form factor—about the size of a business card. The chip set is intended for both stand-alone and integral data/fax modem applications. As a data modem, the chip set operates at speeds up to 2,400 bits/s and up to 14,400 bits/s as a fax modem.

Because today's modem designs tend to be under strict power budgets, the chip set offers low operating power and provides some power-management features. Operating from a single 5-V supply, the chip set typically draws only 250 mW of power. The chip set has automatic sleep and wake-up functions and the power drawn during sleep mode is a meager 11 mW.

The first chip in the set is a digital signal microprocessor. Where most modem designs require some kind of separate 8-bit microcontroller, this chip handles the modem's processing functions without the need for any external processor support. The second chip performs the analog front end (AFE) modem functions. Based on a proprietary sigma-delta scheme, the AFE chip provides higher conversion accuracy than traditional AFEs. Unlike switched capacitor-based AFEs, this chip offers improved performance at low receive signal levels while making the device less sensitive to board layout restrictions due to noise. An optional third protocol chip may be added to the set to provide V.42/MNP Class 4 error correction; V.42bis/MNP Class 5 data compression can be added to enhance data transmission. When this chip is added to the design, some additional external SRAM must be included, according to Cirrus.

An extended data and "AT" command set interpreter is embedded in

Every connecting product for every kind
the chip set so designers can develop a Hayes-compatible modem with a minimum of effort. The command set includes various subsets for implementing the data, fax and voice functions. The fax command set lets any data terminal with communication software that supports EIA-578 Class 1 communicate with the Group 3 Fax machine. A voice mode command set is also provided which lets a host computer and a CL-MD1424-based modem emulate a telephone answering machine.

Protocols supported by the chip set include CCITT V.17, V.29, V.27ter and V.21 Channel 2. These allow speeds from 300 to 14,400 bits/s.

Samples of the CD-MD1424 chip set will be available mid-November. The price is $45 (1,000s).

—Jeffrey Child

\begin{tabular}{|l|}
  \hline
  **CL-MD1424 chip set at a glance** \\
  \hline
  \hline
  \\
  • Complete, two-chip modem \\
  • 2,400-bits/s data modem capability \\
  • 14,400-bits/s fax modem capability \\
  • Voice capability lets modem be an answering machine \\
  • 250-mW power operation/11 mW in sleep mode \\
  • Adding a third chip provides V.42/MNP Class 4 error correction and V.42bis/MNP Class 5 data compression \\
  \hline
  \end{tabular}

\textbf{Cirrus Logic}  
3100 West Warren Ave  
Fremont, CA 94538  
(415) 623-8300  
Circle 361

\textbf{IT'S IN THE CARDS}  
More Leads, More Action, More Sales  
Our readers are proven buyers of:  
Computer Systems 93,256  
Systems Boards 84,066  
Integrated Circuits 77,922  
Design/Development Equipment 85,312  
Memory/Storage Equipment 72,237  
Software 88,949  
Terminal/Input-Output Equipment 81,894  
Communications Equipment 70,342  
Components 75,802  
Test Equipment 65,035  
Smart buyers depend on COMPUTER DESIGN DIRECT ACTION CARDS  
Call Sue Shorrock:  
at 800-225-0556 or 508-392-2185  
© 1991 AT&T

\textbf{AT&T is your one-stop quality source for everything from cable to splicing and test equipment.}  
Whether it's data cable, composite cable, optical cable or fiber, AT&T has it all.  
Along with 110 Connecting Blocks, ST^e Connectors, FDDI Jumpers, and any number of other connecting products.  
Everything you need in copper and fiber optics for the transmission of voice, data, image, and remote sensing.  
Everything you need for all your applications, such as LAN and harsh environment, off-the-shelf or custom designed.  
Technical support? We'll work side-by-side with you to design special situation connections. And we'll provide system as well as component solutions.  
You also have AT&T's assurance of product quality and reliability. Backed by the design and technology expertise of AT&T Bell Laboratories. And by a century of AT&T cable and apparatus manufacturing experience.  
Everything you need. Exactly the way you need it. That's "Customerizing."  
For more information, just give AT&T a call at 1 800 344-0223, ext. 1053. Or FAX us at 602 233-5888.

\textbf{AT&T}  
Microelectronics

\textbf{CIRCLE NO. 81}

\textbf{COMPUTER DESIGN NOVEMBER 1991 149}
Memory, modem PC cards meet new U.S., Japanese standards

With the long-awaited advent of a memory card standard, Intel (Santa Clara, CA) has announced the first products in a family of plug-in IC cards for laptop, notebook and palm-top computers. The credit-card-size IC cards are also expected to find use in portable instrumentation, communication and industrial equipment. The initial offerings are a 2-Mbyte flash memory card and two modem cards, along with an interface controller IC for interfacing to ISA computer systems. The products support the recently finalized Personal Computer Memory Card International Association (PCMCIA) 2.0 specification, which is in step with the Japanese Electrical Industry Development Association (JEIDA) 4.2 specification.

PCMCIA 2.0 specifies a 68-pin credit-card-size physical format. In addition, it specifies two card thicknesses (3.3 and 5.0 mm) to accommodate different IC technologies. Cards can be used in either 8-or 16-bit modes. The specification includes a parameter definition called card information structure (CIS) that requires the system to read on power-up or reset and an execute-in-place feature that lets it run on-card software. Cards can also have standard I/O capability.

Because of the I/O capability, a card can do more than just extend memory; it can contain peripheral devices. For this reason, Intel has unveiled both a memory device and modem products as an example of the diversity of card-based devices that will be possible for system designers. The flash memory card joins two other (1- and 4-Mbytes) flash cards in Intel's lineup. The IMC002FLKA boasts a read time of 200 ns and is based on Intel's ETOX II flash memory technology. According to Intel, flash cards of this size can easily store an OS and several applications, as well as data, in a nonvolatile package. Intel has upgraded its previous flash cards to meet the 200-ns read time as well.

The modem card comes in two versions: one certified for the North American telephone system and one compatible systems based on Intel processors using the 80386SL low-power CPU. The 82365SL implements Intel's exchangeable card architecture (ExCA). The interface controller chip supports a direct interface to the ISA (AT) bus for two PCMCIA-compatible sockets. In addition, for systems needing more than two slots, multiple 82365SLs can be cascaded for up to eight slots. Any systems implementing the ExCA interface to their internal architectures, therefore, will be able to use PCMCIA-compliant cards interchangeably.

The 82365SL contains automatic power-management circuitry and eliminates jumpers for configuration because it dynamically configures cards in the system on power-up or reset. Using the 82365SL, where 160 pins take up 2 in.


c, a complete interface with a set of buffers can be implemented with only five ICs. The buffers allow cards to be inserted and removed with power on.

Production units of the flash memory card are now available. Samples of the Modem 2400+ are also available with production quantities available in Q4 '91. Pricing for the flash card in 1,000 units is $375. Pricing for the North American Modem 2400+ is $200 and for the Japanese version, $230. The 1,000-unit price for the 82365SL is $35.

—Tom Williams

Intel's PC Cards at a glance

• Flash memory with 2 Mbytes and 200-ns read time
• Modem 2400+ with 2400 baud, North American and Japanese versions, Hayes compatible, MNP Class 4 and 5 protocols
• 82365SL with automatic power management, dynamic configuration (no jumpers), direct interface to ISA bus, and cascadeable for up to 8 card slots

Intel Literature Center
Literature packet CD-P04
P.O. Box 7641,
Mt. Prospect, IL, 60056-7641
(800) 548-4725
Circle 353
Your application is first in line with the MVC 16-line Async Commux. It's got processing capacity to spare, thanks to a 16 MIPS RISC, so system power goes to your users—not I/O.

Character processing and buffering is managed on-board by our RISC, so driver calls and host overhead are kept to a minimum. All 16 lines can operate at 38.4 Kbps. That's over 61,000 characters per second throughput, double the rate of other VMEBus async controllers.

The MVC's advanced features benefit both the integrator and programmer. Port and VMEbus parameters are soft-configured and set line-by-line. Modem control is standard. Full software support is also included, along with diagnostics and a Streams driver.

Advanced memory architecture and high-speed buffering eliminate overruns and port domination. Memory is expandable from 128KB to 1MB, so the MVC handles today's requirements and future application needs.

With over 11 years experience producing advanced storage, communications and memory products, Macrolink delivers the powerful and flexible MVC in 8 and 16 line configurations. Call us today. We won't keep you waiting.

Macrolink Inc.,
1500 North Kellogg Drive,
Anaheim, California 92807.
Phone (714) 777-8800,
FAX (714) 777-8807.

CIRCLE NO. 83
PSD attends to MCU’s basic needs

Medieval knights depended on their faithful squires to carry their many weapons and support equipment for them. To wage their embedded control battles, microcontrollers also need many support devices. Including glue logic, typical designs require seven or more support devices just to perform basic functions. Providing microcontrollers with their own squire-at-arms, WaferScale Integration (WSI) invented Programmable System Device (PSD)—a single-chip microcontroller support device with port expansion, latched addresses, page logic, programmable logic arrays, interface to shared resources, EPROM, and SRAM. Now WSI's added five new members to its PSD3XX family of devices offering designers a choice of memory configurations and special features.

Providing standard microcontrollers with all the basic support capabilities, the PSD3XX family of devices interface with many popular 8- and 16-bit microcontrollers including 8051s, 6805s, 68020s, Hitachi H8/300s and Zilog Z80s. All PSD3XX parts have 16-kbit SRAM. Using its proprietary, extremely small EPROM-cell design, WSI also squeezed 256 kbits to 1 Mbit of EPROM onto the parts.

Using the PSD3XX family lets embedded-control system designers, who use microcontrollers, build smaller, lower-power products, while simplifying the system development process and shortening time-to-market factors. Such applications include cellular telephones, hard disk controllers, modems, computer peripherals, and automotive systems. An alternative solution might be to pack the needed functions onto an field-programmable gate array (FPGA) or gate-array. But for cost-sensitive designs, off-the-shelf programmable System Device (PSD)—a single-chip microcontroller support device with port expansion, latched addresses, page logic, programmable logic arrays, interface to shared resources, EPROM, and SRAM. Now WSI's added five new members to its PSD3XX family of devices offering designers a choice of memory configurations and special features.

Providing standard microcontrollers with all the basic support capabilities, the PSD3XX family of devices interface with many popular 8- and 16-bit microcontrollers including 8051s, 6805s, 68020s, Hitachi H8/300s and Zilog Z80s. All PSD3XX parts have 16-kbit SRAM. Using its proprietary, extremely small EPROM-cell design, WSI also squeezed 256 kbits to 1 Mbit of EPROM onto the parts.

Using the PSD3XX family lets embedded-control system designers, who use microcontrollers, build parts usually make more sense.

Each member of the PSD3XX family offers a unique programmable single-chip solution for microcontrollers needing I/O reconstruction and more EPROM and SRAM than the microcontrollers' internal memory. Other peripheral functions—such as chip-selects, control signals or latched address lines—are also integrated on the chip. At the heart of the PSD3XX devices are two programmable address decoders. Basically PALs without latches, the decoders can be programmed to set the address ranges of the memory. For microcontrollers with limited address ranges, memory can be arranged in pages and broken up into non-adjacent areas. The PSD3XX devices are more than the sum of the parts they replace. To enhance system I/O capability, two 8-bit parallel ports and one 3-bit parallel port are included on the device. These let a microcontroller's external bus interface with other chips. In larger systems, designers can connect the parallel ports to the chip select outputs from the address decoders, using the address logic to select other chips. In addition, the PSD3XX offers a programmable security mode which locks the contents of the programmable decoders and all the configuration bits, making unauthorized duplication virtually impossible.

Because each PSD3XX family member is pin-compatible, designers can easily migrate from one to the other as memory needs increase. The speed grades available for the devices—120 ns, 150 ns, 200 ns—are nothing special by 32-bit standards but are more than adequate for 8- and 16-bit applications. These speeds include all the elements on the device's architecture such as propagation delays in the address decoders, latches, transceivers, PAD, SRAM, or EPROM access times, etc.

The PSD302 and the PSD312 are currently available in a 44-pin, windowed ceramic leaded chip carrier and a plastic leaded chip carrier. Prices of the PSD3XX parts vary according to the amount of memory on-chip. Prices of the 512-kbit versions range from $9 to $11.

Jeffrey Child

<table>
<thead>
<tr>
<th><strong>PSD3XX family devices at a glance:</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• Single-chip support for 8- and 16-bit microcontrollers</td>
</tr>
<tr>
<td>• 16 kbits of SRAM</td>
</tr>
<tr>
<td>• 256 kbits to 1 Mbit of EPROM</td>
</tr>
<tr>
<td>• Compatible with 8051s, 6805s, and several other MCUs</td>
</tr>
<tr>
<td>• Access times down to 120 ns</td>
</tr>
<tr>
<td>• Security mode prevents code duplication</td>
</tr>
<tr>
<td>• MCUs can access other chips through the PSD3XX</td>
</tr>
<tr>
<td>• Programmable decoders allow memory paging</td>
</tr>
</tbody>
</table>

WSI
47290 Kate Rd
Fremont, CA 94538
(415) 656-5400

Circle 360
REAL TIME CONSTRUCTION SET

All the pieces you need, including peace of mind

You already know about our reliability.
Now we’d like you to know about the breadth of our product line.
Because we not only market pSOS+, the real-time kernel for bullet-proof embedded systems in mission-critical applications. We also provide everything else you need.

Everything.
That includes seamless, efficient support for both loosely and tightly coupled multi-processor architectures... NFS, RPCs and other TCP/IP network facilities... a DOS- or UNIX-friendly development environment... fully integrated source- and task-level debugging across a serial line or network... and a lot more.

Like more host/target combinations than anybody else.

Most important of all, we supply more peace of mind. Roughly $5 billion worth of electronic equipment worldwide depends on pSOS every day - and no failure has ever been attributed to pSOS.

So if you’re planning a real-time project, call our 800 number right now. There’s no better way to get the whole story.

To receive a free copy of our new white paper on real time systems, call 1-800-458-PSOS.

SOFTWARE COMPONENTS GROUP
1731 Technology Drive, San Jose, CA 95110 Tel. 408-437-0700 Fax. 408-437-0711
CIRCLE NO. 82
YOU ARE CORDIALLY INVITED TO TAKE ADVANTAGE

of the Leading Regional Peripherals Conference
featuring new technology presentations and product displays

Take your Advantage now.

Request your Complimentary Invitation and Computer Peripherals ICC Agenda

UNITED STATES
- Newton, MA - 9/5/91
- Tysons Corner, VA - 9/12/91
- Dallas, TX - 9/26/91
- Raleigh, NC - 10/3/91
- Portland, OR - 11/6/91
- Irvine, CA - 1/7/92

- Ft. Lauderdale, FL - 1/14/92
- San Jose, CA - 2/4/92
- Nashua, NH - 4/8/92
- Minneapolis, MN - 4/23/92
- Austin, TX - 5/14/92

EUROPE
- London, England - 9/12/91
- Copenhagen, Germany - 9/17/91
- Frankfurt, Germany - 9/24/91
- Barcelona, Spain - 10/2/91
- Amsterdam, Holland - 1/16/92
- München, Germany - 1/21/92
- Milano, Italy - 1/23/92
- Paris, France - 1/28/92

If you are involved in the purchase, design, or specification of peripheral products, you should be here!

Provide your conference selection by returning this section by Fax or mail.

Place your business card here - Copy - Then fax this sheet back to us.

FAX: (714) 957-0903
TEL: (714) 957-0171

CIRCLE NO. 84
SYSTEM SHOWCASE

Reach over 100,000 qualified engineers and engineering managers with SYSTEM SHOWCASE advertising.

Rates start at $840
For more information call Sue Shorrock at 800-225-0556 or 508-392-2185

Emcor's New Electronic Enclosures Product Guide
"A Guide to Emcor Enclosures" describes design, construction, and component features of all the Emcor enclosure systems – ESQ, 10 Series, Emcor 1, EMI-RFI shielded cabinets – plus CompuDesk, enclosure cooling accessories, Instant Emcor ship-from-stock program, and Emcor's modification and custom design capabilities. Free catalog available.

Emcor Products
1600 4th Avenue NW
Rochester, MN 55901
(Phone) 507-289-3371 (FAX) 507-287-3405

CIRCLE NO. 167

Rack Mounted Computers From Industrial Computer Solutions

Passive Backplane (14 Slots) Or Standard Motherboard (8 Slots)
• Custom Configuration
• 19" Rack Mountable
• 16 Gauge Steel
• 300 Watt UL Listed Power Supply
• 4 Device Bays (3 Behind Front Door)
• Only 17" in Depth

Call Or Write For Complete Information:
COM 2, INC.
30 West Hamilton Avenue
Englewood, NJ 07631
Tel: 201-816-9022 Fax: 201-816-9720

CIRCLE NO. 169

CMOS 186
Single Board Computer
Runs C or QuickBASIC® Programs
Powerful 16-bit computer directly executes EPROM's containing any C or BASIC EXE file.
NO LOCATABLE Software includes multi-tasking, multi-drop comm., PIC control, OPTOMUX™
• 10, 12, 16 MHz 80C186
• CMOS design
• 512K 80C256
• 256K EPROM
• STD BUS Expansion
• COM1 RS232/485
• COM2 LPT1
• RTC Aval.
• 80C187 Aval.
• OEM discounts

1011 Grand Central Ave., Glendale, CA 91201
(818) 244-4600 FAX (818) 244-4246

CIRCLE NO. 168

FUTUREBUS+
Mupac Offers More
• System Enclosures
• Backplanes/Subracks
• Wire Wrap Boards

Mupac Corporation
10 Mupac Drive, Brockton, MA 02401
TEL: (508) 588-6110 800-92 MUPAC FAX: (508) 588-0498

CIRCLE NO. 171

MULTIBUS II Parallel System Bus Analyzer

PSBA-100 
A productivity enhancement tool for the system integrator, field service engineer, software, and hardware engineer.

• Stand-alone, single board computer
• GUI form factor, installs in a single slot
• Built-in, terminal-based user interface
• Supports all four address spaces
• Data capture based on Multibus II protocol
• Fully programmable filter logic uses templates based on Multibus II protocol
• Filter logic supports 16 trigger levels

CIRCLE NO. 173

New Features
Software for Multibus II emulation

For more information and free Demo Disk, Call ... (402) 293-3900

CIRCLE NO. 174

COMPUTER DESIGN NOVEMBER 1991 155
PADS SETS THE STANDARD
for CAE/CAD design on Personal Computers
Complete thru-put logic capture and board design functionality including:
• A true multi-sheet database for Schematic capture with hierarchical design capability
• Both automatic and interactive PCB layout tools
• Most complete set of autorouters for Analog, Digital and SMD designs
• Cam outputs including database ASCII In and ASCII Out format
• NEW! PADS-2000, board designs with no system limits. 1 micron database, copper pouring, T-routing. Workstation capability at PC prices!

Call today for a free demonstration package, and for your local Authorized PADS Reseller.

CIRCLE NO. 175

EPROM Programmer modules
Programs 24 to 32-pin EPROMs, CMOS, EPROMs and 16K to 1 megarad EE PROMs • HEX to OBJ converter • Auto Blank check, Program and Verify • Requires Host Adaptor Card/Cable • Ask us about other modules!
MOD-MEP 1-EPROM Module ...$119.95
MOD-MAC Host Adaptor/Cable ....$29.95
MOD-MEP-4 4-EPROM Module ...$169.95
MOD-MEP-8 8-EPROM Module ...$259.95
MOD-MEP-16 16-EPROM Module$499.95

Call for a free 100-pg. catalog Key Code 1531

CIRCLE NO. 178

GaAs Clock Generator Delivers Up To 640 MHz
• SaRonix Model SGA100 utilizes PLL circuitry to create up to 640 MHz clock speeds
• AT-cut crystal resonator provides excellent frequency vs. temperature stability characteristics (25, 50 & 100 ppm available)
• Tri-state feature is provided on-board; waveform symmetry is 45/55%, maximum.
• Perfect for Imaging, High-Resolution Graphics, Telecom and Instrumentation applications

Palo Alto, CA 1-800-221-8974
851-415-856-4732

CIRCLE NO. 179

RGB CABLES

CIRCLE NO. 181

SBX ANALOG I/O GET A COMPETITIVE EDGE!
Density: up to 16 A/D inputs & 8 D/A outputs on one single-width card. Speed: throughput rates up to 39 kHz.
Intelligence: many preprogrammed modes, input filters, pregain amps, sample-holds, FIFO I/O buffers & many other features too numerous to mention here.

ROBOTROL CORP
925 W. San Martin Ave, PO Box 990
San Martin, CA 95046
(408) 683-2000

CIRCLE NO. 182

EPROM PROGRAMMER

$750

8 ZIFs
20 Key Keypad
20x4 LCD

Quick pulse pgms. eight 1 Mbit EPROMs in 40 sec.
•Shadow store of PC driven
•50-pin, parallel in & out ports
•Binary, Intel hex, and Motorola S formats
•User definable macros
•Information: call (916) 824-8837

NEEDHAM'S ELECTRONICS
4539 Orange Grove Ave, Sacramento, CA 95841
(M-F, 8-5 PST)
High-speed EPROM Programmers

TEP-801/804/808
TEP-101/104/108

from $125.00

- TEP-BOX series program
- TEP-10X series program: EPROMs from 2716-2MBit.
- EEPROMs from 2816-28256A
- High speed programming: 20 seconds for eight 27256
- Universal programmer: TUP-300 also available.

Tribal Microsystems Inc.
1588 S. Homer Blvd., Fremont, CA 94539
Tel: (510) 363-6586 Fax: (510) 363-9393

Call SBE Inc.:

VPU-25 is a cost-effective design platform

1-800-800-6649

CIRCLE NO. 184

Analog and Digital Input/Output modules for computers

Easy to use analog and digital input and output modules connect to any computer. Up to 64 channels of analog (8 and 12 bit), digital (TTL to 280 volts), or BCD per module. IEEE488, RS232, RS422, and RS485 interfaces are available. This multidrop system will support up to 25000 I/O points over several miles. Works with any computer language.

Connecticut microComputer, Inc.
PO Box 186
Brookfield, CT 06804
(800) 426-2872 (203) 354-9395

CIRCLE NO. 187

Intelligent VME I/O Controller
w/Optional Mezzanine Modules

- 20/25MHz 68020 microprocessor
- 1 or 4MBs DRAM
- Mezzanine modules for analog, digital, I/O, memory, Ethernet, SCSI and more.

VPU-25 is a cost-effective design platform for adding I/O and networking capabilities to industrial/process control applications. Call SBE, Inc.:

1-800-347-2666

CIRCLE NO. 190

IF YOU DO TIMING DIAGRAMS

YOU NEED TIMINGDESIGNER

• TimingDesigner is the fast, accurate way to draw and analyze timing diagrams.
• Calculates timing margins and instantly highlights timing violations.
• Automatically generates complete, clear, standardized timing documentation.
• Runs under Windows™3.0, which means it supports hundreds of printers, plotters, and graphics cards.

Call 1-800-800-6494 to get a free demonstration.

Chronology Corporation
2721 15th Ave. NE
Redmond, WA 98052
(206) 433-0221 Fax: (206) 832-4225

CIRCLE NO. 185

STD BUS PRODUCTS

8 & 16 Bit CPU’s
Peripherals & Card Cages

Zwick Systems Inc.

17 Fitzgerald Rd., Suite 104
Nepean, Ontario, Canada, K2H 9G1
Tel (613) 726-1377, Fax (613) 726-1902
Representatives Required!

CIRCLE NO. 191

8051

PC based emulators for the 8051 family

- 8051, 8052, 8045, 8042, BC0C51, 8751, FA815, FA816, 80332, 80C152/154
- 80C255, 87C51, 87C52, 93C55, 93C752, 93C755, 93C552, 93C562
- 80C256, 80C151, 80C152, 80C154, 80C157

- 8031, 8032, 8051, 8052, 80C152, 80C154, 80C157

- Siemen’s 93C55

- 80 digital I/O lines

- 2 RS232 ports and 1 RS485 port

- 8-bit A/D converter with 8 multiplexed inputs

- Power supervisory circuits

- 8KB or 32KB RAM/SRAM or 64KB EPROM

30-Day Money-Back Guarantee!

- S64 keyboard encoder

- On board 5V regulation

- Optional real-time clock

- Over 40 FREE C source utilities

Zwick Systems Inc.

17 Fitzgerald Rd., Suite 104
Nepean, Ontario, Canada, K2H 9G1
Tel (613) 726-1377, Fax (613) 726-1902
Representatives Required!

CIRCLE NO. 191
Putting you 3.3V ahead of
These days, a dream design for a portable system can become a nightmare overnight. By the time you launch, you may be late to market.

"Customerizing" means helping you differentiate your product. By providing a 3.3 volt, reduced-heat route to a smaller, lighter, longer-operating notebook, disc drive or cellular system. And by giving you all the latitude you need to add product enhancements of your own.

3 times longer battery life
Our 3.3V ASIC solution enables you to slash system power requirements. Let you pack more circuit gates within inexpensive plastic packages. And achieve tighter IC packaging densities.

3.3 volt CMOS ASIC library
Speed and simplify your 3.3 design-in with AT&T's exclusive LP900C 3.3V library. A 0.9 micron, CMOS ASIC library that includes over 400 3.3V standard cells, optimized from our existing, industry-standard 5V library.

Our 3.3V performance also extends to industry standard PC macrocells including RAM, ROM, a DMA controller, UART and 80C51-compatible microcontroller.

More 3.3V ASICs design tools
Our libraries are ported to CAD tools like AT&T, Mentor Graphics, Synopsys, Verilog and Viewlogic, providing the symbols, simulation models and ERC tools you need to ensure optimum 3.3V circuit operation.

So if 3.3 sounds like a "portable" number you'd like to try, ask for our 3.3 Volt ASIC Information Package, including Data Book and Product Brief. Just call AT&T Microelectronics at 1 800 372-2447, ext. 633.
COMING IN DECEMBER ... COMPUTER DESIGN'S "INSTANT DATA ACCESS"

If you need INFORMATION about an advertised product NOW ... it's yours in an INSTANT — by FAX!

If an ad in this issue of COMPUTER DESIGN includes an “Instant Data Access” number, you don't have to wait to get the details you need to make critical design or purchasing decisions. Get specs, pricing information, or the location of a local sales engineer or rep ... by simply touching a few buttons.

**THIS IS ALL IT WILL TAKE!**

**FOR INSTANT ACCESS**

**USING A FAX PHONE ...**

1. Pick up your FAX phone and dial into our system.*
2. Follow the voice prompts.
3. Replace the handset in the cradle and the product data you requested will be Faxed back to you instantly without a break in your connection!

**FOR IMMEDIATE ACCESS**

**USING A TOUCH TONE PHONE ...**

1. Pick up your Touch Tone phone and dial into our system.*
2. Follow the voice prompts.
3. Hang up the phone and the information you requested will be Faxed back to you immediately — in about 15 seconds — right to the FAX number you specify.

*Number available in December

**WHAT COULD BE EASIER?**

The next time you need product information RIGHT NOW! remember: Only COMPUTER DESIGN gives you “Instant Data Access” so you can get the details you need — INSTANTLY, or a moment later, if you can't wait for the mails!

**THE CHOICE IS YOURS.**
A Management Decision: COMPUTER DESIGN

Dramatic gains and losses — in audited circulation — clearly signal which publication provides the information engineering managers need MOST.

CIRCULATION UPS & DOWNS

show that more and more design & development engineering managers want COMPUTER DESIGN's brand of staff-written, multi-product/multi-vendor technology and design directions ... that they have little time for parts-oriented "how-to" publications.

THE PROVEN LEADER,

COMPUTER DESIGN has now attracted more fully-qualified design and development engineering managers — by far! Over 27,000 more of these critical decision-makers than any other design publication!

ADVERTISING GAINS & LOSSES

(in the last 18 months) parallel COMPUTER DESIGN's high level of acceptance among engineering managers. Advertisers know who they must reach ... and in which editorial environment their messages work best. And they know one publication — above all others — provides both!
WHY THE FIRST 040 VME MIGHT AS WELL BE THE LAST.

Memory modules available in 4 and 16 MB DRAM or SRAM.

DRAM memory module supports burst fill mode for 50 Mbyte/sec memory bandwidth.

On board DMA-based architecture provides maximum performance and parallel real-time operation.
First, we're delivering 040 VME single board computers today. In quantity. So you can get started while the rest of the world waits for a delivery date from other suppliers. Our new CPU-40 board is setting performance standards nobody else can touch. Like 30,000 dhrystones sustained at 25 MHz. And DMA transfers at a screaming 50 Mbytes per second sustained (3 microseconds on the VMEbus).

So it might just be the last 040 board you'll ever need. That's because we've fully optimized the on-board architecture. Thanks to our 281-pin gate array, OMA operations can be handled between on-board RAM, the VMEbus and on-board I/O devices. Or through our FLXi interface to other I/O drivers. All of which means the CPU is free over 75% of the time to run your application.

Developing new applications is also a snap. Choose from the broadest range of third-party software in the business, including VMEPROM, pSOS+, VRTX32, OS-9, VxWorks, UNIFLEX, MTOS and UNIX® 5.4.

Of course, we provide comprehensive support with the industry's best-rated documentation, complete systems integration support and technical assistance.

---

**CPU-40 PERFORMANCE CHARACTERISTICS**

<table>
<thead>
<tr>
<th>Data from</th>
<th>CPU</th>
<th>EPROM</th>
<th>CPU</th>
<th>CPU</th>
<th>VMEbus</th>
<th>SCSI**</th>
<th>Floppy Disk</th>
<th>Ethernet**</th>
<th>Shared</th>
<th>VMEbus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer to</td>
<td>Shared RAM</td>
<td>EPROM</td>
<td>Shared RAM</td>
<td>Shared RAM</td>
<td>Ethernet</td>
<td>Shared RAM</td>
<td>VMEbus</td>
<td>VMEbus</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transfer Speed</td>
<td>53.7 MB/sec</td>
<td>16 MB/sec</td>
<td>2 MB/sec</td>
<td>3 MB/sec</td>
<td>4 MB/sec</td>
<td>500 MB/sec</td>
<td>10 MB/sec</td>
<td>15 MB/sec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Local 68040 Operation</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>80%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

So be the first in your company to turn 040. Call 1-800-BEST-VME, ext. 40, for more information or fax a request to (408) 374-1146 for an immediate response. It'll be to your lasting advantage.

FORCE Computers, Inc. 3165 Winchester Blvd. Campbell, CA 95008-6557

*Actual dhrystone results may vary depending on compiler used. **Computer Design News, March 12, 1990. All brands or products are trademarks of their respective holders. © 1991 FORCE Computers, Inc.

CIRCLE NO. 95
UPCOMING ISSUES

Watch for these Special Features & Events in Computer Design Magazine —

SPECIAL REPORTS
- Comprehensive reviews and analyses of the major technology and design issues facing system designers and software developers.

TECHNOLOGY FOCUS
- Analyses of specific technology and product trends, and approaches to benchmarking, evaluating and selecting the optimum design solutions.

PRODUCT FOCUS
- Detailed review and comparative specifications for selected ICs, board-level products, design tools and software.

DESIGN STRATEGIES
- Analyses of the tradeoffs, options and design decisions made in developing a micro-processor-based product or system in a specific application area.

SHOW GUIDES
- Official value-added directories for major industry events.

JANUARY
- Designing multimedia systems
- Top-down design methodologies and tools
- High-performance network interfaces
- Bus-based DSP systems
- Selecting PC/AT chip sets
- Evaluating PLD design tools
- Specialty SRAMs
- Peripheral devices
- BusCon W

FEBRUARY*
- Multiprocessing architectures
- Benchmarking RISC performance
- Emulating 32-bit processors and managing design databases
- VHDL synthesis & simulation
- Image processing in standard bus environments
- VME CPU boards
- Process control
- Medical diagnostics
- SysComp W

MARCH
- Emulating 32-bit processors
- Image processing in standard bus environments
- Managing design databases

APRIL*
- Fuzzy Logic: Special Report on Future Computing
- Choosing between PLD, FPGA and ASIC Implementations
- Intelligent power control
- I/O buses and interfacing
- Benchmarking digital and mixed-signal simulators
- Logic analyzers
- C compilers
- Military systems

MAY
- Analog versus digital approaches to signal processing
- Intelligent power control
- Advancements in graphics ICs
- Logic analyzers
- Communications

JUNE*
- Integrating PC-based tools into the design environment
- Intelligent power control
- Advances in graphics ICs
- Logic analyzers
- Communications

AUGUST*
- Designing high-speed digital systems
- Bus-based DSP systems
- High-performance network interfaces
- Evaluating optimizing compilers
- BusCon E

SEPTEMBER
- Object-oriented languages in real-time applications
- Futurebus+ and beyond
- Futurebus+ and beyond
- Designing ASICS for testability
- 16-bit microcontrollers
- Data acquisition
- SysCompe

OCTOBER*
- Neural Computing: Special Report on Future Computing
- Application-specific building blocks in mixed-signal ASICS
- Selecting PC/AT chip sets
- Mezzanine bus strategies
- Evaluating PLD design tools
- Imaging systems
- Analog & Mixed Signal

NOVEMBER
- Designing for testability
- Mezzanine bus strategies
- Advances in datacom ICs
- EISA CPU boards
- Automotive systems

DECEMBER*
- 32-bit processors in embedded applications
- BusCon E
- Mezzanine bus strategies
- Advances in datacom ICs
- EISA CPU boards
- Automotive systems

*Starch Readership Research Issue
COMPUTER DESIGN
Card Deck Circulation
Increased to 100,000
AT NO EXTRA COST

COMPUTER DESIGN has increased the distribution of its Direct Action Card Decks by 10,000 — at no extra cost to you. This totals over 100,000 design and development qualified engineering managers and engineer subscribers from COMPUTER DESIGN Magazine’s newly expanded U.S. and Canadian circulation base.

Circulation — 100,000 Design and Development Qualified Including:
70,000 Engineering Managers
30,000 Design Engineers
Now, More Engineering Managers Than Any Other Deck!

COMPUTER DESIGN Direct Action Cards have always been top-performers for new product introductions, catalogs, literature, mailing list compilation, and lead generation. Now, with extra reach, COMPUTER DESIGN Direct Action Cards are even better. And best of all, these 10,000 new prospects are free!

1991 DIRECT ACTION CARDS SCHEDULE

<table>
<thead>
<tr>
<th>REGULAR CARD DECKS</th>
<th>SPECIAL TEST &amp; MEASUREMENT TOOLS &amp; EQUIPMENT CARD DECK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mailing Date</td>
<td>Mailing Date</td>
</tr>
<tr>
<td>September 2</td>
<td>October 1</td>
</tr>
<tr>
<td>September 2</td>
<td>October 1</td>
</tr>
<tr>
<td>November 1</td>
<td>October 1</td>
</tr>
<tr>
<td>Insertion Order</td>
<td>Insertion Order</td>
</tr>
<tr>
<td>August 1</td>
<td>September 2</td>
</tr>
<tr>
<td>August 5</td>
<td>September 4</td>
</tr>
<tr>
<td>Materials</td>
<td>Materials</td>
</tr>
<tr>
<td>August 5</td>
<td>September 4</td>
</tr>
</tbody>
</table>

1991 RATES:

<table>
<thead>
<tr>
<th>REGULAR DECK</th>
<th>SPECIAL TEST &amp; MEASUREMENT DECK</th>
</tr>
</thead>
<tbody>
<tr>
<td>1x</td>
<td>1x</td>
</tr>
<tr>
<td>$2,080</td>
<td>$1,664</td>
</tr>
<tr>
<td>2x</td>
<td>2x</td>
</tr>
<tr>
<td>$1,945</td>
<td>$1,556</td>
</tr>
<tr>
<td>4x</td>
<td>4x</td>
</tr>
<tr>
<td>$1,650</td>
<td>$1,320</td>
</tr>
<tr>
<td>6x</td>
<td>6x</td>
</tr>
<tr>
<td>$1,445</td>
<td>$1,156</td>
</tr>
<tr>
<td>2nd Color: Std add $200</td>
<td>PMS add $300</td>
</tr>
</tbody>
</table>

Call for information on multiple Cards Per Pack discount.

For more information, production assistance, or to place an order, call Sue Shorrock at 800-225-0556 or 508-392-2185 or FAX us at 508-692-7780.
Coming in January from COMPUTER DESIGN...

The Official
BUSCON/92–WEST
Show Guide

COMPUTER DESIGN and BUSCON team up to provide you with a complete Show Guide package before and during the show.

The Guide:
The Guide will include the full exhibitor listing and descriptions, a dining and entertainment guide, a major value-added bus/board market overview and analysis—plus, a new products section—and inquiry card.

Value-added Editorial:
This winter’s official Buscon Show Guide, mailed with the January issue of COMPUTER DESIGN and distributed to all show attendees, will feature the usual show information—technical session descriptions and schedule, exhibitor listing, dining and events in the Long Beach, CA area—but will be enhanced by two editorial features of special interest to COMPUTER DESIGN readers, Buscon attendees and exhibitors:

• First is a marketing overview of the bus/board industry written by Warren Andrews. This overview will analyze the often confusing and contradictory data on the size of the board business and projections for its future development and growth.

• The second feature will be New Products, in which the products being introduced at Buscon, or which were introduced to the marketplace since Buscon/91-East, will be highlighted.

Distribution:
The guide will be polybagged along with the Western portion of COMPUTER DESIGN’s January issue for a total distribution of 50,000+. In addition, a special mailing will go to all of the pre-registrants...and it will be distributed to each attendee at the show.

Issue Date:
January, 1992

Pricing:
$2,200 Per Page — including color.

Savings Opportunity:
Advertise in the February Show issue of COMPUTER DESIGN and save $500 per Show Guide page.

Closing:
December 10, 1992

BUSCON/92-West
February 4–6, 1992
Long Beach Convention Center • Long Beach, CA
<table>
<thead>
<tr>
<th>ADVERTISER</th>
<th>PAGE NO.</th>
<th>CIRCLE NO.</th>
<th>ADVERTISER</th>
<th>PAGE NO.</th>
<th>CIRCLE NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acromag, Inc.</td>
<td>16</td>
<td>10</td>
<td>M</td>
<td>151</td>
<td>83</td>
</tr>
<tr>
<td>Aliencon, Inc.</td>
<td>10</td>
<td>22</td>
<td>Macrolink, Inc.</td>
<td>151</td>
<td>83</td>
</tr>
<tr>
<td>AMP, Inc.</td>
<td>123-123</td>
<td>65</td>
<td>Maxim Integrated Products</td>
<td>102</td>
<td>56</td>
</tr>
<tr>
<td>Applied Microsystems Corp.</td>
<td>126-126</td>
<td>42</td>
<td>MEDO USA</td>
<td>157</td>
<td>98</td>
</tr>
<tr>
<td>Applied Micro Systems, Inc.</td>
<td>126-126</td>
<td>68</td>
<td>Mercury Computer Systems</td>
<td>27</td>
<td>18</td>
</tr>
<tr>
<td>Arrow Electronics</td>
<td>75</td>
<td>46</td>
<td>Microtek International, Inc.</td>
<td>109</td>
<td>59</td>
</tr>
<tr>
<td>Arrow Electronics</td>
<td>77</td>
<td>47</td>
<td>Minc, Inc.</td>
<td>53</td>
<td>26</td>
</tr>
<tr>
<td>*AT&amp;T Network Systems</td>
<td>148-169</td>
<td>81</td>
<td>Mizar Integrated Solutions Inc.</td>
<td>34</td>
<td>24</td>
</tr>
<tr>
<td>*AT&amp;T Microsystems</td>
<td>38-39</td>
<td>27</td>
<td>Motorola Semiconductor Products</td>
<td>54</td>
<td>-</td>
</tr>
<tr>
<td>*AT&amp;T Network Systems</td>
<td>158-159</td>
<td>110</td>
<td>Motorola Semiconductor Products</td>
<td>55</td>
<td>-</td>
</tr>
<tr>
<td>*AT&amp;T Robotics Systems</td>
<td>158-159</td>
<td>110</td>
<td>Motorola Semiconductor Products</td>
<td>55</td>
<td>-</td>
</tr>
<tr>
<td>*AT&amp;T Robotics Systems</td>
<td>158-159</td>
<td>110</td>
<td>Mupac Corporation</td>
<td>155</td>
<td>171</td>
</tr>
<tr>
<td>*AT&amp;T Wireless Systems</td>
<td>158-159</td>
<td>110</td>
<td>Micro-Aide Corporation</td>
<td>126</td>
<td>67</td>
</tr>
<tr>
<td>*AT&amp;T Wireless Systems</td>
<td>158-159</td>
<td>110</td>
<td>MicroSys</td>
<td>155</td>
<td>168</td>
</tr>
<tr>
<td>*Brooktree Corporation</td>
<td>36</td>
<td>26</td>
<td>MicroWave Systems Inc.</td>
<td>59</td>
<td>39</td>
</tr>
<tr>
<td>*Brooktree Corporation</td>
<td>36</td>
<td>26</td>
<td>Miles, Inc.</td>
<td>83</td>
<td>49</td>
</tr>
<tr>
<td>BSL/Tasking</td>
<td>58</td>
<td>38</td>
<td>Nissco Electronics</td>
<td>95</td>
<td>53</td>
</tr>
<tr>
<td>BSL/Tasking</td>
<td>58</td>
<td>38</td>
<td>Needham’s Electronics</td>
<td>156</td>
<td>183</td>
</tr>
<tr>
<td>W. H. Brady</td>
<td>142</td>
<td>78</td>
<td>Newbridge Microsystems, Inc</td>
<td>43</td>
<td>30</td>
</tr>
<tr>
<td>Buscon</td>
<td>166</td>
<td>98</td>
<td>Nohau Corporation</td>
<td>157</td>
<td>186</td>
</tr>
<tr>
<td>Cad Software, Inc.</td>
<td>156</td>
<td>175</td>
<td>Omnibyte Corporation</td>
<td>96A</td>
<td>119-120</td>
</tr>
<tr>
<td>Cad Software, Inc.</td>
<td>156</td>
<td>175</td>
<td>Oaxis, Inc.</td>
<td>57</td>
<td>37</td>
</tr>
<tr>
<td>Canon USA, Inc.</td>
<td>69</td>
<td>43</td>
<td>Optical Semiconductors</td>
<td>143</td>
<td>80</td>
</tr>
<tr>
<td>Canon USA, Inc.</td>
<td>69</td>
<td>43</td>
<td>Pric, Inc.</td>
<td>155</td>
<td>174</td>
</tr>
<tr>
<td>eastman Kodak Industries, Inc.</td>
<td>111</td>
<td>60</td>
<td>Quantum Software Systems, Ltd</td>
<td>143</td>
<td>80</td>
</tr>
<tr>
<td>Chronology Corporation</td>
<td>157</td>
<td>185</td>
<td>RadSys Corporation</td>
<td>15</td>
<td>9</td>
</tr>
<tr>
<td>CMS, Inc.</td>
<td>81</td>
<td>48</td>
<td>Radstone Technology Corp.</td>
<td>17</td>
<td>12</td>
</tr>
<tr>
<td>Computer Design</td>
<td>19</td>
<td>16</td>
<td>Robotrol Corporation</td>
<td>156</td>
<td>181</td>
</tr>
<tr>
<td>Computer Design</td>
<td>160</td>
<td>93</td>
<td>RISC</td>
<td>137-141</td>
<td>76,77</td>
</tr>
<tr>
<td>Computer Design</td>
<td>161</td>
<td>94</td>
<td>RG</td>
<td>157</td>
<td>190</td>
</tr>
<tr>
<td>Computer Design</td>
<td>162-163</td>
<td>95</td>
<td>SBE, Inc.</td>
<td>157</td>
<td>190</td>
</tr>
<tr>
<td>Computer Design</td>
<td>162-163</td>
<td>95</td>
<td>SBE, Inc.</td>
<td>157</td>
<td>190</td>
</tr>
<tr>
<td>Dataspace Corporation</td>
<td>156</td>
<td>175</td>
<td>Schroff, Inc.</td>
<td>9</td>
<td>6</td>
</tr>
<tr>
<td>Data I/O Corporation</td>
<td>35</td>
<td>25</td>
<td>Scientific Calculations</td>
<td>87</td>
<td>50</td>
</tr>
<tr>
<td>Data Integration, Inc.</td>
<td>129</td>
<td>75</td>
<td>SGS-Thomson Microelectronics</td>
<td>12-13</td>
<td>8</td>
</tr>
<tr>
<td>Data Translation, Inc.</td>
<td>29</td>
<td>20</td>
<td>Sharp Electronics Corporation</td>
<td>51</td>
<td>35</td>
</tr>
<tr>
<td>Duracell</td>
<td>62</td>
<td>41</td>
<td>Software Development Systems</td>
<td>128</td>
<td>69</td>
</tr>
<tr>
<td>Dy-4 Systems, Inc.</td>
<td>11</td>
<td>7</td>
<td>Spectrum Signal Processing</td>
<td>30-31</td>
<td>21</td>
</tr>
<tr>
<td>E</td>
<td>153</td>
<td>92</td>
<td>Sphere Digital</td>
<td>156</td>
<td>176</td>
</tr>
<tr>
<td>EDBPA Decrease</td>
<td>92</td>
<td>92</td>
<td>Synergy Microsystems, Inc</td>
<td>6-7</td>
<td>5</td>
</tr>
<tr>
<td>Edcom Products/ Cenlo, Inc.</td>
<td>155</td>
<td>169</td>
<td>Saftronix</td>
<td>50</td>
<td>30</td>
</tr>
<tr>
<td>Emcor Products/ Cenlo, Inc.</td>
<td>155</td>
<td>169</td>
<td>Sealock Systems, Inc.</td>
<td>50</td>
<td>30</td>
</tr>
<tr>
<td>Eyerig</td>
<td>125</td>
<td>66</td>
<td>Siemens Fiber Optic Components</td>
<td>106</td>
<td>58</td>
</tr>
<tr>
<td>Eyemulation Technology, Inc.</td>
<td>155</td>
<td>172</td>
<td>Silicon Components</td>
<td>155</td>
<td>170</td>
</tr>
<tr>
<td>Epson America, Inc.</td>
<td>62</td>
<td>41</td>
<td>Simcomp</td>
<td>112-116</td>
<td>61,62</td>
</tr>
<tr>
<td>F</td>
<td>157</td>
<td>172</td>
<td>Sycomp</td>
<td>153</td>
<td>82</td>
</tr>
<tr>
<td>Force Computers, Inc.</td>
<td>2</td>
<td>3</td>
<td>Software Components Group</td>
<td>153</td>
<td>82</td>
</tr>
<tr>
<td>Force Computers, Inc.</td>
<td>162-163</td>
<td>95</td>
<td>Specialized Systems Technology</td>
<td>18</td>
<td>13</td>
</tr>
<tr>
<td>G</td>
<td>156</td>
<td>175</td>
<td>STD 32 Bus Association</td>
<td>129</td>
<td>70</td>
</tr>
<tr>
<td>GCOM, Inc.</td>
<td>156</td>
<td>180</td>
<td>Tapdole Technology</td>
<td>4-5</td>
<td>4</td>
</tr>
<tr>
<td>Gespac, Inc.</td>
<td>3</td>
<td>2</td>
<td>Texas Instruments</td>
<td>44-45</td>
<td>31</td>
</tr>
<tr>
<td>Greenspring Computers, Inc.</td>
<td>131</td>
<td>72</td>
<td>Toronto MicroElectronics, Inc.</td>
<td>50</td>
<td>34</td>
</tr>
<tr>
<td>Greenspring Computers, Inc.</td>
<td>131</td>
<td>72</td>
<td>TRW/LSI Products</td>
<td>60-61</td>
<td>40</td>
</tr>
<tr>
<td>Greenspring Computers, Inc.</td>
<td>131</td>
<td>72</td>
<td>Tech-Source, Inc.</td>
<td>72</td>
<td>45</td>
</tr>
<tr>
<td>Greenspring Computers, Inc.</td>
<td>131</td>
<td>72</td>
<td>Transition Technology</td>
<td>157</td>
<td>189</td>
</tr>
<tr>
<td>Grammar Engine, Inc.</td>
<td>155</td>
<td>173</td>
<td>Tri-L Data System, Inc.</td>
<td>157</td>
<td>192</td>
</tr>
<tr>
<td>H</td>
<td>20</td>
<td>19</td>
<td>Tri-Bus Microsystems</td>
<td>157</td>
<td>184</td>
</tr>
<tr>
<td>Heunikon Corporation</td>
<td>28</td>
<td>19</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Hitachi America, Ltd.</td>
<td>19</td>
<td>15</td>
<td>VenturCom</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>I-Bus Systems</td>
<td>145</td>
<td>100-104</td>
<td>VME Microsystems Int'l Corp.</td>
<td>134</td>
<td>55</td>
</tr>
<tr>
<td>Ikos Systems</td>
<td>47</td>
<td>-</td>
<td>Vesta Technology, Inc.</td>
<td>156</td>
<td>177</td>
</tr>
<tr>
<td>Intel Corporation</td>
<td>167</td>
<td>34</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Intel Corporation</td>
<td>24-25</td>
<td>17</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Intel Corporation</td>
<td>89</td>
<td>51</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Interactive Circuits &amp; Systems</td>
<td>68</td>
<td>87</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Itron, Inc.</td>
<td>33</td>
<td>23</td>
<td>V</td>
<td>130</td>
<td>71</td>
</tr>
<tr>
<td>Industrial Computer Solutions</td>
<td>155</td>
<td>167</td>
<td>Zwick Systems, Inc.</td>
<td>157</td>
<td>191</td>
</tr>
<tr>
<td>Invitational Computer Conf.</td>
<td>154</td>
<td>84</td>
<td>Zwick Systems, Inc.</td>
<td>157</td>
<td>191</td>
</tr>
<tr>
<td>J</td>
<td>156</td>
<td>178</td>
<td>*Domestic only</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JDR Microdevices</td>
<td>157</td>
<td>178</td>
<td>*International only</td>
<td></td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>156</td>
<td>178</td>
<td>The Advertisers Index is published as a service. The publisher does not assume liability for errors or omissions.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
8-Channel, 16-Bit Analog I/O Board With Direct Interfaces to Popular Array Processor and DSP Boards

Features

- Up to 100 KHz/Channel Sampling Rate
- Four or eight 16-Bit Differential Analog Inputs
- Optional Four 16-Bit Analog Outputs (Daughter Card)
- Simultaneous Sampling
- Programmable On-Board Sampling Clock
- Convenient VMEbus Access of ADC or DAC Data
- Direct Serial and Parallel Interfaces for Array Processor and DSP Boards

Applications

- Sonar Signal Processing
- Digital Audio
- Vibration Analysis
- Seismic Signal Processing
- Large BW Track And Hold Amplifiers Permit Undersampling of Signals (Band Limited) of Frequency up to 500 KHz.
- Precision Applications Requiring Matched Channels, Negligible Sampling Aperture Jitter and Low Inter-channel Crosstalk

Ruggedized Version Also Available

CALL US TOLL FREE
1-800-267-9794
Tel: (613)-749-9241 Fax: (613)-749-9461

ICS-140

Optimum Data Acquisition Solution

COMPUTER DESIGN (ISSN-0010-4566) is published monthly by PennWell Publishing Company, 1421 S Sheridan, Tulsa, OK 74112. Second-class postage paid at Tulsa, OK 74112 and additional mailing offices. Editorial offices are located at One Technology Park Dr, PO Box 990, Westford, MA 01886. Subscription Prices: Free to design and development qualified engineers and engineering managers in the U.S. and Canada. Paid to all others. Qualified engineers and engineering managers outside the U.S. and Canada - air shipped - $85 per year. For non-qualified recipients in the U.S. - $88 per year; in all other countries - air shipped - $154 per year. Call (918) 832-9263 for subscription information. Microfilm copies of COMPUTER DESIGN may be purchased from University Microfilms, a Xerox Company, 300 N Zebs Rd, Ann Arbor, MI 48106. POSTMASTER: Send change of address form to COMPUTER DESIGN, Circulation Department, PO Box 3466, Tulsa, OK 74101. ©1991 COMPUTER DESIGN by PennWell Publishing Company. All rights reserved. No material may be reprinted without permission from the publisher. Officers of PennWell Publishing Company: Philip C. Lautner, Jr., Chairman and Chief Executive; Joseph A. Wolking, President; John Ford, Senior Vice-President; Carl J. Lawrence, Senior Vice-President; Joe T. Bessette, Senior Vice-President; John Manoy, Vice-President/Finance; Steve Zimmerman, Vice-President/Corporate Services.
No Matter What the Application,  

**SBE Fits.**

Matching your high-speed data communications requirements with a quality supplier has never been easier. Whether you're a manufacturer of mini/superminicomputers, workstations or high-performance data communications products, only SBE provides a perfect fit.

Only SBE offers a complete line of intelligent high-performance communications controllers for all major interface technologies: FDDI, Token Ring, Ethernet and High Speed Serial. Only SBE adds premium features, without a premium cost, for the best price/performance in the industry.

Add integrated hardware/software solutions; availability in VMEbus, Multibus and SBus; plus legendary development assistance and continuing product support.

Discover how SBE's intelligent high-performance controllers can meet your LAN and WAN interface requirements. Turn to SBE today.

For fast action, call: 1-800-347-COMM  
Germany: 0130-810588  
United Kingdom: 0800-378-234

_SBE, Inc., 2400 Bisso Lane, Concord, CA 94520_  
CIRCLE NO. 88
Introducing PLDecoders.

Taking systems to 40 MHz and beyond has become a whole lot simpler with these new, function-specific BiCMOS Decoder PLDs. For RISC, including our highest performance SPARC processors, choose the input-registered versions to capture addresses quickly. For CISC, such as 80X86, we offer output-latched versions that optimize system performance. Choose simple addressing versions at 6 ns for fastest performance, or 7 ns bank select or byte-write versions to suit your application precisely.

Fewer parts, faster performance.

One PLDecoder replaces older, multiple-chip solutions, to save money and board space. PLDecoders are optimized for speed, using an ECL speed path. BiCMOS technology helps save on power. They are specialized for decoding, with the required latches or registers on chip for top performance, and non-essential functions stripped away. As a result, you get optimal performance, to go to 40 MHz, and well beyond.

Programmable design convenience.

Design is eased by PLDs developed specifically to implement memory decoding. Easier than using standard PLDs. Much easier than gate arrays.

Cheaper SRAM.

Since our decoders save you so much time out of the “memory access cycle” you have options. Go for a faster system. Or, at a given speed, use slower, less expensive SRAM. In 40 MHz systems with large SRAM requirements, the savings can really add up.

Call our information hotline.

Get our application notes on the CY7B336-9 family, product profile, PLD Brochure and a terrific Data Book to boot.


*+32 2-652-0270 in Europe. ©1991 Cypress Semiconductor, 3901 North First Street, San Jose, CA 95134. Phone: 1 (408) 943-2600, Telex: 821032 CYPRESS SNJ UD, TWX: 910-997-F753. SPARC is a registered trademark of SPARC International, Inc. Products bearing the SPARC trademark are based on an architecture developed by Sun Microsystems, Inc.