RISC champions challenge Moto in embedded control

RISC-based boards make headway in real-time applications

Pinouts and performance drive PAL choices

In This Issue

Analog & Mixed-Signal Conference Program
SCSI-2 is at your command with Rimfire® 6600 Series Parallel Disk Array Controllers.

Discover unmatched performance and data integrity for mass storage applications—the Rimfire 6600 series of Parallel Disk Array (PDA) Controllers.

The first array controller offering SCSI-2 as its host interface, as well as the first offered as a board level product, the Rimfire 6600 Series supports four data drives plus a single redundant drive. Because all disk data transfers occur in parallel, the array appears to the host as a single SCSI drive. For you, that means excellent performance. Transfer rates and capacity four times that of an individual drive. And exceptional data availability.

In addition, the flexibility of the PDA controller allows the OEM to select drives from many vendors. It's compatible with SCSI, operates with off-the-shelf host adapters and is priced significantly lower than other solutions of equivalent capabilities.

For detailed information on the Rimfire 6600 Series, or other SCSI-2 compatible products, call Ciprico, the industry leader in technology, technical support, customer service and respondability at 1-800-SCSI-NOW (1-800-727-4669). European customers call our United Kingdom office, (0703) 330 403.

CIPRICO LISTENS. AND RESPONDS.
There's Logic To Every Layer!

Look inside the first truly reliable, glitch-free VME backplane and you'll see the logic behind each detail of its design.

Start with the signal layers — four of them — with the most “noise sensitive” lines isolated from the others. The spacing and placement of the layers in this stripline (with embedded microstrip) design was calculated to enhance the backplanes' high frequency bypass characteristics. It's the quietest backplane ever! Sharply reduced crosstalk is achieved by the increased separation of signal lines — both within and between the layers. Superior decoupling comes from the placement of both ceramic and tantalum capacitors between each slot.

Low inductance, low impedance power distribution is insured by the close proximity of the dual power & ground planes and the strategic placement of power connectors for each voltage across the entire length of the backplane.

There's more logic on the outside. Schottky diode terminations, Interrupt and Bus Grant jumpers accessible from either side. Wire wrap pins with shrouds on the end slots of the J1 and every slot of the J2. Ground pins in between J2 slots to provide I/O cabling with interstitial grounds. And much more.

Choose any size from 2 to 21 slots in separate J1 or J2 or monolithic J1/J2 configurations. Call us today for the inside (and outside) story on the highest performance VME backplanes ever made. It's the logical thing to do.

We'll FAX you the facts.
Want the latest data in a hurry? Nothing is faster than Electronic Solutions' FAX the FACTS program. Call our "800" number and give us the information you need from us. We'll FAX it to you immediately.

Electronic Solutions

6790 Flanders Drive, San Diego, CA 92121
(619) 452-9333  FAX: 619-452-9494
Call Toll Free: (800) 854-7086
In Calif.: (800) 772-7086
The MICE-III 80C186

- Includes source level debug
- Comes with a megabyte of overlay memory
- Has a high-speed link
- Supports most popular "C" compilers
- ...and costs substantially less than the competition!

That's right. In one package, you get a comprehensive hardware/software debug solution for your embedded microprocessor applications. You don't need to buy those "optional" extras to close the holes in your development path. All you need is the compiler of your choice.

And the savings are not limited to one processor. Check our prices for emulation support for 286, 386, 386SX, 486, 486SX™, AM386, AM386SX™, 68000/10/20/30, 68EC020/30, and 68302™ microprocessors and see if those don't surprise you, too.

Combine feature-rich, real-time emulation, fully-integrated high level language interfaces, and a full-time technical support team with applications experience in targets ranging from aerospace to ultrasound, and it's no surprise that Microtek has over 26,000 emulator installations worldwide.

Save money. Save time. Call MICROTEK today at 1-800-886-7333, ext. 1.
TECHNOLOGY DIRECTIONS

Integrated Circuits
386 processor clones run faster than the "real thing"........35
DSP functions keep moving onto microcontrollers.............40

ASICs & ASIC Design Tools
Emphasis shifts from density to I/O in low-density arrays......42

Computers & Subsystems
3U VME moves into PLC world..............46

CAE/CAD Tools
Walls between E-CAD and M-CAD start to crumble.............48

Software & Development Tools
User demands push real-time vendors into software alliances......56
RISC power moving scientific visualization onto the desktop.....60

Editor's Award for Leadership in Technology and Design.......31

TECHNOLOGY AND DESIGN FEATURES

RISC-based boards make headway in real-time applications
First-generation RISC-based boards are being replaced with zippy new models and real-time software support..........69

Pinouts and performance drive PAL choices
Though few 5-ns-and-faster PALs have been released to market, designers building prototypes around high-clock-rate processors are evaluating PALs for pinout and system performance.....81

COVER STORY
RISC champions challenge Moto in embedded control
As the faster RISC tries to knock the spots off Motorola's CISC, the weary champion of embedded control is adding new weapons to its kit and glueing-up the chinks in its armour........98

Editorial..................................14
Mixed-Signal Design........................121
PCs in Design............................125

NEW PRODUCT HIGHLIGHTS

PRODUCT FOCUS
Cost, voltage and standards issues retard acceptance of flash..........135

Integrated Circuits
C-bus II chip set................................142
Ethernet/token ring chip set..........................144

CAE/CAD Tools
Placement analysis tool..........................146
VXI-based tester..................................149

Software & Development Tools
GUI design tool.................................150
Sparc emulator.....................................152

Computers & Subsystems
STD32 DSP board.................................154
VME board with 12 DSPs............................156

ASICs & ASIC Design Tools
Device integrates 40 PLDs..........................158
Fault simulator....................................160

News Briefs.................................8
Calendar................................20
Advertisers Index............................167
HP's SoftBench: A tool integration framework and a program construction toolset.

HP Branch Validator: Provides accurate branch information quickly and easily, reducing software test time while increasing confidence.

Interleaf Technical Publishing Software: A documentation software and management system that features integrated text and graphics.

Cadre Teamwork: A family of tools that implement system analysis and software design methodologies.

McCabe Test Tools: An automated software testing and reverse engineering application.
How can you make sure that your software release dates don't slip? That defects are discovered sooner rather than later? That your team has the most up-to-date tools?

Hewlett-Packard's SoftBench, that's how.

SoftBench is a tool integration platform, with its own toolset. It provides a common user interface, tool communication and distributed computing services. And you can integrate your own or third-party tools into SoftBench. These software suppliers and SoftBench are key elements of our CASEdge program. Together, we offer a broad selection of development tools. They help automate the specification, design, implementation, debugging and maintenance processes.

This streamlines your entire CASE environment, while protecting your investment, lowering your development costs and improving your time to market.

For more information, call us at 1-800-637-7740, Ext. 2203. We'll show you the best CASE scenario in the industry.
You've chosen the '040 because you need maximum performance in your VME system. But look carefully, because other Single Board Computers may give you only half of what you expected from the '040.

Compare Synergy's SV430 performance to any other SBC. Compare bus speed, MIPs, support, flexibility, documentation, reliability, I/O intelligence or any spec you can think of. We think you'll find the same thing we did—the SV430 outperforms every other SBC on the market by as much as 150%.

Surprisingly, this kind of quality won't cost you any extra, because Synergy products lead in another important area—value. At Synergy, you don't have to pay a premium price for premium performance.

Let us show you just how far ahead your system can be with a Synergy processor board. Call us today, and get the whole '040 story.
an '040 Board?

Compare our specs.
Synergy is superior across the board!

VME Transfers
VME64 doubles bus performance to 66 MB/s—and the SV430 is the only '040 board that has it. But we don't need VME64 to win this comparison. Even normal 32-bit transfers race at 33 MB/s. That's 200% faster than Force or Motorola.

DRAM Burst Rates
A 25 MHz '040 is capable of accessing memory at 80 MB/s. The closer you are to this maximum, the more '040 performance you're gaining. SV430 bursts are 26% faster than Force and Motorola.

I/O Modules
Synergy's EZ-Bus modules are compatible with our entire line of SBCs. This means Synergy's current line of 12 intelligent I/O modules are immediately available for the SV430—today. No other vendor comes close for selection, functionality or availability.

'020/'030 Compatibility
Software compatibility between Synergy SBCs means users have simple upgrades to the SV430 from our '020 and '030 SBCs. Force offers compatibility only from the '030 level, and Motorola offers "upward migration"—a polite phrase that means rewriting your code.

Product Warranty
Synergy backs the reliability of its SBCs with a two year standard warranty. Force and Motorola only offer you one.

Synergy Microsystems, Inc.
179 Calle Magdalena
Encinitas, CA 92024
(619) 753-2191
FAX: 619-753-0903

CIRCLE NO. 5
IBM chooses Valid as EDA supplier

After a year and a half of evaluating design tools from leading EDA vendors, IBM (Armonk, NY) has awarded Valid Logic Systems (San Jose, CA) a three-year, multimillion-dollar contract to supply IBM's worldwide development labs with design tools. While neither company would comment on the exact dollar amount of the contract at press time, a Valid spokesman confirmed it exceeded a $25 million deal Valid recently inked with SGS-Thomson Microelectronics (Phoenix, AZ).

The award is significant because it represents the first time IBM has made a corporate-wide commitment to a third-party EDA tool suite. IBM confirmed it will continue to develop in-house tools, as well as purchase point solutions from other vendors, but will use Valid's suite for design capture, simulation, PCB layout, and framework management.

The main competition for the contract came from Mentor Graphics (Wilsonville, OR) and Cadence Design Systems (San Jose, CA). Mentor lost out because its tools didn't run on IBM's RS/6000, while Cadence was passed by because it didn't have a fully integrated PCB design system.

—Mike Donlin

Mighty Mentor slips a bit

After two quarters of losses, Mentor Graphics (Wilsonville, OR) has announced the first layoff in its 10-year history—a move that affects about 400 employees, or 15 percent of Mentor's workforce. In addition to abandoning its efforts in CASE, mechanical CAD and documentation services, Mentor also trimmed its European sales force and sold its hardware service business to Hewlett Packard (Palo Alto, CA).

Though analysts blame Mentor's woes on the recession and failure to deliver its Falcon 8.0 software on schedule, a deeper cause may be Mentor's transition from a turnkey total EDA supplier to a vendor with focused technology solutions. The days of being all things to all people are ending in the EDA marketplace, as suppliers like Mentor and Valid Logic Systems (San Jose, CA) shed the expensive yolk of proprietary hardware constraints and move on to roles as software suppliers.

—Mike Donlin

RISC, Take 1

Don't refer to Texas Instruments' (Dallas, TX) Sparc chip as "Viking" from now on. TI has officially named the device "SuperSparc." With the christening came news that there's not just one chip, but two. A highly integrated 3.1-million-transistor BiCMOS Sparc CPU will be complemented by a second-level cache controller. The CPU, housed in a 293-pin PGA, will contain a superscalar integer unit (IU), floating-point unit, and the largest caches yet to be placed on a single chip—a 20-kbyte instruction cache and a 16-kbyte data cache. The superscalar IU features two ALUs and can perform 64-bit loads and stores. The processor will be capable of four instruction/cycle fetch and three instruction/cycle issue and execution. The optional 369-pin PGA cache controller sports fully integrated on-chip cache tags and supports 1 Mbyte of direct-mapped cache. "Tape out" of the devices has already occurred, according to John Hughes, TI's manager of open systems.

—Dave Wilson

RISC, Take 2

Coincidental with TI's RISC news come more details on the R4000 RISC processor from MIPS Computer Systems (Sunnyvale, CA). The R4000 will come in three versions—the PC, SC, and MP each aimed at different price/performance points. An IU, MMU, FPU, primary cache with primary cache controller, as well as a secondary cache controller can all be found on the R4000. Standard RAM is used for secondary cache off-chip.

Although the processor die may be the same in all three versions, each version will be unique. The first version, the PC, is a small, low-cost 179-pin PGA package that has no support for secondary cache. Performance will be 40 Specmarks at 50 MHz. Packaged in a 447-pin package, the SC will be available as a PGA. With a small 1-Mbyte secondary cache, designers should realize 60 Specmarks, according to MIPS. The R4000 MP, housed in the same size package as the SC, will support a secondary cache in addition to multiprocessing.

—Dave Wilson

Companies form mixed-signal merger

In an effort to boost their analog and mixed-signal capability, Cirrus Logic (Milpitas, CA) has penned an agreement with Crystal Semiconductor (Austin, TX). Under the agreement, Crystal Semiconductor, a manufacturer of advanced analog circuits for audio, communications and data acquisition applications, will become a wholly-owned subsidiary of Cirrus Logic. The two companies plan to work on projects that integrate Crystal's analog technology into Cirrus Logic's digital controller devices. A data communications IC, jointly developed by both companies, is already in the works, and will be announced next month.

For Cirrus Logic, known mostly for integrating digital functions for mass-storage and graphics chips, the acquisition of Crystal lets it accelerate the addition of analog functions on its digital chips. Last year, Cirrus began developing its own limited in-house analog capability, which let it make a graphics controller chip with a RAMDAC on-chip. With Crystal's technology in its portfolio, Cirrus should be able to make a quantum leap in analog and mixed-signal integration, instead of moving in the step-by-step way it's been done in the past.

—Jeffrey Child

Continued on page 10
Does he know something about VHDL system simulation you should know?

IKOS File: Case No. 101

The Accelerated VHDL Solution

I got a tip that a major military contractor had to simulate a system defined in VHDL at the behavioral level. The problem was, they had to process a minute of real time data through the design to verify it. Using a SPARC 2 with enough memory for a herd of elephants, it still would have taken months. But these guys simulated that minute of real time data on the entire design in a few hours. How? Turns out they were a beta site for the new IKOS VHDL Accelerator. The brass was impressed. Check out the details. And if they ask you where you heard about IKOS, just say, “A little bird told me.”

For a free copy of the complete technical case file, call 1.800.952.6300 ext K11. IKOS Systems, Inc., 145 North Wolfe Road, Sunnyvale, CA 94086
continued from page 8

**Process could lower fine-line PCB costs**

Velie Circuit (Costa Mesa, CA) is claiming a breakthrough in manufacturing technology that could have an impact on the cost of fine-line printed circuit boards. Called Optipad, the technique provides a new way to regulate the size and uniformity of solder pads on PCBs.

Like a drop of water on a hard surface, solder pads vary in size and shape, making the application of solder very difficult. In contrast, Optipad creates solder pads that are flat and uniform in height, width and thickness, with no run-off into the line spaces between conductors. The process could greatly reducing assembly costs by reducing the need for rework after assembly and eliminating the need for solder paste.

—Jeffrey Child

**IC inventor protests patent violations**

At a recent Tech-Trends, Texas Instrument's annual technology conference in Dallas TX, Jack Kilby, inventor of the IC, commented on the lawsuit filed by TI against Fujitsu. Filed three months ago in Tokyo, Japan, the lawsuit specifically alleges that Fujitsu's production of DRAM infringes TI's patent.

Referring to the number of times his invention is repeated on a typical circuit, Kilby quipped, "We looked at the Fujitsu 1-Mbit DRAM and we estimate that it infringed the patent somewhere between 1 million and 1.5 million times." Would a jury use the same approach as memory vendors and base an award on cents/bit?

—Jeffrey Child

**IBM farms out graphics chip production**

IBM (Armonk, NY) must be expecting extreme demand for systems using its XGA graphics technology. Billed as a follow-on to its very successful and widely imitated VGA standard, IBM's latest effort tries to leapfrog the stalled 8514/A technology, the original successor, to VGA with 1024x768, 256-color graphics. Inmos/SGS Thompson (Bristol, UK) has announced it will be manufacturing the XGA chip under license from IBM. Apparently, production is only for IBM's internal consumption as Inmos/SGS is to produce a version of the chip for the Micro Channel architecture only.

Whatever the arrangements, the widely ballyhooed announcement may not signal more than an interesting business departure for IBM—having silicon of its own design manufactured by a third-party for internal consumption. Software standards such as X-Windows and Microsoft Windows have broken free of hardware standards for graphical user interfaces (GUIs). Silicon that can run these standards efficiently will find acceptance regardless of some internal register specification, so XGA as such can never hope to dominate designers' considerations the way VGA did.

—Tom Williams

**ASIC vendor eases FPGA-to-gate array migration**

In a move to capture PLD and FPGA designers who want to migrate to gate arrays—but don't have the know-how to do so—gate array vendor S-MOS Systems (San Jose, CA) has announced that it will resell the ViewLogic Systems (Marlboro, MA) Retargeter FPGA-optimization software. S-MOS, thus, becomes the first gate array vendor to join ViewLogic's Silicon Design Alliance partnership program for the purpose of giving its users a path for migrating from PLD- and FPGA-based designs to gate arrays. ViewLogic's initial eight partners—Actel, AT&T Gould AMI, Intel, National Semiconductor, Plessey, Plus Logic, and Xilinx—joined the Silicon Design Alliance to provide their customers with ViewLogic's schematic capture and simulation tools.

Through the library-generating tool that's an integral part of both the Retargeter and ViewLogic's VHDL Designer, S-MOS users will now be able to create synthesis libraries when they wish to explore speed and area improvements. The library-generating tool extracts logic functions from simulation data to create the synthesis library elements.

S-MOS users will be able to do technology remapping, translate from one technology to another or implement a design in an FPGA as a prototyping step in the design process.

—Barbara Tuck

**Windows easing data exchange for control applications**

Microsoft Windows is proving to be a big help for users wishing to design control applications requiring easy transfer of data between programs. Windows' dynamic data exchange (DDE) facility provides a ready-made communication protocol. Originally conceived for office applications, DDE is finding increasing acceptance in the industrial world. Radisys (Beaverton, OR) and Xycom (Saline, MI) are two suppliers of PC-compatible VME board-level computers that support DDE and Windows for implementing control applications.

Xycom has implemented a DDE server that contains knowledge of the company's own board products to ease set-up. Using DDE and Windows along with real-time control programs, users can set up system configurations and user interfaces without detailed programming knowledge. A Windows-based package from Wonderware (Irvine, CA) even lets users draw representations of a plant and link data to display status. Bob Patterson, marketing manager for Radisys, predicts that the usefulness of Windows for industrial control will grow even greater when Microsoft finishes work on its object linking environment (OLE) which will allow data exchange in an object-oriented environment where users can encapsulate certain ways of automatically processing the incoming data.

—Tom Williams
When you must win!

For your "must-win" defense and aerospace programs, put the world's leading supplier of MIL-SPEC VMEbus systems on your team. Ready-to-run VMEbus systems from DY 4 are selected overwhelmingly by system integrators for aerospace and defense programs worldwide.

DY 4 provides performance, reliability and cost-effectiveness through integration of a full range of open-system VMEbus products and services to military, rugged and commercial standards.

DY 4's system solutions incorporate non-developmental item (NDI) products from the broadest product line in the business – CPUs... memories... communications controllers... analog I/O... high-performance graphics engines... chassis... Ada* foundation software and built-in-test (BIT) diagnostics.

DY 4 provides a comprehensive quality program to MIL-Q-9858A and fully compliant configuration management to MIL-STD-483; design procedures conform to MIL-STD-1521 with manufacturing according to MIL-I-45608 (quality control) and soldering to MIL-STD-2000 in an ESD-controlled environment.

*Ada is a trademark of the United States Department of Defense
THIS IS A PLUG FOR OUR EIA-232 INTERFACE FAMILY.
When it comes to CMOS EIA-232 driver/receiver options, we're more than just a lot of talk.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Drivers X Receivers</th>
<th>Supply Voltage</th>
<th>Low-Power Standby</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC145406</td>
<td>3 X 3</td>
<td>+5, ±12 V</td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>MC145407</td>
<td>3 X 3</td>
<td>+5 V</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>MC145403</td>
<td>3 X 5</td>
<td>+5, ±12 V</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>MC145404</td>
<td>4 X 4</td>
<td>+5, ±12 V</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>MC145405</td>
<td>5 X 3</td>
<td>+5, ±12 V</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>MC145408</td>
<td>5 X 5</td>
<td>+5, ±12 V</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>MC145705*</td>
<td>2 X 3</td>
<td>+5 V</td>
<td>√</td>
<td>24</td>
</tr>
<tr>
<td>MC145706*</td>
<td>3 X 2</td>
<td>+5 V</td>
<td>√</td>
<td>20</td>
</tr>
<tr>
<td>MC145707*</td>
<td>3 X 3</td>
<td>+5 V</td>
<td>√</td>
<td>24</td>
</tr>
</tbody>
</table>

It’s no wonder we’re proud of our EIA-232 interface family.

Ever since we created the industry-standard MC145406 single-chip driver/receiver, people have been hooking up with our rapidly-growing family of interface products.

Today, we’re introducing even more innovative devices to accommodate emerging applications.

A variety of CMOS driver/receiver combinations are available with features like single power supply, low-power standby mode, and the latest in surface mount packaging. Now there’s no easier way to make a connection.

For more information, call 1-800-521-6274, or mail in the coupon below to receive your Free Interface Sample Kit.

We’ll show you the interface family everyone’s plugging.

FREE SAMPLE KIT! For sample parts and more information, return this coupon to:
Motorola, Inc.
P.O. Box 1466
Austin, Texas 78767

Application Requirements
Name
Title
Company
Address
City
State Zip
Phone Fax

© 1991 Motorola, Inc.

® and Motorola are registered trademarks of Motorola, Inc.
Rather than fighting with each other, Intel and AMD should be looking to where the real threats lie to their prosperity.

Necessary evils

Not only do I not like big business, big government, big sports and big entertainment—I don’t like lawyers, big or little. Lawyers are to be avoided at all costs, something like dentists, undertakers or traffic cops. Like these, the best that can be said for lawyers is they’re necessary evils. Even more so today because lawyers seem more interested in stirring things up than in settling things down. (Good thing we don’t count lawyers among Computer Design’s readers.) It may not be lawyers stirring things up at Intel and AMD, but the results are the same—two major players in the semiconductor industry are engaging in internecine warfare, which in the long run will do neither of them much good.

Intel and Microsoft have had a lock on the personal computer world since the PC revolution began. But both the 80X86 architecture and MS-DOS are running out of steam—Intel’s trying to fend off inroads by RISC processors and Microsoft’s doing the same with the Unix threat. While Microsoft is looking beyond MS-DOS to multimedia for its future prosperity, Intel wants to milk the 80X86 and keep the revenue stream flowing as long as possible. And why not? It was inevitable that as PCs proliferated, the stakes would get higher and clones would also proliferate. AMD was first with the AM386, Chips and Technologies is introducing its Super386 this month and another clone (actually a superscalar 386 emulator) from a startup called Meridian Semiconductor may soon be with us.

The merits of AMD’s claims against Intel—its right to use Intel microcode, whether or not Intel broke its agreement with AMD to transfer 386 technology, AMD’s right to use the “386” moniker on its clone, and whether or not Intel has engaged in monopolistic and anticompetitive trade practices—could, and will be, debated ad nauseam. Some of these claims have already been settled in AMD’s favor, and maybe that’s gotten every lawyer’s blood up. This business about monopolistic practices and anticompetitiveness are another matter and a bit foolish, if not folly.

AMD and Intel should be settling their differences facing each other, not facing a judge, squabbling over monopolistic practices. Why Intel never struck a deal with AMD (or stuck to the one that AMD says it did strike) to second source all of the 80X87 family is incomprehensible. Of course, such a deal could easily be viewed as anticompetitive and maybe Intel and AMD would have found themselves fighting other challengers. But anticompetitive practices are nothing new to the electronics business and the Japanese achieved their dominance of the consumer electronics business in just that way. Rather than fighting with each other, Intel and AMD should be looking to where the real threats lie to their prosperity.
“They laughed when we plugged a PC in our VME system...”

“The pressure was on. Shorten our design cycle. Cut our software costs. Deliver the “gee-whiz” features customers wanted. But the old solutions weren’t working. We needed a new approach.

We looked to the PC. Others looked at us like we were nuts. They sent memos. ‘The PC is not a real computer.’ ‘Not enough horsepower’ ‘Just a pretty user interface’ ‘It can’t survive that environment.’

But the PC is going places. Over 40 million are in use; 4 million in industrial environments. Another 1.4 million are expected on the plant floor this year. From the moment we plugged in a RadiSys Embedded PC, we understood why. Software for PCs is abundant and inexpensive. We had two dozen software houses fiercely competing to sell us high quality, man-machine interface software. Why should we reinvent the wheel? For multi-tasking operating systems, we could choose from Windows 3.0, OS/2, UNIX, VRTX—all with integrated VMEbus support from RadiSys.

There is a wealth of development tools available to shorten design time. No wonder the PC is the world’s most popular software development host. And PC-based networking is light-years ahead. PC versatility is unmatched. We can give customers what they want, right now. More options. Proven features. Everybody knows how to use the PC, our own team and our customers. And it’s a sure bet that future application programs, languages and OS standards will run on it. PC horsepower is up there. The new Embedded 386 and 486 PCs have more than enough power to handle our mix of user interface and control functions. We got the best of both worlds. Plugging a RadiSys Embedded PC directly into the VMEbus gave us the full performance, ruggedness and reliability of the VME form factor, plus all the PCs software advantages. You know the rest of the story. That Embedded PC has the whole company laughing. All the way to the bank.”

Join the party! Call RadiSys at 800/950-0044 (fax requests: 503/690-1228) for a catalog of Embedded PC Products and brochure “Open New Windows of Opportunity With Embedded PCs.”

RadiSys Corporation

19545 NW Von Neumann Dr.
Beaverton, OR 97006 USA

(800) 950-0044
(503) 690-1229
Fax (503) 690-1228

The Inside Advantage

Copyright ©1990 RadiSys Corporation, Inc. All rights reserved. EPC is a registered trademark and RadiSys is a trademark of RadiSys Corporation. Windows 3.0 is a trademark of Microsoft Corporation. OS/2 is a trademark of International Business Machines Corporation. UNIX is a registered trademark of AT&T. VRTX is a registered trademark of Ready Systems, Inc. 386 and 486 are trademarks of Intel Corporation.

CIRCLE NO. 8
Looks like you could use our new

Let's face it. When you pick a new microprocessor that takes performance to new heights, it's only natural to wonder what support you'll have.

Not to worry. Because Applied Microsystems has everything you need to develop your embedded system now. So you'll be up and running to meet tight schedules.

Intel supports us supporting you.

They asked us to back their robust i960™ CA microprocessor with a high

The EII 3200 is the only completely integrated development system for the i960 CA microprocessor.

©1991 Applied Microsystems Corporation, P.O. Box 97002, Redmond, WA 98075-9702 USA. All rights reserved. AMC-57. Other names indicated by ™ and ® are registered trademarks of their respective holders.
Advanced trace and event. And up to 4 MB of overlay memory, all at RISC speeds.

And all with fully integrated software backed by Intel, including a highly-optimized compiler, assembler, disassembler and source-level debugger.

What's more, our system is completely networked for Sun® and PC setups. And has a windowed interface common to all our EL systems, making it much easier to learn and use.

This should have your design team flying.

Our roots are in embedded design.

As a matter of fact, supporting your development business is our only business.

Which means you get the most dedicated technical expertise in the business. Like timely phone support from our own application engineers. Complete installation and systems training. And free application articles.

It's exactly the kind of development support you'd expect from a company that's installed over 15,000 development systems worldwide for 16- and 32-bit designs.

Before your bough breaks, call us.

We'd like to send you more details about our i960 CA development support, plus a guide on sizing up a development systems company.


We can help.

No matter what your design team is up to.
OPEN BUS SYSTEMS '91
26 - 27 November 1991
Hotel Pullman St Jacques, Paris, France
CONFERENCE and EXHIBITION

Topics:
- Open Busses
- VMEbus
- Futurebus+
- Real-time Software
- Board Design
- Communications
- Complex Computer Systems
- Multi-Processing
- Industrial Applications
- Conformance Testing
- Scalable Coherent Interface
- Image Processing
- Data Acquisition
- Bus

Please return to: VITA Europe - PO Box 192 - 5300 AD Zaltbommel, The Netherlands - Tel.: *31.4180.14661 - Fax: *31.4180.15115

Name: ___________________________ First name: ___________________________
Company: ___________________________
Department: ___________________________
Address (PO Box): ___________________________
Zip code: __________ City: __________ Country: __________
Tel: __________________ Fax: __________________

is interested in receiving copy of the OBS'91 Programme
1.65 GB in a 5.25-inch Form Factor.
Available Now Is the New Hitachi
DK516C-16 Winchester.
To back-up the famous Hitachi quality, the DK516
series drives are offered with a 150,000 hour
MTBF and a 5-year warranty.

Edge-to-Edge Performance
The DK516C-16 uses Hitachi’s advanced proprietary
technology to deliver 1.65 GB of capacity
and a fast 13.5 ms average access time.
Its SCSI interface provides a maximum data
transfer rate of 5.0 Mbytes/sec (synchronous), with
a 256 Kbyte data buffer and read look-ahead cache.
Or, if you have an ESDI application, look into
Hitachi’s new 1.54 GB DK516-15 with a 14 ms
average seek time and a 2.75 MB/sec data transfer rate.

Edge-to-Edge Quality
Choose the DK516 and you get a drive backed by
the quality and reliability of Hitachi—a $44 billion
company. Unlike other drive manufacturers, we
design, build, and test all key components in-house.
If your new system design is leading the edge,
then there’s only one disk drive choice: the new
DK516, from Hitachi.
For more information about the DK516, or
any Hitachi disk drive, call 1-800-HITACHI.

Hitachi America, Ltd.
Computer Division, MS 500
Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819

HITACHI®
Our Standards Set Standards
PLD SOFTWARE WITH LOGIC REDUCTION, PARTITIONING, SIMULATION AND AUTOMATIC DEVICE SELECTION.

LOGICAL DEVICES, INC.
1201 NW 65th Place, Ft. Lauderdale, FL 33309 305-974-0967
800-331-7766

CIRCLE NO. 15

20 OCTOBER 1991 COMPUTER DESIGN

CALENDAR

CONFERENCES

October 7 - 9
Connectors and Interconnections Technology Symposium
Sheraton Harbor Island Hotel, San Diego, CA. The 24th Annual Connectors and Interconnections Technology Symposium sponsored by the International Institute of Connector and Interconnection Technology will feature over 50 technical paper presentations, seven tutorials (including a special session by a DESC representative), special forums and guest speakers, and a trade show including major connector industry manufacturers and distributors. Information: Kathy Billa, IICIT Headquarters, 104 Wilmot Rd, Suite 201, Deerfield, IL 60015, (708) 940-8800.

October 21 - 25
COMDEX/Fall '91
Las Vegas, NV. The 13th international fall trade show for computer distribution professionals has been expanded into three programs: the main conference program, the network computing conference and the multimedia conference. The main conference will feature discussions about the industry in transition, marketing, new technology, pen-based computing, resellers and vendors coping with changes in distribution channels, applications software, multimedia applications and systems and portable computing. The network computing conference features more than 25 detailed technical sessions about the fundamentals, applications, design, and the managing and planning of network computing. Also, this series will coincide with a network computing exhibition. The multimedia conference features sessions about the evolution of multimedia, its applications, software and hardware. Information: The Interface Group, 300 First Ave, Needham, MA 02194-2722, (617) 449-6600, fax (617) 444-0165.

October 26 - 30
International Test Conference 1991
Opryland Hotel, Nashville, TN. The 22nd International Test Conference offers technical programs and exhibits of test-related hardware and software. A three-day technical program reflects the theme: "Test: Faster, Better, Sooner." This program consists of a plenary session, 40 formal paper sessions, a poster session and panel sessions. Papers and posters will cover numerous aspects of test from chip through system level and present innovative ways to solve today's design and test problems. The test week is rounded out by two days of tutorials that explain or expand on test topics presented in the technical sessions. Information: International Test Conference, 514 Pleasant Valley Blvd, Suite 3, Altoona, PA 16602, (814) 941-4666, fax (814) 941-4668.

October 30 - November 1
Analog & Mixed-Signal Conference
Santa Clara Marriott, Santa Clara, CA. The Analog & Mixed-Signal Conference is dedicated to the unique needs of mixed-signal design. Over 50 lectures and workshops will focus on subjects including transmission line effects in high-speed design; mixed ana-
MAXELL, VERY BIG IN OPTICAL DISK TECHNOLOGY.

Long recognized around the world as the leader in data storage, Maxell expertise in optical disk technology should come as no surprise.

In our full family of optical disk products — from 12” and 5¼” WORM to 5½” and 3½” Rewriteable — it’s an expertise that’s led to low raw bit error rates, providing faster, more efficient performance.

The same expertise, backed by a state-of-the-art R&D facility, has fostered the development of such innovations as on-demand recording methods for a higher carrier to noise ratio, translating into cleaner, sharper images. And to a new 12” WORM disk offering 7 gigabytes of storage.

What’s ahead? New ideas, of course. And close and continuous involvement with major drive manufacturers.

Because Maxell is fully involved and truly committed to optical disk technology.
November 5 - 8  
SMTCON West  
San Diego Convention Center, San Diego, CA. The Surface Mount Technology Conference and Exposition is Southern California's only dedicated SMT event. The conference will feature workshops, technical sessions and courses on SMT, inspection and test, design and assembly, electronic packaging, quality control, tape automated bonding, applied electronics, SMT manufacturing operations enhancement, and more. Information: IC Management, 900 N Franklin St, Suite 700, Chicago, IL 60610, (312) 944-3434, fax (312) 944-5289. Circle 370

November 19 - 21  
AFCEA Hawaii  
Sheraton Waikiki Hotel, Honolulu, Hawaii. The sixth annual AFCEA Pacific international defense electronics conference and exhibition provides an opportunity for discussions between the military and the industry leaders from the United States and the Pacific region. Information: Beth Blose, Spargo & Associates, 4400 Fair Lakes Court, Fairfax, VA 22033, (703) 361-6200 or (800) 336-4583, fax (703) 818-9177. Circle 372

November 19 - 21  
WESCON  
Moscone Convention Center, San Francisco, CA. More than 45,000 are expected to attend the 40th annual WESCON conference and exhibition. Exhibits, technical sessions, short courses, and several special events will be featured during the three-day conference. Information: Computer Design, 475 slender road, Pleasantville, NY 10570, (914) 946-8833. Circle 371

LOG/DIGITAL DESIGN: MODELING, SIMULATION AND TEST, AND MUCH MORE. INFORMATION: ANGELA HOYTE, MILLER-FREEMAN, PO BOX 7843, SAN FRANCISCO, CA 94120-7843, (415) 905-2630, FAX (415) 905-2630. CIRCLE 369
Radstone reveals an ancient technique for designing an ultra high performance VME system...now.

Lurking right there in the VMEbus designer's bag of powerful tricks is the overlooked, under-utilized and very potent VSB with all of its board and system enhancing features. There's even a complete range of VME/VSB boards just waiting to be designed into a superfast, super-flexible system...right now.

A multiple systems-within-a-system architecture forming tightly coupled sub-systems capable of independent and parallel operation.

The VME Sub-system Bus gives you...
• A proven system solution that's multi-vendor sourced and industry accepted.
• Highly flexible multiple bus capability today.
• Multiple systems within a system.
• Wide range of products: CPUs, I/O and memory.
• Freeflow+ architecture that eliminates system bottlenecks.
• Increased system efficiency: VSB for data/VME for message passing.

If you're looking for a way to get next generation bus architecture performance right now, look at VSB. Radstone will support your efforts with the world's most complete line of VME/VSB processor, I/O and memory boards and the world's only line of Freeflow+ architecture boards. Call us to take advantage of the ancient wisdom of VSB...now.
THE ONLY ATTACHED PROCESSOR WITH FOUR ON THE BOARD AND 2.5 GIGAFLOP PERFORMANCE.

Mercury's MC860VS. The only attached processor that offers up to 32 Intel i860s in no more than 8 VME slots. So you get 80 Mflops to 2.5 Gflops of horsepower to handle demanding applications in defense signal processing and medical imaging. And all Mercury products can be configured in workstations and chassis systems to deliver scalable performance at a scalable price.

So if you're building or buying a high performance computing solution, take full advantage of Mercury's unparalleled investment in standards, innovative hardware, and software development environment. And get the most complete, flexible, high performance computing solutions available. If it's time you moved into the fast lane, it's time to call or write Mercury today for more information.

CIRCLE NO. 19
By now, it's obvious to most users that there's a need for standards for all computer-related products. Most manufacturers acknowledge the importance of standards by participating in standardization projects. After reviewing the history of standards in the computer industry, however, one learns quickly that manufacturers often paid only lip service to the idea of standardization. They were happy to support "de facto" standards, either as the original manufacturer of a leading product or as a follower of a profitable market. Their reluctant bow to user demands is understandable. Why should a manufacturer support a move which could only lead the user community to become more independent.

The first "real" standards were developed in areas where standardization was practically unavoidable. These areas include systems, from different manufacturers, that had to exchange data or had to be networked together. The first manufacturers who understood standardization as a tool to improve their time-to-market figures were those who were building modular computers based on standard buses. Hardware, however, is only part (and the easier part) of a computer system. For a long time the "black art" of software was covered in a very limited way by the standardization process. There have been standard high-level languages, but in the operating system area we were still dealing with de facto standards at best. Microsoft's DOS can claim this status and so can Unix. Still, DOS serves only one architecture and Unix comes in too many, partially incompatible flavors.

The Unix standard
By now, one can find Unix everywhere. It runs on all sizes of systems from micros to supercomputers. Most computer manufacturers support Unix, either as their sole offering or in parallel to their proprietary operating system (notably Digital Equipment Corp and IBM). Proprietary systems seem to have a slim chance of survival because of Unix's growing success.

For these reasons, it's not surprising to see the amount of effort invested in the creation of a Unix standard. Even if part of this effort is masked by fights for market share, exemplified by the formation of groups like Unix International, the Open Software Foundation and the Advanced Computing Environment (ACE), many basic standard documents in this area are finding general acceptance: SVID (System V Interface Definition), the X/Open guide and, most importantly, the Posix standards written by IEEE.

Posix
Posix is the most widely accepted group of standards in the traditional Unix environment. IEEE working groups are developing a group of standards as components of Posix. IEEE focuses on developing U.S. standards, but Posix has achieved international status via its acceptance by the International Standards Organization (ISO) and the International Electrotechnical Commission (IEC) as International Standard 9945.

Posix is a software interface standard that guarantees portability of application source code and should not be confused with an operating system implementation standard. This distinction is made because widely different operating systems, such as VMS and OS/2, will become Posix compliant.

Currently, work on the Posix standard is split into roughly 20 projects labelled IEEE P1003.n. Until now, only one of these projects has its document agreed upon as an official standard: the System Application Program Interface, IEEE Std 1003.1-1990, ISO/IEC 9945-1:1990(E).

The Posix 1003.4 Working Group has been preparing the document "Real-time Extension for Portable Operating Systems" for several years. Real-time Posix addresses the full extent of real-time systems, from...
full-scale Unix down to small embedded kernels with the greatest emphasis on critical real-time performance.

### Real-time system standards

Defining "real-time" as it relates to an operating system is a necessary prelude to any discussion of real-time system standardization. Most people associate execution speed with real-time behavior. While speed is important for most real-time applications, it doesn’t define the essential difference between a real-time system and a fast time-sharing system. Quoting the definition from a Posix document, real-time is "the ability of the operating system to provide a required level of service in a bounded response time." This implies a guarantee for worst-case response. Basic Unix isn’t designed to be a real-time system. Its goal is to give a fair share of system resources to every user, and not let, for example, a high priority process take the CPU and keep it as long as necessary.

Standard (timesharing) Unix was not much use for real-time applications. At one time there was no hope for a de facto standard in the real-time system or kernel area. There are many (perhaps too many) kernels and systems on the market, most with nearly identical functions but none that are compatible with each other. And none of those systems have a sufficient share of the real-time market to be a candidate for a de facto standard.

Therefore, the VFEA, (VME-to-Futurebus Extended Architecture) International Trade Association started the Orkid (Open Real-time Kernel Definition) project with the hope to create a standard kernel definition via a consistent amalgamation of existing products. Although the resulting document is a solid piece of technical work, the project was killed by political battles among members of the project committee. These battles provided one more lesson on the difficulty of convincing manufacturers of the intrinsic value of software standardization.

Fortunately, all was not lost. The Posix work had gained so much general support that its real-time extension project was still viable. It became clear that IEEE P1003.4 was the last and only chance for arriving at a standard real-time system. The Orkid group joined the P1003.4 project at the end of 1990. The scope of the Posix.4 group is to take existing real-time operating system practice and add it to the base standard.

This statement needs some interpretation. Multi-processor support is under discussion in the working group because it’s now clear that an exclusive multiprocessor standard would not cover a fast-growing class of systems. The addition of real-time capabilities to Posix doesn’t mean that every compliant real-time system will have to carry a full Posix-compliant operating system. Posix.4 compliance will cover a wide range of systems from small embedded kernels in ROM to large full-function Posix systems, the smaller systems being completely compatible subsets of the larger systems.

---

### Profile of an IEEE working group

The Posix.4 group is made of mostly professionals from computer companies and software houses. The others, a surprisingly strong subgroup, are either users of real-time software or come from universities or other organizations doing research related to real-time systems. Although there are about 129 participants, only 40 to 50 people go to the meetings. Officially, members of IEEE working groups participate as private individuals and cannot represent a company. In reality, participants from industry have the interests of their companies in mind, although most discussions in the group are based solely on technical arguments. Working group etiquette forbids the use of "we" in all discussions, a prohibition that probably has something to do with the success of working groups.

The Posix.4 group meets four times a year. These meetings are scheduled together with the meetings of all other Posix projects, bringing together about 400 people. Until now, all meetings were held in a large U.S. hotel, moving as fairly as possible across the country.

Meetings continue from 8 a.m. to 6 p.m. for a week and much work is accomplished on the standards. Apparently, only a few participants have the time to work on the standard for more than a few days between meetings.

---

### POSIX D1003.4

The Posix.4 group has created drafts of four documents: P1003.4, P1003.4a, P1003.4b, and P1003.13. The base document is P1003.4, "Real-time Extension for Portable Operating Systems." At the time of this writing, the most recent version was draft 10, dated February 6, 1991. P1003.4 contains the specification of interfaces to handle the following functions: binary semaphores; memory locking (permits whole real-time processes or parts of them to be declared swappable to guarantee worst-case response times); shared memory and memory-mapped files; and fully preemptive, priority-based scheduling that’s supported by two main scheduling policies, FIFO and round-robin. FIFO scheduling establishes process lists on each priority level. The lists are ordered by the time that level’s processes have been awaiting execution. Round-robin scheduling establishes separate time-slices for processes on each priority level.

P1003.4 also includes real-time signals, clocks and timers, interprocess communications (IPC), asynchronous and synchronous I/O, and real-time files. Real-time signals are a minimal extension to the Posix.1 signals that avoid the possible loss of asynchronous event notification, enable their prioritized handling of asynchronous events and differentiate between multiple occurrences of events of the same type. High-resolution clocks (with periods down to nanoseconds) and absolute, relative and periodic timers are supported. IPC is supported via message queues for passing arbitrary amounts of data between processes in a deterministic way. Asynchronous I/O provides the ability for the system to initiate an I/O operation and then perform other operations without having to wait for the I/O process to finish. Synchronous I/O guarantees that data is recorded on the output medium when the I/O operation finishes. Real-time files support fast I/O onto contiguous files or equivalent structures.
Each chapter of P1003.4 ends with a "Performance Metrics" section. This section specifies how to measure the execution time of the different operations in a given implementation. Manufacturers claiming compliance of their system with P1003.4 have to document these times in the user manual for the system.

Draft 9 of P1003.4 was the first draft to undergo the IEEE balloting process. Each IEEE standard has a balloting body, a representative group of IEEE members who vote to either accept or defeat a standard. For acceptance, more than 75 percent of this body has to vote and more than 75 percent of the voters have to accept the standard as it is.

Draft 9 was balloted at the end of last year and failed with around 3,000 objections (many directed at the same points). The latest document, draft 10, was balloted last spring and failed with 1,500 objections. These figures document the level of scrutiny the Posix standards are submitted to and indicate the standard's progress toward acceptability.

### Other Posix documents

The Posix.4 group also prepared the P1003.4a, "Threads Extension for Portable Operating Systems." The most recent version is draft 5, dated December 7, 1990. Posix processes have a heavy context- and process-switching overhead. One process, however, can have multiple threads in a common-memory map, which reduces context-switching overhead. Conceptually, such a thread is similar to a typical real-time kernel task.

P1003.4a introduces mutexes and condition variables as further synchronization primitives. They are based on shared memory and allow very fast implementations. Mutexes also support priority inheritance, a feature specifically designed to avoid the common problem of priority inversion among priority-based schedulers. Priority inversion occurs when, for example, low-priority thread A has a resource and high-priority thread C needs it, but medium-priority thread B preempts and prevents A from releasing the resource. In this situation C can wait an unbounded time for lower-priority threads to complete their tasks.

The mutex uses the concept of ownership to assign priorities. The priority of the owner of the mutex can be temporarily raised to the highest priority of a thread connected to the mutex. In this way, priority inheritance allows a speedy release of the requested resource.

P1003.4a failed its first ballot this spring. Another document under preparation by the Posix.4 group is P1003.4b. This standard will contain additional extensions. Work has started on specifying timeouts for blocking operations, fast interrupt handling by user code, and the support for memory allocation from regions representing the different physical areas of memory available in real-time systems (fast or slow memory, ROM, battery-backed memory, memory shared between processors, etc.). More topics, most importantly multiprocessing, will also be addressed.

Yet another document prepared by Posix.4 is P1003.13, "Real-time Profiles." Draft 2 was scheduled for July 1991. A profile document describes a set of options from Posix and related standards. This handles the problem of compatibility between different implementations based on standards with a large number of options. According to this document, conformance of a product can only be claimed by referencing a specific profile(s).

P1003.13 profiles, each is a subset of a higher profile, will cover the full range of system sizes from small embedded kernels in ROM to full-fledged systems.

### Where are the problems?

Obviously, the creation of a standard by consensus among a large group of individuals with different backgrounds isn't an easy matter. The main risk is everybody's pet idea gets included in a draft, making it too complex and cumbersome for the advocates of "hard" real-time systems. Opposition to this approach manifests itself clearly in the ballot results. It's interesting to note that during the pruning process demanded by the ballot, the Orkid document is increasingly viewed as a concise description of "industrial practice," defining the minimal level of required functionality.

Another difficulty stems from the real-time extensions covered in several documents that are in different stages of completion. Although this approach is justified by the Posix.4 group's wish to vote on parts of the standard that are approaching their final form, it also carries the risk of losing consistency between P1003.4, .4a and .4b.

Finally, at the request of ISO/IEC, two tasks must be completed to obtain formal approval. The first is developing a language-independent form of the standard (which is now written in the form of C-language function specifications). The second is the need to add test assertions for conformance testing. Neither of these will change the basic content of the standard.

### The future of Posix

The real-time extensions to Posix are not only a necessary step toward real-time system standardization but also the most promising. It's expected that P1003.4 will be accepted as an official standard in May 1992 while the other parts of the process will be finished sometime in 1993.

It looks as if most companies will make their products Posix compliant. Some companies are already claiming conformance for their systems. Officially, this is possible for Posix.1. For the real-time extensions, conformance claims are more of a problem. The standard is not yet frozen and the profiles defining the different sets of options are in a very early state.

Given the progress to date, and the reasonable expectation of a complete, stable standard in the near future, one thing is certain: Every professional working with real-time operating systems and real-time programs should begin to learn about Posix.

---

Christoph Eck is manager of the data handling division at CERN (Geneva, Switzerland).
We've all seen the light regarding Ethernet on twisted-pair. Now we'd like to show you the full spectrum in 10BASE-T — with the most complete selection of silicon for both ends of the LAN.

At the terminal end, the TPEX™ (twisted-pair Ethernet transceiver) provides the physical layer connection for add-in cards, motherboards and stand-alone MAUs. At the hub end, the IMR™ (Integrated Multiport Repeater) integrates eight transceivers and an expansion port on one chip, and replaces over a dozen ICs. And that brings down your per-port cost.

So you can quickly design and assemble everything from compact Velcro® hubs that hang virtually anywhere, to larger intelligent hubs using multiple IMRs.

And you won’t find the design...
ething Great
AMD's 10BASE-T.

risks you normally face. We'll lead you to market faster, supplying you with complete board level solutions. And we're behind you all the way with 10 years experience in Ethernet, including strategic partnerships with SynOptics and HP — co-developers of our TPEX and IMR, respectively.

And of course, all our 10BASE-T products comply with current IEEE specs.

So call AMD today at 1-800-222-9323 for a free information package. And give your next 10BASE-T design a truly brilliant ending.

Advanced Micro Devices

© 1991 Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088.

TPEX and IMR are trademarks of Advanced Micro Devices, Inc. Velcro is a registered trademark of Velcro Industries B.V. (Netherlands Corporation) Amsterdam, Netherlands.

CIRCLE NO. 20
At last, there's an alternative to expensive 68000 emulators

And you actually get better source level debugging

Now there's a software alternative to debugging embedded 68000-series code. Sure, you may need one emulator for your hardware debugging or for an occasional software bug that requires a trace, but why spend an extra $38,310 for each programmer when you can give them FreeForm and an RS-232 cable?

FreeForm is a remote source-level debugger that enables you to connect your MS-DOS or UNIX computer directly to your target hardware, giving you the most advanced software debugging environment available for less than 1/10 the cost of a hardware emulator. And you'll have more software source-level capabilities than you ever dreamed of getting from any hardware emulator:

- Debugs Fully Optimized Code YES!
- Debugs Code in REAL TIME YES!
- Complex Breakpoint Conditions YES!
- Compile and Link from Debugger YES!
- Full C Display of Variables YES!
- Complete Linked List Display YES!
- User-Definable Commands YES!
- Automatically Finds Your Bugs NO.
- Field Debugging Capabilities YES!
- Royalty-Free Monitor YES!
- Command Recall YES!
- Automatic Testing Scripts YES!
- Works with Real Time Kernels YES!

FreeForm can't quite do everything, but it's close!

FreeForm's unique approach to remote C debugging gives you incredible power to find those difficult bugs, yet there are only five basic commands that you need to learn to get started.

FreeForm is completely integrated with our CrossCode C compiler. Time after time when a large amount of code is put through many different 68000 compilers, CrossCode C comes out on top.

In an independent test performed by a large corporation using 1300 lines of ACTUAL target code (not small unrealistic benchmarks), CrossCode C produced the smallest code and generated the fewest instructions.

You'll never again need to spend money on a new emulator or pod for each new project because FreeForm and CrossCode C support all 68000-series processors by Motorola, Signetics, and Toshiba.

With FreeForm, all you have to do is customize the monitor for each target that you use. And we assign one of our engineers directly to you to help you do this quickly and easily.

Best of all, this software is backed by one of the most responsive software companies in the industry. Here's what one client had to say:

Your tech/sales support is great, and your follow-up is incredible. I would recommend your products on the basis of support alone!

If you're still not convinced, call us for this FREEFORM DEMO KIT. It includes a complete copy of FreeForm and CrossCode C so that you can run your own code through the compiler and debug it on an actual remote 68000-based system!

CALL TODAY for more information:
1-800-448-7733 x510
Outside the United States please dial PHONE: 1-708-971-8170
FAX: 1-708-971-8513

The Most Responsive Software Company.
Building a better PC processor

For Morris Jones, vice-president of technology at Chips and Technologies (San Jose, CA), it might seem a far cry from his last job, helping to create Amdahl machines. But last month's announcement of performance-enhanced, 80386-compatible processors and coprocessors, one highly integrated PC on a chip, and most importantly, a new system-management architecture, will certainly have more impact on the computer industry than any mainframe Jones may have built in the past.

Morris Jones thinks that it's practically impossible to differentiate a personal computer design today. And it's obvious that he feels the blame lies with one company's inflexible PC processors that force a rigid design dogma onto engineers. So it's hardly surprising that instead of simply constructing a better mousetrap than his competitors, Jones wants to give the designer more creative ways to use the mousetrap itself. "The idea behind our new products is to put PC design back into the hands of the designer by providing a new PC-design ideology," he says.

The revolutionary new methodology Jones espouses is Superstate. Operating transparently to an application program, Superstate is a software/hardware environment that a designer uses to tailor a PC just the way he or she sees fit. To help designers take advantage of the idea, Jones has built hardware hooks for some of the Superstate features in Chips and Technologies' new processor offerings (see "386 processor clones run faster than the 'real thing'," p 35). Future Superstate features, to be included in future generations of processors, will even give designers the ability to design their own microcode.

Out of all Chips' new devices, the processor that highlights the Superstate concept best is PC/Chip. It's a highly integrated 80C86-compatible processor with all systems logic, graphics and communications functions on-chip. Clearly, with such functionality integrated onto a single piece of silicon, Chips and Technologies was obliged to provide a way to let designers differentiate product offerings based on it. Otherwise, all the products based on the chip would look the same. Superstate was the way.

In a typical PC environment, the application program, operating system and BIOS interface directly with the system logic and CPU. With Superstate in the system, application and operating system software interact with the Superstate environment instead. Superstate talks to the hardware, but it's the designer that controls the behavior of the Superstate environment, using it to transparently monitor and control the activity of the system without affecting compatibility with it.

When such a concept is coupled with hardware features of the PC/Chip, such as a 26-bit address space that lets the chip support a full 64-Mbyte memory map, the advantages become obvious. In most of today's laptops or notebooks, for example, power-management software runs on a keyboard controller such as an 8051. This prohibits specific power-management routines from interfering with the system BIOS or operating system software running on the main CPU. But using the system capability of Superstate, designers can not only use the main CPU to monitor the overall activity of the peripherals in the system for power-management purposes, but they can also control them by invoking software-management routines that reside in the address space of the Chips processor that's inaccessible to the application or OS software. Such a technique not only removes the necessity of a separate system processor, but ensures that power-management software routines will not conflict with BIOS or operating system calls.

But it's not just power management where Jones sees the benefits of the Superstate approach. Jones also emphasizes that Superstate gives designers the luxury of using any hardware or software in a PC system, since the goal of PC compatibility can be obtained through the use of the Superstate architecture. Devices such as memory cards, incompatible with existing PC software, can be emulated through the Superstate system. And it also gives designers the ability to run two incompatible operating systems such as DOS and Penpoint simultaneously.

In the design of his new processor hardware and the software concepts behind it, Jones and his engineering team have broken the rules of the chip set game. He has entered the territory once held exclusively by the processor vendor, and he has helped to destroy the myth that the heart of the PC must belong to one processor vendor alone. Clearly, Jones' products may not offer the Mips of the Amdahl machine, but both politically and technically, they offer a break from the traditions of the past.
Move into the right 32-bit architecture and you’ll be comfortable there for a long, long time.

Since nobody really relishes the thought of moving, you want to find an architecture you can stay with. And with the most complete line of 32-bit embedded processors, the Intel i960™ family is the perfect place to call home.

It’s not only the most complete line, it’s also the most complete solution. For starters, you get compatibility across the entire i960 line. So whatever direction you want to move within the family, the move is easy.

And with a price/performance path from under $20 all the way up to 100 MIPS, you’ll have plenty of room to grow.

Obviously, a complete solution would be incomplete without a comprehensive set of development tools and support. Which is why we put together the Solutions960 Collection. Over 100 hardware and software products from debuggers to printer controller boards to help...
you get started, to develop and to get your products to market quickly. And when you move into the i960 line, you'll be among some impressive neighbors. People like Dell, Seiko Instruments and Hewlett-Packard who've found the i960 processors are perfect for today's more demanding applications—everything from laser printers to communication products.

So when you're ready to settle into the most complete line of 32-bit architecture, call 800-548-4725 and ask for the 960 Welcome Guide for a more in-depth view of the i960 line. Then sit back, relax and enjoy some very interesting reading.
At 1 Meg
There's Simply
No Faster SRAM.

1 Meg. 20ns. Available Now!
Order them in a 256K x 4 or 128K x 8 configuration.
In a high density plastic SOJ package. Part of a full line of fast SRAMs.
For samples, orders or more information, call 1-206-834-8959.

FROM SHARP MINDS
COME SHARP PRODUCTS™
386 processor clones run faster than the "real thing"

Dave Wilson, Senior Editor

Not content with just cloning an Intel 386 processor, Chips and Technologies (San Jose, CA) has deluged the designer with a slew of Intel 386-compatible processors and coprocessors, together with a highly integrated chip aimed at designers of low-power pocketbook computers. Rounding out these hardware offerings is a new hardware and software concept, called Superstate, which offers perestroika to designers shackled by hard-line restrictions imposed by Intel CPUs. By Comdex in October, many designs based on the Chips processors will be unveiled.

The Super 386 Chipset architecture consists of four processors divided into two families. First, there's the Intel pin-compatible 38600 DX and SX series which will buy the designer a 10 percent improvement in performance over the Intel line. Then, for higher performance, Chips and Technologies offers the extended-pin 38605 DX and SX series—Chips claims that these offer as much as a 40 percent improvement over Intel designs. The Super386 38600DX and 38605DX are available at speeds of 25, 33 and 40 MHz, while the 38600SX and 38605SX run somewhat slower at 16, 20 and 25 MHz. Intel offers neither 40-MHz versions of the 386DX or 25-MHz versions of the 386SX. "The 38605DX performs substantially better than an Intel 20-MHz 486," says Morris Jones, Chips and Technologies' vice-president of technology, who points to benchmarks the company has run. Prices for the new processors run the gamut from about $200 for the 40-MHz 38605DX, to $70 for the 20-MHz 38600SX.

The new processor introductions are not the first non-Intel 386a to hit the market. That honor goes to AMD (Sunnyvale, CA), who introduced the first members of its 132-lead PGA Am386 family of processors in March of this year. Those devices, the Am386DX and DXL processors, as well as the SX and SXL processors, are pin-for-pin, plug-in replacements for Intel's 386 designs. Last month, AMD announced that the DX and DXL parts will be offered in plastic quad flatpacks (PQFPs). 33-MHz versions of the Am386 will cost about $180.

Improved, not just faster

Notably, Chips and Technologies' processors have actually improved upon the Intel architecture while offering Intel compatibility at the software level. The Super386 38600SX and DX microprocessors are not just faster but boast several architectural enhancements over the Intel parts. In addition to a five-stage pipeline, Chips' designers made their processors fully static, just as AMD did—an advantage for designers of low-power portable equipment. More important, Chips' processors can also help designers lower system cost. Not only do the processors sport on-chip test logic, they also offer the ability to run from either a 1x or 2x system clock, unlike the Intel parts that force the designer to use a 2x clock. The 38605 SX and DX devices retain the features of the 38600 series, but add an integrated 512-byte instruction cache that helps the processors keep their pipelines loaded and contributes heavily to the increase in performance. What's more, the 605 processors have two additional address lines, expanding the addressing capabilities of the Chips parts by 4 Gbytes over their Intel counterparts. What's the benefit? "It gives designers the ability to run a complete LAN manager in its own protected address space, where it can't crash the system," says Chips' Jones.

While the 38600 series are pin-compatible with their Intel counterparts, the 38605 series isn't, because of its added features. The company refers to these as extended-pin parts. The 38605SX comes packaged in a 132-pin PQFP, compared with the 100-pin configuration found in the 38600SX. Similarly, the 38605DX is packaged in a 144-pin ceramic pin grid array (PGA), compared with the 132-pin ceramic PGA found in 38600DX designs. For an easy system upgrade path, Chips' design notes show how a single-board design accommodates both the pin-compatible 38600 processor, as well as the extended-pin 38605 series parts, with the addition of a 176-pin socket that can accommodate 132- and 144-pin processors. All, according to Chips, for less than a $2 increase in cost.

To help designers with development support, Microtek International (Hillsboro, OR) announced Micro-Super386, an in-circuit emulator. Developed as a joint effort with Chips and Technologies, the emulator consists of a chassis and an in-circuit probe, which can...
Superstate monitors system activity

Superstate is a software and hardware concept designed to free the designer from the restrictions imposed by Intel CPUs and designs based around them. It monitors system activity and can emulate operating environments without affecting compatibility.

How well does Texas Instruments support...
It can be used in conjunction with the additional hardware features provided by the extended-pin 386-like processors as well as the PC/Plus designs. Essentially, Superstate monitors system activity and can emulate operating environments without affecting system compatibility. I/O operations can be monitored, redirected, emulated or suppressed as the PC designer sees fit. Superstate can even be used to emulate a device that isn’t present. Application programs can’t distinguish Superstate operations from true I/O operations. The approach, therefore, avoids any conflict with DOS, while letting designers implement a number of sophisticated system features that include power management software, support for dual operating systems, as well as integrating “foreign” peripherals into PC-based systems.

All that remains now is to watch Intel’s reaction to the forces at work seeking to liberate designers from its processor monopoly. Considering past history, protracted legal wrangling is likely to be used in concert with 486 price restructuring. This is unlikely to stop designers from using the new devices. Board vendor Mylex (Fremont, CA), for example, is just one of many board vendors known to be readying a design for Comdex.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Advanced Micro Devices Circle 201
Chips and Technologies Circle 202
Microtek International Circle 203
Mylex Circle 204

the JTAG/IEEE 1149.1 testability standard? Let us count the ways.
Don’t settle for graphics

Read the writing on the wall. You don’t want to compromise your image with graphics that don’t paint the best picture. With IBM’s new line of graphic adapters, you don’t have to.

IBM has unveiled new levels of price/performance for fast 2D and 3D solids graphics applications. And the faster you can visualize data, the faster you can get your ideas across. Within the RISC System/6000™ family of POWERstations, you can get graphics performance that will really help you make your mark. For instance, the Gt4x graphics subsystem can draw 800,000 2D and 3D vectors and 80,000 Lighted Gouraud-shaded triangles per second, and gives you up to 16.7 million colors to work with to really showcase projects such as solids designs and scientific visualization.

When you really want to display your vision, there’s the POWERgraphics GTO.
that don’t do you justice.

 subsystem which produces almost a million 3D vectors and 120,000 Gouraud-shaded triangles per second, for fast, realistic shading effects.

And for those who need 2D graphics, for things like electrical design, there’s the G3 that delivers 650,000 2D vectors per second in up to 256 striking colors. Best of all, GTO, G4 and Gtx clearly lead the way on all APIs including X Windows Systems,” GL,” graPHIGS” and Motif.”

These impressive graphics are all part of the family portrait of RISC System/6000 POWERstations and POWERservers— For the Power Seeker.

 offering performance ranging from 9 to 25 MFLOPS and from 33 to 72 SPECmarks™ and AIX®, IBM’s enhanced version of UNIX®. The brains behind the beauty.

Don’t accept a primitive picture, when you can have the picture of perfection. So, find out how RISC System/6000 graphics can do your masterpiece justice. Get in touch with your IBM marketing representative or Business Partner. For literature, call 1 800 IBM-6676, ext. 828. And paint your own picture.
DSP functions keep moving onto microcontrollers

Dave Wilson, Senior Editor

Whether or not it’s an 8- or 16-bit microcontroller that designers of 1.8-in. embedded disk drives really need, chances are they do require some limited form of digital signal processing capability, especially if some servo functions need to be controlled. Indeed, DSP functionality may also be useful in automotive or industrial control applications as well. At least that’s the conclusion of designers at both Zilog (Campbell, CA) and National Semiconductor (Santa Clara, CA). Over the past months, both have unveiled microcontrollers with some on-chip DSP functions. In August, Zilog disclosed its 8-bit Z8 microprocessor derivative, the Z86C94. In September, National followed suit with its HPC46100 16-bit microcontroller.

Neither vendor was first to recognize the value of DSP functions on a microcontroller. Both products debuted more than one year after microcontroller mavens Motorola (Austin, TX) and Intel (Santa Clara, CA) disclosed their microcontrollers, the 68HC16Z1, and the 8XC196MC, respectively, which also included limited DSP functions on-chip.

Design considerations

When designing a chip specifically for a disk drive controller, a number of features must be included. The first is a fast-multiply accumulator that lets designers implement low-pass Butterworth filters. The second is a high-speed analog-to-digital converter which has been tuned to provide sampling rates that can meet the demands of the digital servo. Independent pulse-width modulators (PWMs) must be incorporated to control a variety of servo motors. Finally, some form of digital-to-analog converter may be necessary as well.

Of course, just how fast a processor can perform a multiply/accumulate (MAC) function is dependent on a number of factors. They include the architecture of the DSP subsystem as well as the clock speed of the chip. And just how fast the DSP needs to run depends on the way the designer partitions hardware and software in the controller subsystem. Zilog’s CMOS Z86C94 is unique in that it sports both a microcontroller and a programmable DSP, in addition to a hardwired 16x16-bit multiplier and 32/16-bit divider. “We designed the 16-bit DSP such that it can operate in the servo environment while retaining an 8-bit microcontroller to control the rest of the disk subsystem,” says Paul Vroomen, director of Zilog’s consumer product line.

The on-chip DSP operates as a slave processor to the Z8. When executed from program RAM, Zilog claims the DSP can perform a 16x16-bit signed integer multiplication and accumulation in one clock cycle, or in less than 100 ns with a 24-MHz external oscillator. National’s part, the HPC46100, on the other hand, takes 8 cycles, or 400 ns at 40 MHz, to output a 32-bit result from a 16-bit signed integer multiply and accumulate instruction.

But how fast does the MAC function really need to be performed? Although there’s no “magic number,” one indicator can be found by looking at present disk controller designs that perform the function using dedicated DSP chips such as TI’s TMS320C10s or C15s. “In general, our part competes with the TMS320C15-type devices that have multiply/accumulate times of the order of 320 to 460 ns, depending on the clock speed,” says Walter Bacharowski, technical marketing manager at National Semiconductor. Parts such as Ts dedicated DSPs have already been used on 2.5-in. drives (see “Shrinking drives push controller integration,” Computer Design, June, p 67).

On the A-D conversion front, most processors sport 8-bit converters. Zilog’s processor has an 8-channel, 8-bit, half-flash A-D converter that has a maximum 2-μs conversion...
time. The National part, on the other hand, sports an 8-bit, 5-µs successive-approximation device. Based on National's ADC0838, the A-D can continuously scan one or several channels, or it can be triggered to perform single readings or scan operations. When continuously scanning into one channel, the converter can load results sequentially into eight data registers. Zilog's on-chip A-D converter can be used in a similar fashion. Most disk drive applications demand a 5-µs conversion time, but the smaller the conversion time, the more designers like it. Some don't care if the converter is fast, just as long as it's faster than 5 µs. Some would rather not have fast, because flash is inherently a more-expensive conversion technique. Zilog, in fact, designed a half-flash for just that reason. There are designers, however, that demand the speed, and are willing to pay for it.

Intel's microcontroller ups the ante by incorporating an A-D converter on-chip that can be programmed to either 8- or 10-bit mode. But there are problems.

Few manufacturers can put a converter on a controller that's fully accurate to 10 bits all the time. One of the things you will find in Intel's spec sheets is that if you add up all the linearity errors and differential nonlinearity errors, at 10 bits Intel's converter is no better than an 8-bit converter, derides National's Bacharowski. "The faster the A-D converter, the faster you can execute a servo seek," says Zilog's Vroomen. "But speed is more important than resolution," he concludes.

PWMs must be accurate—and fast

When the output from a microcontroller's on-chip PWM is used, a question arises as to how much accuracy is required? Designers agree that the accuracy of the PWM should be at least equivalent to a 10-bit D-A converter. But not only must it be accurate, it must be fast. Hence, the frequency of the PWM must be high. In low-power environments, however, high speed equates to high power—and that's undesirable. In general, PWM techniques don't supply sufficient speed for actuator servo control. In this application, designers would probably use a 10-bit D-A converter external to the processor instead, relegating the PWM channel to spindle motor control.

Unless, of course, a D-A converter was available on-chip. In the Zilog chip, it is. The device's D-A converter can be used directly as the output to the servo channel to drive the voice coil positioning motor. "Ideally a converter that offers between 8- and 10-bits of resolution is needed," says Vroomen. Zilog offers an 8-bit resistor-string D-A converter with a programmable-gain output buffer. The chip can be used to drive output loads directly.

The final question is whether or not designers need to embrace a 16-bit microcontroller part when so much of the functionality of the rest of their disk control subsystem has been relegated to special function units. That's all going to depend on what price/performance point they're attempting to meet with the drive itself, as well as what added functionality or accuracy they may need to add to get an edge in the marketplace. But as for price, there really isn't much in it. In 1,000 piece quantities, Motorola's part, Intel's part, and National's part all cost between $20 and $25. Zilog's is $15.
Emphasis shifts from density to I/O in low-density arrays

Barbara Tuck, Senior Editor

After proving that silicon process technology has advanced to the point of turning out gate arrays with hundreds of thousands of gates, semiconductor vendors are now getting around to putting that advanced silicon to work for the majority of their customers. It seems that the silicon giants are finally looking at figures such as those from Instat that show the expected average gate count to be only 14,125 this year and 18,150 gates by 1994. These figures indicate that the majority of designers today require ASICs that have somewhere between 5,000 and 15,000 usable gates with lots of I/O pins to accommodate wider and wider buses.

Shifting away from gate density

Both Hitachi America (Brisbane, CA) and NEC Electronics (Mountain View, CA) recently introduced gate array masterslices with design changes that target the density and performance of I/Os rather than gate density. To reap the cost and performance benefits of smaller line widths, Hitachi has staggered the I/O pads and reduced the I/O pitch on its arrays. Hitachi even gives the cost per I/O rather than per gate for its four 0.8-μm CMOS HG62G masterslices—approximately 7 to 10¢ per I/O in quantities of 10,000. NEC, which reduced the pad pitch on its eight new masterslices but didn’t stagger I/Os, puts the cost per I/O of the 1-μm CMOS-6V arrays at an average of 6¢. In addition to increasing I/O-to-gate ratios, the low-to mid-density arrays also address designers’ packaging, testability and memory requirements.

The 0.8-μm, two-layer-metal CMOS masterslices in the Hitachi HG62G series have from 14,000 to 35,000 raw gates and from 160 to 240 I/O pads. Whereas a standard 144-pin QFP, with a body size and package area identical to the standard 144-pin package, is available now for the two denser arrays. Hitachi plans to have high-power PQFPs available for the HG62G arrays by the second quarter of next year.

Increasing I/O performance

According to Hitachi, design changes to the periphery of its arrays increased I/O performance. The input buffers of the Hitachi arrays typically exhibit a 1.1-ns delay with a fan-out of three and 3 mm of metal. Delay in the output buffers is typically 1.8 ns with a 50-pF load (1.3 ns with a 15-pF load). Internal gate delays are typically 0.3 ns (0.54 ns worst-case) for a two-input power NAND gate with a fan-out of three and 3 mm of metal. Delay in the output buffers is typically 0.45 ns. With a fan-out of three and 3 mm of metal, internal gate delays are typically 0.56 ns (1 ns worst-case) for a two-input power NAND and 0.72 ns typically (1.3 ns worst-case) for a nonpower NAND. Single-output buffers can supply 24 mA of output current. Typical power dissipation is 9 μW/MHz for each internal gate.

The CMOS-6V NEC arrays, which expand NEC’s CMOS 6-gate-array family, range in density from 5,544 to 30,720 gates and 140 to 220 I/Os. Al Chiang, product line manager for NEC, says that the NEC arrays target PC designers who in the past have been frustrated because their designs were I/O limited. “Designers had to use arrays with a higher gate count than necessary.” According to Chiang, because NEC’s arrays combine high I/O and low gate count, they reduce ASIC unit costs.

As for addressing customers’ high-I/O packaging requirements, NEC offers fine-pitch, 0.5-mm packages for 100-pin devices (14×14 mm), 120-pin (20×20 mm), 160-pin (24×24 mm), and 208-pin (28×28 mm). Packages for 144- (20×20 mm) and 176-pin (28×28 mm) devices presently come with a 0.65-mm pitch only.
When does it pay to synthesize?

Ask Silicon Graphics.

Ta-Wei Chien and his team have already designed ten chips with Synopsys. "Synthesis helps us meet very rigid price/performance ratios," says Ta-Wei. "We've been able to get to market faster by cutting our prototype development time and by streamlining the management of our chip databases." Using advanced design methodologies like synthesis, this group of engineers at Silicon Graphics is now seeing threefold gains in productivity. Measurable bottom-line results have convinced Ta-Wei: "Nobody wants to do schematic entry anymore."
0 to 17 in
60 seconds

The Canon 17 ppm
high-performance desktop
laser printer engine
for OEMs.

The LBP-NX will put you miles ahead of the competition. With its 17 page per minute print speed, high capacity paper handling of 1,000 sheets (letter, legal, A4, executive) and impressive duty cycle, the LBP-NX delivers the throughput demanded by today's business. The LBP-NX features face-down paper delivery with job offset for collated output, as well as face-up delivery for heavier media types. Options include an easily installable duplex module for fast double-sided printing and an envelope feeder.

The LBP-NX, with its new ultrafine toner, boasts visibly superior print quality (blacker blacks and sharper definition). What's more, maintenance is minimized with our user-replaceable EP-N cartridge which houses virtually all consumables.

Canon offers OEM printer technologies for today's needs and tomorrow's growth. Find out how Canon's leadership and innovation can work for your company.

Call 1-800-323-0766 for an OEM information kit.

Canon
The Engines that Drive the Industry.
Worldwide merchant market units shipments

![Graph showing market units shipments for different years.]

Though this graph from Instat shows that the number of low-gate count designs will decline over the next four years, the average gate count worldwide, is expected to be only 14,125 this year and 18,150 by 1994.

The typical input buffer delay for NEC's arrays is 1.25 ns with a fan-out of three and 3 mm of metal. Output buffer delay is typically 2 ns with a 15-pF capacitive load. Internal gate delays are typically 0.4 ns for a two-input power NAND gate (0.5 ns typically for a nonpower gate) with a fan-out of two and 2 mm of metal. With a fan-out of three and 3 mm of metal, typical internal gate delay for a power NAND is 0.46 ns (0.7 ns typically for a nonpower gate). The CMOS-6V family has an output drive variable to 18 mA. NEC puts power dissipation at 8 µW/MHz for each gate.

**Testability**

To address testability issues in the HG62G series, Hitachi has integrated a scan bus capability that it says improves fault-detection efficiency while remaining transparent to the design process. The scan-type auto diagnostics are useful even in circuits combining memory with random logic, according to Hitachi. Though an Hitachi RAM compiler won't be released until early next year, fixed RAM blocks are currently available for the HG62G arrays. Software support for Hitachi ASICs is available from Mentor Graphics, Valid Logic Systems, ViewLogic Systems, Cadence Design Systems, and Synopsys.

NEC will make scan macrocells available for its gate arrays by December. For testing its fixed RAMs and ROMs, NEC has incorporated built-in self-test (BIST). Though a RAM compiler is expected to be made available in the future, NEC has no immediate plans for its release. Slew rate buffers that control the rise and fall times of the output buffer have been incorporated into the arrays. CMOS-6V arrays are supported by NEC's OpenCAD system.

**At I-Bus, Support is Our Greatest Contribution to the Job...**

...your job, that is. When you're designing commercial or industrial products around PC technology, you need the very best technical and application support. So we assign program managers to make sure that your project moves smoothly and successfully from design through delivery and into operation. And because we understand your integration time frames, we also provide an unprecedented Two-Year Warranty that lets you guarantee your customers the highest level of support available. It's part of our "Total OEM Program Support" plan that can make a real financial and performance difference for your total PC technology requirements.

Call 800-382-4229 for a FREE video look at T.O.P.s.™ See how total customer support can make the difference.

Call 800-382-4229 for a FREE video look at T.O.P.s.™ See how total customer support can make the difference.

**COMPUTER DESIGN OCTOBER 1991 45**
I TECHNOLOGY DIRECTIONS

COMPUTERS AND SUBSYSTEMS

3U VME moves into PLC world

Warren Andrews, Senior Editor

Programmable logic controllers (PLCs) have long been the almost exclusive domain of proprietary architectures for a number of reasons. Aside from tradition, the most important factors in selecting conventional PLCs over more "intelligent," standard computer-based approaches are their special requirements for communication, I/O and programming environment. These obstacles are now addressed by a new family of VME-based PLC-like products. In addition, the approach being taken by PEP Modular Computers (Pittsburgh, PA) promises additional flexibility with a variety of networking schemes, as well as scaled-down versions, to lower node costs to as little as $300 per node.

PEP's approach, dubbed VIUC (VMEbus Intelligent Universal Controller), combines a high-performance processor, a network controller and an I/O with VMEbus interface circuitry providing the essence of a PLC on a single 3U VME card. The approach lets PLC programming, maintenance and continuous process improvement take place in standard PLC languages, sequential function charts and relay ladder logic. C code programming can also be used.

PEP has also streamlined its approach somewhat, offering standard 3U VMEbus and scaled-down non-VME versions to handle the entire spectrum of automation tasks from PLCs and cell controllers, to higher-level computing roles on the factory floor and in the office. "The combination," says PEP president Josef Kreidl, "brings real-time intelligent performance and industry standards to a market dominated by single-vendor solutions."

In the VMEbus configuration, PEP's approach lets a VIUC handle either a full PLC's tasks as a single board, or operate in a larger system with other VME cards. In a system configuration, the VIUC handles all host processor and communication functions while 3U VMEbus boards from any VMEbus manufacturer can be used to provide I/O. As in any standard VMEbus configuration, up to 21 boards can be installed in a single card cage resulting in a dramatic array of deterministic, multitasking computing power.

The short version

A scaled-down version of the VIUC (the IUC) is also available where the VMEbus interface and controller circuitry has been "left off," says Kreidl. PEP has reduced the size of the card by scaling down the VIUC and making it easy to embed the node in a robot arm or other machine; it's also reduced the cost from $1,170 for the VME version to $580 (quantity one) and it's scaled power dissipation from 3.5 W for the VIUC to 1.5 W for the IUC.

Both the VIUC and the IUC communicate via a twisted pair at distances up to 1,200 m. Using what has become a generic twisted-pair approach known as fieldbus, PEP's boards implement standard network protocols and protocol conversion such as Ethernet and X.25.

Systems provide three serial communications controllers with DMA and two front-panel I/O ports providing individual configurations via small piggy-back adapter (daughter) boards to meet a broad variety of serial needs from RS-232 and RS-485 to fiber-optic modems. In addition, PEP supplies software adaptation to various fieldbus standards such as BitBus in North America, and Profibus in Europe. A single VIUC system can, therefore, be tailored with a soft small software module and piggyback board to serve different network standards.

The heart of both PEP's VIUC and IUC is the MC68302, Motorola's (Austin, TX) integrated multiprotocol processor which runs at 16.7 MHz. The architecture of the proces-

PEP Modular Computers offers its PLC boards as standard 3U VMEbus boards, or without the VMEbus interface for embedded applications. The non-VME version of the processor/controller significantly reduces size, cost and power dissipation.
I/O extension bus that lets it accept a wide variety of PEP controller extension modules. These daughterboard modules are different from the small snap-in modules used in tension modules. These daughterboard modules are different from a wide variety of PEP controller expensible I/O. Either digital or analog I/O modules can be used from PEP's standard catalog of functions, or OEMs or users can design their own.

**Software approach**

The VIUC uses a software model that embraces every consideration for deterministic performance, fieldbus communications, standard network protocols and protocol conversion, applications, and system development. In the latter category, the VIUC software philosophy provides programming in both C and world-standard IEC848 sequential function charts and relay ladder logic. To implement graphical programming for both of the latter, PEP provides a comprehensive programming package it calls ISaGRAF which, in addition to easing development with inexpensive personal computers, provides on-line maintenance and upgrades using the same machines.

PEP's ISaGRAF is a graphical, windowing software toolkit that lets process and control engineers develop, simulate and debug control code the way they think, using well-known IEC-848 GRACET. The ISaGRAF-developed relay ladder logic code is then compiled and runs as a task on Microware's (Des Moines, IA) OS-9 multitasking real-time operating kernel.

"We're also developing ISaGRAF ports to Ready Systems' (Sunnyvale, CA) VRTX and Wind River Systems' (Alameda, CA) Wind real-time products," says Randy Ridenour, PEP's CEO and executive vice-president.

**A boost for 3U VME**

The advantages of using standard software and hardware in place of conventional PLCs has long been recognized, but OEMs have shied away from such approaches for much the same reasons that mainline computer makers kept clear of standard architectures—afraid of losing their proprietary, competitive edge. Now with PEP's family of products leveraging off the broad base of VMEbus products and accumulated experience, OEMs will be looking for such standard solutions. To date, only a handful of OEMs supply PLCs based on both hardware and software standards. A handful of PC-bus-based PLCs are available, but do not truly adhere to the standards.

... and tomorrow's, too just as soon as it's available. Our enclosures* range from six to 20 slots. Our CPUs include 8086s and 286s with solid-state disks; 25-33 MHz 386s and 486s, all with cache—each fully integrated 486s with hard disk and SVGA video interfaces. And there's more. To put this technology to work for you, we'll provide the very best systems expertise. We can work with your existing technology base to develop whatever you need to complete your product. Whatever it takes to get to market rapidly—and successfully. It's part of our "Total OEM Program Support" plan that can make a real financial and performance difference for your total PC technology requirements.

And Behind It All is the Finest of Today's PC Technology...

Call 800-382-4229 for a FREE video look at T.O.P.S.™ See how our technological leadership can add to yours.

---

*All I/O systems are certified I/478, CSA 22.2, TUV/IEC-950, FCC Class A and customer-specified FCC Class B.

All trademarks are the property of their respective companies.
Walls between E-CAD and M-CAD start to crumble

Mike Donlin, Senior Editor

System manufacturers are realizing that to overcome time-to-market pressures, they must integrate the electrical portions of a circuit board's design with the system's mechanical requirements. After all, a perfectly working PCB isn't much good if it doesn't fit into the backplane. As a result, many of the walls separating electronic and mechanical design environments are starting to crumble. Recent agreements between electronic CAD (E-CAD) and mechanical CAD (M-CAD) tool vendors signal that concurrent engineering—the solution to this necessary integration—is becoming more than a marketing buzzword.

- Mentor Graphics (Wilsonville, OR), for instance, has entered into an agreement with M-CAD vendor Structural Dynamic Research Corporation (SDRC) (Milford, OH) to provide links between SDRC's I-DEAS mechanical tools and Mentor's Board Station PCB design tools. Essentially, the agreement means a mechanical engineer can take PCB designs from the Mentor tool and generate I-DEAS solid models, allowing for system-level design changes and analyses. Board geometry and layout modifications can then be back-annotated from the mechanical to the electrical design side. Though this transfer might seem an obvious connection between the two disciplines, the type of data each side needs differs and melding the needs of each to the other is a challenge. The interface SDRC has developed is a starting point in this transition.

"When we started our interface, we had to decide on the specific types of data that we needed to send," says Edwina Wedeking, industry marketing manager at SDRC. "If you're not careful, you can end up sending a lot of information back and forth needlessly.

Finding the right approach

Though Mentor and SDRC have agreed to use a custom interface to port data between tools, some companies have opted to use the standard Initial Graphics Exchange Specification (IGES) to translate design information. Hewlett Packard (Palo Alto, CA) decided to use IGES after it left the EDA business about a year ago to focus on its M-CAD and database tools. To ease customer anxiety, HP developed translators to other EDA vendors' tools and is providing customer support during the transition. Mentor Graphics was the first EDA supplier to link to HP's ME 10 2-D mechanical design and drafting software via the IGES standard. Though IGES isn't as sophisticated as the custom links built by SDRC and Mentor, it had what HP needed—a readily available, workable format that both companies could immediately use. The interface is based on 2-D geometry, which means that HP's solid models must be flattened to 2-D to port its ME 10 product to the Mentor Board Station. Both Mentor and HP are working to refine the interface to include more intelligent capabilities, such as the ability to recognize components and connectors as such, rather than as a series of arcs and lines.

In addition to Mentor, SDRC has used its interface to link up with other PCB tool vendors—Racal-Redac (Mahwah, NJ) and Valid Logic Systems (San Jose, CA)—agreements that further signal this trend of moving mechanical design concerns into traditional EDA environments. But as more of these relationships evolve, EDA and M-CAD companies must decide to adopt and refine existing standards, or develop proprietary interfaces.

"There are problems with both of these approaches," says Keith Felton, manager of CAD/CAM at Racal-Redac (Tewksbury, Gloucestershire, U.K.) "If the interface that you use isn't independent, you end up tweaking it as the tools from each side develop. This can get to be difficult if you're supporting a number of different interfaces as Mentor is proposing to do."

Racal-Redac is developing a proprietary EDIF-based interface called CADIF, which it claims will address this problem of a truly neutral interface. "We take the data from our Visula design system and put in an EDIF-style syntax," explains Felton.
5 Reasons Why Your CPU Source Should Be Your Enclosure Source

If you're an OEM or Systems Integrator using PC technology in your commercial or industrial products, the I-Bus T.O.P.S." Program is for you.

The "Total OEM Program Support" concept emerged from our thorough understanding of the OEM's technology and support requirements. Here's why T.O.P.S." makes financial and performance sense for you:

1. Design, Engineering and Manufacturing Services: Collaborating with you from design through product development and manufacturing, we'll help you minimize time-to-market and meet all production goals while maintaining the highest product quality and reliability.

2. Systems Integration Services: Every OEM has different integration needs. Our service is the finest available, covering the full range from basic platforms to fully configured systems incorporating your proprietary hardware and/or software.

3. "Life-Cycle" Support: We understand your production, logistical and product life cycles. From our OEM Developers Program, supporting development and prototyping to change management throughout the production phase, I-Bus provides a full range of life-cycle support services.

4. Total Customer Support: I-Bus is dedicated to this concept. Program managers are assigned to your project to provide total support from the first design day, through production, integration, delivery, installation and beyond. And to accommodate your integration time frame, we provide an unprecedented Two-Year Warranty that lets you guarantee your customers the highest level of support available.

5. Absolute PC Technology: Commercial and industrial enclosures* from six to 20 slots; advanced CPUs: 8088s and 286s with solid-state disks; 25-33 MHz 386s and 486s, all with cache - even fully integrated 486s with hard disk and SVGA video interfaces. We'll put the best in proven - and evolving - PC technology to work for you.

Call 800-382-4229 for a FREE video look at T.O.P.S." And see how our PC technology and leadership ensure yours.

*All I-Bus systems are certified UL478 CSA 22.2, TUV/IEC-950, FCC Class A and customer-specified FCC Class B.

All trademarks are the property of their respective companies.
The Mechatronic approach

Computervision is integrating its electrical and mechanical design tools with a methodology dubbed the Mechatronic Approach. This divides system development into two phases—logical and physical—which must be executed simultaneously.

“We output that data and encrypt it so it can’t be directly read. We then provide C tools that act as a procedural interface to access that information. The data underneath—the CADIF part—can change as the tools change, but any interface written with our C tools will always work.”

Though the strategic alliances and interfaces are focusing on the integration of independent tool sets, some EDA vendors claim to already have all the necessary elements for such an integrated suite. For instance, Computervision (Bedford, MA), a part of Prime Computer (Natick, MA), has leveraged its M-CAD expertise and coupled its CADDS 4X mechanical design environment with its Autoboard PCB design tool. The CADDS 4X model of electrical and mechanical components and packaging can be used to determine the required board outline as well as height restrictions, keep-out areas and mounting hole locations. With its purchase of Dazix (Sunnyvale, CA), Intergraph (Huntsville, AL) has also entered the fray and boasts an impressive suite of electrical and mechanical design tools. But in spite of the strong showing both companies are making in the electromechanical arena, some users are leery of buying into suites that contain proprietary tools and interfaces.

‘All’s not rosy

Despite the apparently seamless integration of these disciplines—M-CAD and E-CAD—there are some users who aren’t satisfied with early results. Two users, who asked not to be quoted, hold out hope for smoother integration of these tools in the future, but pointed out many of these partnerships and tool suites leave something to be desired. One in particular, a European manufacturer of electronic modules for transportation equipment, said the information passed from the electronic to the mechanical side was helpful, but inadequate. The electrical design information passed along to the mechanical tools enabled them to predict the physical space required for an electrical housing, but the actual wiring of the module was done by hand. In other words, the electrical design data didn’t really represent the finished product.

Most of the work involved in melding the two design disciplines will undoubtedly take place in the library arena. The trick is to include enough information in the EDA
FILTER OUT NOISE WITH NEW DATA ACQUISITION BOARDS

“Our new DT3831 Series boards reduce noise and maximize accuracy with onboard anti-aliasing filters and Real-Time Error Prevention.”

Fred Molinari, President

Superior accuracy and data integrity
- Onboard anti-aliasing filters with software-selectable cutoff frequencies
- Real-Time Error Prevention
  - On-the-fly offset and gain correction for each combination of input channel, gain and range

High performance features
- Up to 250kHz gap-free DMA data transfer
- Simultaneous A/D and D/A
- Eight differential analog input channels
- Two analog output channels
- Two 16-bit counter/timers (Am9513A)
- Onboard data buffer, eight digital I/O lines

Complete software support for OEMs and end users
- FREE device driver and subroutine library
- GLOBAL LAB® application software

Member of the “Hands-Off” series
- Total software configuration and calibration of all board functions

Quantity pricing available • Fast 5 day delivery

Call for FREE catalog
(508) 481-3700
In Canada, call (800) 268-0427

Combat Noise in the Harshest of Environments

THE LEADER IN DATA ACQUISITION AND IMAGE PROCESSING

DATA TRANSLATION®
MORE
standard features give you more power and flexibility.
Advanced new features like continuous zoom, undo/redo commands, a quick-view system for your drawing hierarchy, and symbol library browsing propel FutureNet® Schematic Designer into a whole new level of schematic design performance.

MORE
connections to other EDA systems and printers/plotters.
Standard EDIF 2.0.0 output, plus dozens of translators (most available for free on our Electronic Bulletin Board), solidly link your FutureNet work to the rest of the EDA world. And, FutureNet supports more than 190 printers/plotters from more than 50 manufacturers.

MORE
platforms and network support for multi-user environments.
FutureNet supports the major platforms of the industry: DOS, Sun-3, and SPARC workstations. And with our new concurrent licensing scheme, FutureNet can be networked to provide company-wide access to the latest schematic technology.

All this schematic design power is backed up with the boldest guarantee in the industry: A 30-DAY MONEY-BACK GUARANTEE of satisfaction.

FOR LESS
$895 and less for site license.
FutureNet is the price/performance value leader. CALL TODAY to qualify for a FREE Demo Disk, and we'll send you FutureNet Direct, a complete catalog of software and utilities to support schematic capture.

1-800-3-DatalO (1-800-332-8246)

DATA I/O Corporation

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Computervision (617) 275-1800 Circle 229
Dazix (800) 239-4111 Circle 230
Hewlett Packard (415) 857-1501 Circle 231
Intergraph (205) 730-2000 Circle 232
Mentor Graphics (503) 685-7000 Circle 233
Prime Computer (508) 655-8000 Circle 234
Racal-Redac (201) 848-8000 Circle 235
SDRC (513) 576-2400 Circle 236
Valid Logic Systems (408) 432-9400 Circle 237
Run PC Software on a Hardhat Computer

With Xycom's large family of PC/AT products for the VMEbus, you can run the most popular PC software packages, as well as take advantage of the multiprocessing capability and increased reliability designed into the VMEbus architecture. Complete your system with a full line of Xycom hardhat hardened VMEbus 68000 family CPUs, I/O, peripheral controllers and support modules.

Xycom offers one-stop shopping for all the VMEbus hardware and software you'll need in any automation, control or data acquisition application.

FREE

Xycom's complete family of PC/AT hardware includes: 80386SX™, 80486SX™ and 80486™ PC/AT processors. Call today for a detailed catalog of all Xycom VMEbus systems.

1-800-AT XYCOM
OUR NEW PARTNERSHIP IS AS HOT AS IT GETS.
After all, it's Sun.

That's right, FORCE and Sun have teamed up to offer one of the brightest new products in embedded systems. The SPARC™ CPU-1E engine. It's a complete implementation of SPARCstation™ II, fully supported by the powerful SunOS™ and the real-time expertise of FORCE.

For the first time, you can design with SunOS and real-time on the same VME backplane. With industry-standard SPARC technology, no less.

And that's just the beginning. FORCE will spark embedded systems for generations to come, based on our partnership with Sun. In fact, we're already designing the SPARC CPU-2E. Of course, our entire family of SPARC-based products is 100% SunOS-compatible.

So nothing stands between you and the most powerful development environment in embedded systems. With SunOS and the SPARC CPU-1E, you can program, debug and observe real-time code. All within the same development and target system, thereby slashing costs and development time.

The SPARC CPU-1E accommodates up to 80 Mbytes of DRAM. You can run real-time, UNIX®, Sun Windows™ and utility programs. Standard DMA-driven SCSI and Ethernet interfaces give you full network access. There's even an SBus™ interface for I/O expansion.

We also provide such leading real-time operating systems as VxWorks™, VADSWorks™, VRTX™, MTOS™, PDOS™ and OS-9/9000™ products. Along with over 2100 third-party applications from Sun's Catalyst™ program.

Finally, we can supply all your system components. Everything from SPARCstations and mass storage modules to expansion boards, monitors and keyboards.

But that's what you'd expect from the vendor with the broadest, most flexible line of embedded systems solutions. So call 1-800-BEST-VME, ext. 10 for more information or fax a request to (408) 374-1146.

And put the heat on your competition.

FORCE Computers, Inc. 3165 Winchester Blvd., Campbell, CA 95008-6557

All brands or products are trademarks of their respective holders.

© 1991 FORCE Computers, Inc.

CIRCLE NO. 34
User demands push real-time vendors into software alliances

Tom Williams, Senior Editor

There was a time when a company could make a secure living selling and supporting a real-time kernel. Then came increased demands for tool support and a networked development environment, so the successful kernel vendors followed that trend. A kernel was sold more in terms of its development tool support than by virtue of its raw performance. Now, the move toward open systems on the general-purpose computing world is spilling over into the real-time arena. The call for Unix compatibility is being heard more often, especially in the move toward a standard interface motivated primarily by the U.S. government. This will probably begin a move toward strategic alliances as kernel vendors seek to include additional Unix-like layers to enhance the applicability of their core products.

Finding the right mix

Real-time Unix systems that were conceived from the start to combine real-time performance with Unix compatibility may have an advantage when it comes to addressing the open systems/real-time trend. Companies that have developed these systems include VenturCom (Cambridge, MA), Modcomp ( Ft. Lauderdale, FL), Lynx Real-Time Systems (Cambridge, CA), and hardware vendors such as Hewlett-Packard (Palo Alto, CA) and Harris Semiconductor (Melbourne, FL). At least one kernel vendor, however, has seen the writing on the wall and is forming alliances to offer real-time, open systems software products across the wider range of system configurations. Software Components Group (San Jose, CA) has formed an alliance with Chorus Systemes (Paris, France) that will integrate SCG's pSOS+ real-time kernel with Chorus' Chorus Mix microkernel-based, Unix-compatible operating system technology.

The Chorus approach is based on a microkernel, but with a Unix-compatible application interface. Between the two is a set of services called "servers" that are called by the Unix API (application programming interface) and make calls to the microkernel. The microkernel can run services on any processor in a multiprocessor system that's free. This results in dynamic load balancing and fast performance but lacks the strict determinism demanded by many real-time applications. Adding pSOS+ capability to such a system would let the designer bind tasks, which demand such capability, to pSOS+ and to give hardware resources while leaving the overall system to Chorus.

The server arrangement lets a user modify, for example, a process, a file or communications server without contaminating the rest of the Unix system, says Robert Anundson, vice-president of new business development for Chorus. "In a uniprocessor Unix system, that's pretty tough because Unix has a lot of global variables and if you touch one it can be bad news." Because Chorus servers are encapsulated, Chorus tracks standards as they emerge, Anundson says. This will include the Posix interface standards that have already been adopted and the emerging 1003.4 real-time extensions to Posix.

The product integration will cover what's loosely defined as a range of "hard" and "soft" real-time systems, according to SCG president Alfred Chao. Hard real-time systems are thought of as those traditionally served by the pSOS+ product with high speed and very strict timing requirements, such as avionics or real world device control. "Soft" real-time includes process-control applications with fairly loose timing requirements, switching systems and test and measurement. The systems are usually larger than the "hard" embedded types and may often require a user interface. "We entered into this relationship with Chorus to pro-

Complete Unix real-time system

A networked system using a combination of standard Unix, Chorus microkernel- and pSOS+-based applications can combine different levels of real-time performance along with distributed nonreal-time applications and be accessible via the Unix user interface.

One-stop shopping

To that end, SCG plans to productize the Chorus Mix system as a binary—Chorus in the past has only licensed source code to computer manufacturers—and eventually provide a set of options that will include pSOS+. "pSOS+ is very fast and efficient," says Chao. "You can ROM it in 14 kbytes of code. And yet it's a proprietary operating system." So the resulting product line should result in a "one-stop shopping" decision for OEMs that will let them take a migration path from pSOS+ to a Unix-compatible system or let them mix hard and
All the pieces you need, including peace of mind

You already know about our reliability.

Now we’d like you to know about the breadth of our product line. Because we not only market pSOS+, the real-time kernel for bullet-proof embedded systems in mission-critical applications. We also provide everything else you need.

Everything.

That includes seamless, efficient support for both loosely and tightly coupled multi-processor architectures... NFS, RPCs and other TCP/IP network facilities... a DOS- or UNIX-friendly development environment... fully integrated source- and task-level debugging across a serial line or network... and a lot more.

Like more host/target combinations than anybody else.

Most important of all, we supply more peace of mind. Roughly $5 billion worth of electronic equipment worldwide depends on pSOS every day – and no failure has ever been attributed to pSOS.

So if you’re planning a real-time project, call our 800 number right now. There’s no better way to get the whole story.

To receive a free copy of our new white paper on real time systems, call 1-800-458-PSOS.
soft real-time capabilities within the same system.

In another strategic move, SCG has also entered a merger with Integrated Systems, Inc (San Jose, CA). ISI has a very strong presence in the aerospace and automotive industry with its control engineering design tools. Its SystemBuild product lets control engineers graphically represent a control algorithm as it's presented in control engineering texts and then engineers can use a tool called AutoCode to generate compilable source code. A limitation has been that the code is generated for a hardware prototyping system called the AC-100 that consists of up to 10 80386-based single-board computers. ISI has written a specialized operating environment with drivers and communications facilities for the AC-100.

"But when people want to go to their own embedded environment they have to do extra work," says Naren Gupta, ISI president and CEO. The integration of pSOS+ into the ISI development environment will control code be generated for any processor that's supported by pSOS+ via AutoCode. AutoCode will be enhanced with a switch to allow code generation for the AC-100 or for pSOS+. "A system designer doesn't have to know a heck of a lot of code at all to implement a solution," says Gupta. pSOS+ will act as a sort of backplane that will let a user plug in hand-written or assembly code along with code generated from the SystemBuild/AutoCode environment. It will also allow the use of pSOS+ compatible debugging tools.

The SCG/Chorus/ISI constellation represents a strategic alliance model that other real-time software companies may follow to meet the demands of their customers, who are not only building larger and more open systems but are struggling with ever-increasing time-to-market pressures. "They need a more sophisticated implementation and a more integrated development environment," says Gupta.
Optimize your 680x0 Application to its peak

Reach the pinnacle of your development with Oasys Cross Tools

Oasys delivers full 680x0 Cross and Native development tool kits built around the industry standard Green Hills compilers.

The Green Hills 680x0 compiler's Dhrystone rating is 35% faster than Sun's native C compiler. Using the new procedural inlining optimization, the rating jumps to a staggering 80% improvement.

Advanced C, C++, FORTRAN and Pascal Language Support

• Full ANSI C XJ311 support with switch selectable K&R C support.
• A true C++ Compiler for cross development.
• FORTRAN 77 with VAX VMS and DoD MILSTD-1753 extensions.
• Pascal ISO Level 1 support.
• All compilers are inter-language callable.
• Native compilers are supported for 680x0, 88000, 386™ & i860™ microprocessor hosts.

Available Now!

Oasys tools are available on over 35 UNIX based workstations and systems including DEC (VMS/Ultrix), Sun, HP/Apollo, IBM (OS/2 and AIX), and DG. Call us for the complete list.

Other Cross Tool Kits include:

88000, 80386, 8860 and Microsoft C.

Integrated 680x0 Cross Development Tool Kits

Green Hills 68000/10/20/30/40 Optimizing Cross Compilers (C, C++, Pascal, FORTRAN)

• Superior register allocation, inlining and loop unrolling techniques.
• Support for position independent code and data.
• 68881, 68882, 68332 support.
• ANSI C run-time source library included for cross development.

Oasys UDB Universal Debugger

• Source level remote debugger for embedded programming.
• Multi-targeted and multi-window (supports 680x0 and 88000 targets).
• Extensive macro language.
• Customize communications to your target.

Oasys 680x0 Assembler/Linker

• Macro Assembler, Linker, Librarian, Cross Reference and Symbol File Format Utilities.

Oasys 680x0 Simulator

• Invaluable for debugging software without target hardware.

Scale new heights with high performance tools from Oasys. Call us for detailed benchmark results.

CALL (617) 862-2002
Fax (617) 863-2633

One Cranberry Hill, Lexington, MA 02173
Single Source, Total Solutions

386 and i860 are trademarks of Intel Corp.
RISC power moving scientific visualization onto the desktop

Tom Williams, Senior Editor

The concept of scientific visualization can be a slippery term because it's connected both with interactive (i.e., real-time) simulation and with the viewing of static data that has been collected from either a simulation or from events taking place in the real world. In both cases, the interactive viewing of 3-D color representations of data has until now been restricted to quite expensive systems. Now, thanks largely to RISC technologies, a good portion of scientific visualization is moving onto the desktop. In addition, another compute-intensive graphics operation, the photorealistic rendering of surfaces and lighting, is making the move as well. Not only are manufacturers such as IBM (Armonk, NY), Silicon Graphics (Mountain View, CA) and Stardent (Concord, MA) coming out with inexpensive systems with the power to view complex 3-D data, but board manufacturers and software vendors are producing the building blocks for OEMs to design desktop visualization systems and to upgrade existing designs with the needed graphics processing power.

Interactive visualization of a color 3-D model, such as a molecular model or a set of complex seismic data requires enormous amounts of number-crunching. An approximately equal amount of compute power is needed to produce a photorealistic image from a set of design data. Such an image not only includes smooth surfaces and lighting models, but also textures, reflections of the surrounding scene, translucency, and shadows. When this kind of display is set in motion with a real-time simulation such as fluid dynamics, the processing demands skyrocket. Desktop visualization systems are starting to get a handle on the former (i.e., viewing the data) and to some extent on the latter (i.e., generating the data).

One of the most ambitious efforts at bringing high-end image visualization to desktop workstations is the Fusion product line from DuPont Pixel (Newark, DE). The Fusion line consists of add-in boards for a variety of platforms along with an extensive array of software, including Fusix, an object-oriented programming environment for parallel processing. Fusix incorporates a portable application programming interface (API) and a microkernel for attached Intel i860 processors.

Desktop Fusion

The board products include the PX 10 and PX 20, called "Desktop Fusion," add-in cards which are available in a number of form factors including SBus, Micro Channel (MCA), ISA/EISA, and 6U VME. The PX 10 and PX 20 can be used to upgrade existing workstations such as the Sparcstation, the IBM R/6000 or 386/496 AT-compatible machines. The PX 10 contains one or two i860s running at 25 to 40 MHz. At full performance, it's capable of rendering 50,000 24-bit Gouraud-shaded, Z-buffered 50-pixel polygons/s.

The PX 20 has similar performance to the PX 10 but includes a 100-Mbyte/s inter-board bus called the PX bus. The PX bus can be used to communicate between multiple cards to increase performance or to multiple frame-store cards without burdening the backplane bus. Users are finding their own innovative applications for the PX bus as well, something DuPont Pixel encourages, says Mike King, marketing manager for DuPont Pixel.

The Power Fusion series, the PX 100 and PX 200, are implemented on 9U VME cards and are intended as add-ons for desk-side systems. The PX 100 has four i860s in a multiprocessor environment that can render 165,000 Gouraud-shaded polygons/s. The PX 200 uses the new i860XP processor for roughly twice the polygon processing of the PX 100. Each processor has a copy of the Fusix microkernel. The processors are tied together via the Fusix API, which is the layer to which Fusix applications make their operating system calls, so applications never really see the microkernel. The API/microkernel arrangement lets processors perform load balancing and also lets processors work on rendering operations or numeric processing of a simulation model if that's

3-D data visualization on a desktop workstation with VoxelView by Vital Images. The computer tomography image of a heart can be filtered using image-processing techniques to highlight tissues of differing densities. Here the muscle tissue has been removed to view the network of blood vessels. The image can be rotated for viewing from all directions.
You Don't Have To Take Chances With Bugs.

THE LOWEST-COST XDB ROM MONITOR DEBUGGER FOR MOTOROLA 68000, 68020, 68030, 68302, 68332 AND 68340 MICROPROCESSORS.

Every embedded microprocessor application starts off with a few bugs. But you can eliminate them without missing a beat — or a deadline. Because with InterTools XDB ROM Monitor Debuggers, you start and finish debugging sooner in actual prototype environments. XDB’s powerful user-friendly interface and “smart” ROM Monitor make it the most productive debugger available. And, starting at just $2,495, it’s also the lowest priced. Call now for more information, or to order.

With InterTools, you don’t have to take chances with bugs. 1-800-356-3594
617-661-0072.

Intermetrics
Microsystems Software, Inc.
Make Every Bit Count

733 Concord Ave., Cambridge, MA 02138
CIRCLE NO. 38
It's time to take the brakes off your 486 machine and let it fly to its full potential.

How? With a BurstRAM™ from Motorola.

These new Fast Static devices run at cycle times faster than most microprocessors. Stretching the limits of system performance to the peak for which enhanced 50 MHz processors are designed.

The key to the BurstRAM is our burst cycle protocol and the timely way it transfers several consecutive words in quick succession. The on-chip burst counter and specific logic let the BurstRAM interface directly with the microprocessor and the cache controller without extra logic.

Once again, Motorola delivers just what it takes to enhance system performance. Like precocious design solutions. Preeminent technology. Relentless product support. And a very broad portfolio of Fast Statics. Not to mention a complete line of FSRAM and DRAM modules.

Want to read all about it? Send in the coupon on the opposite page and we'll show you just how far Motorola can take you. In no time at all.

If you like what's new, wait 'til you see what's next.
what's needed at any given time.

The Fusix API represents a stable interface to the Fusix environment for porting a wide range of software. The Fusix API, for example, is the interface X-Windows is written to as well as Pex, the new 3-D protocols for X. In addition, DuPont Pixel has ported the Silicon Graphics' GL graphics library to the Fusix API, calling it PX/GL and providing portability to applications written to SG/GL. Silicon Graphics' GL is itself an API that's gaining ever wider acceptance in the industry. "It's very clear that the industry wants a single graphics API across all platforms and that PHIGS is not the API they want," notes King. PHIGS (Programmers Hierarchical Interface to Graphics Standard) had earlier been proposed as the API for Pex.

Aquest adds a board

The Intel i860 is showing up on board-level products for the AT ISA and EISA bus that are aimed at bringing visualization power to PC-compatible platforms as well. In addition to the DuPont Pixel Desktop Fusion products mentioned above, Aquest Products (Santa Clara, CA), for example, has combined an i860 along with a Texas Instruments TMS34020 video system processor on a single AT board. The ARC/1 uses an on-board 64-bit bus to connect the i860 with 2 to 16 Mbytes of DRAM and 2 Mbytes of VRAM and interfaces to the 32-bit TMS34020.

Aquest has developed a library of i860 routines that can be integrated with various CAD software packages, according to Aquest chairman Kanwar Chadha. The library routines process the wire frame models and render them as Gouraud-shaded solids that can then be manipulated for viewing by the user. While Intel has supplied an executive, called APX, which lets a host-based Unix operating system communicate with an i860 running on the same system, Aquest has developed its own executive that allows communication with the i860 from a DOS environment.

The i860 popular choice

Although many i860-based single-board computers can certainly be used for general computing applications, the i860 seems to be the favorite choice for graphics rendering.

Many i860-based single-board computers can be used for general computing applications, but the i860 seems to be the favorite choice for graphics rendering.

end rendering techniques such as texture mapping; smooth shading; diffuse and reflective mapped surfaces; fast-shadow casting; and point, spot and linear light sources. A newer version of RenderStar-2/i860, RenderStar-2/Pro, will run in a dual-processing environment. The user interface will run on the DOS 386 or 486 while the rendering engine will run on the i860. According to Modern Medium technical sales support manager Larry Hewitt, "RenderStar is an entirely open system. That is, OEM companies can easily customize RenderStar," such as by integrating it into existing CAD software to produce photorealistic images of designs. "Our engineers provide 'hooks' in the software to outside developers' special needs," Hewitt says.

An exception to the dominance of the i860 is the Solids Engine board from Octree Corporation (Cupertino, CA). The Solids Engine is a 9U VME board for Sun-3 and -4 workstations and is also available as a desktop unit for Sparcstations. It incorporates a custom ASIC for dis-
“...the industry’s best keyboard.”
— Personal Computing

“...a byword for quality and tactile feedback...”
— Which Computer?

“...it’s the leader among computer keyboards.”
— PC Magazine

“...nobody has been able to match the quality...”
— PC World

Now We’d Like To Give You A Quote On Price.

The “industry’s best keyboard” is now for sale. If you’re putting together systems or need keyboards customized for your OEM operation, we make the best. Call (606) 232-6814 or, in Europe, (33) 38 83 4308. Our quotes will impress you as much as those above.
play of randomly placed voxels (the 3-D equivalent of pixels representing volumetric data) combined with constructive solid geometry (CSG). CSG combines points, lines, surfaces, and solid primitives with set operations to produce solid geometric forms. The Solids Engine also uses an Am29000 by Advanced Micro Devices (Austin, TX) for a shading processor.

Octree provides both turnkey application software, called TrueSolid, and OEM core libraries for custom visualization and modeling application development. TrueSolid is able to handle both CSG models of solid objects as well as volumetric data obtained from 3-D imaging systems such as CAT scanners, radar or sonar.

Superminis knocked back
High-performance desktop systems are attracting ports of rendering and visualization software systems that were originally intended for superminis, or "Crayettes." One example is VoxelView by Vital Images (Fairfield, IA). VoxelView performs image processing on 3-D volumetric data such as seismic data, CAT scan data, sonar and radar, and data generated by supercomputer simulations of things such as fluid dynamics.

With VoxelView, it's possible to perform many of the kinds of image processing operations that are common to 2-D image data such as contrast enhancement and correction. The user can adjust rendering parameters such as opacity and filter out other densities to view, for example, only the blood vessels in a heart, or only saturated rock in a seismic survey. It's possible to explore a volume data set by rotating and slicing through it in any orthogonal plane to view the interior. VoxelView runs on Silicon Graphics' Iris systems using GL. The use of GL has made it relatively easy to port VoxelView to other systems supporting it such as the IBM RISC/6000.

Ready-made applications such as VoxelView and RenderStar-2 are already reaching end-users in low-cost systems designed around RISC processors. These include the Iris Indigo by Silicon Graphics, which is based on the MIPS R3000A processor and is priced under $10,000, and the i860-based Vistra 800 series by Stardent. Stardent has ported its AVS visualization environment to the new "low-end" system for rendering and viewing static data.
If You Design, Specify, or Integrate

BUSCON/92-WEST™

FEBRUARY 4-6, 1992
LONG BEACH CONVENTION CENTER
LONG BEACH, CA

Is Your Best Source for Board and Systems Level Technology

Plan now for BUSCON '92 WEST, February 4-6 at the Long Beach Convention Center. Only BUSCON '92 WEST offers the industry's most complete selection of products, technology, and related services for designers, specifiers, and integrators of equipment and systems built around standard bus architectures. For more information, complete and return this coupon; or, phone (800) 243-3238; or, fax (203) 857-4075.

YES!
I'm Interested in Attending

BUSCON/92-WEST™
FEBRUARY 4-6, 1992
LONG BEACH CONVENTION CENTER
LONG BEACH, CA

Name ____________________________
Title ____________________________
Company _________________________
Address __________________________
City ___________________  State ______ Zip ______
Phone __________________________

Return to: CMC, 200 Connecticut Avenue, Norwalk, CT 06856-4990
CIRCLE NO. 105
Coming in January from COMPUTER DESIGN...

The Official BUSCON/92–WEST Show Guide

COMPUTER DESIGN and BUSCON team up to provide you with a complete Show Guide package before and during the show.

The Guide: The Guide will include the full exhibitor listing and descriptions, a dining and entertainment guide, a major value-added bus/board market overview and analysis—plus, a new products section—and inquiry card.

Value-added Editorial: This winter’s official Buscon Show Guide, mailed with the January issue of COMPUTER DESIGN and distributed to all show attendees, will feature the usual show information—technical session descriptions and schedule, exhibitor listing, dining and events in the Long Beach, CA area—but will be enhanced by two editorial features of special interest to COMPUTER DESIGN readers, Buscon attendees and exhibitors:

• First is a marketing overview of the bus/board industry written by Warren Andrews. This overview will analyze the often confusing and contradictory data on the size of the board business and projections for its future development and growth.

• The second feature will be New Products, in which the products being introduced at Buscon, or which were introduced to the marketplace since Buscon/91-East, will be highlighted.

Distribution: The guide will be polybagged along with the Western portion of COMPUTER DESIGN’s January issue for a total distribution of 50,000+. In addition, a special mailing will go to all of the pre-registrants...and it will be distributed to each attendee at the show.

Issue Date: January, 1992

Pricing: $2,200 Per Page — including color.

Savings Opportunity: Advertise in the February Show issue of COMPUTER DESIGN and save $500 per Show Guide page.

Closing: December 10, 1992

BUSCON/92–West
February 4–6, 1992
Long Beach Convention Center • Long Beach, CA

COMPUTER DESIGN
A PennWell Publication

CIRCLE NO. 43
Exemplary: EUROCOM 7

VMElbus computer: CPU 68040, 20MIPS and 3.5MFLOPS, integrated ethernet interface, 4 serial RS232/422 interfaces, 2 parallel 8-bit ports, rapid SCSI mass storage interface (DMA basis), facility for increasing functionality with Eltec daughter board modules (graphics GPIB, X-Windows, high speed comms, etc.).

Software support: OSS, VRTX, UNIX, VxWorks, OS9000.

Highest standards of manufacture, complying with ISO9000 and with consequent ESD protection.

Delivery from stock.

American ELTEC
RISC-based boards make headway in real-time applications

First-generation RISC-based boards are being replaced with zippy new models and real-time software support is becoming a reality.

Warren Andrews
Senior Editor

Only a few short years ago, RISC belonged to the realm of the academicians. Outside of classrooms and a few assorted research papers, no one believed it was a viable technology. Today, the tide has turned: traditional CISC architectures—the staid 680X0, and even the seemingly indomitable 80X86—are struggling for survival as advanced workstations, personal computers, real-time systems, and even embedded computers look to RISC for greater price/performance.

Real-time systems, particularly those based on standard-architecture boards, have been one of the last bastions of CISC. Protected on one side by a mountain of code that developers are reluctant to abandon, and on the other by delays in the availability of real-time kernels, CISC architectures have enjoyed protection from the RISC incursion. But that grace period is rapidly coming to an end.

Real-time kernels, as well as sophisticated development environments, are emerging for a variety of popular RISC architectures as kernel writers learn the intricacies of the various RISC architectures. And though designers may not be intimately familiar with the particular processor architecture, they are comfortable working with familiar tools such as VxWorks from Wind River Systems (Alemeda, CA), pSOS+ from Software Components Group (San Jose, CA), and VRTX from Ready Systems (Sunnyvale, CA).

“There were two reasons for the slow acceptance of RISC CPU boards,” says Peter Zackin, marketing director for Cyclone Microsystems (New Haven, CT). “First, the tools were not there in terms of the development environment, and second, board makers had to travel at least some distance on the learning curve before products were viable.” Zackin’s evaluation proves itself in almost every case. As indicated, the tools are just now emerging, and almost every maker of RISC CPU boards has already developed a second-generation product—usually after some major problems with the first.

Cyclone, for example, had developed some 68000 family VME boards but...
became impatient with the time it took for major enhancements in processor performance. “We found that there was only about a 2× performance advantage with each new processor family generation (i.e., from the 68010 to the 20 to the 30, etc.) which takes about four years. System designers,” he says, “continued to push for better and better performance. That’s when we saw that RISC chips were starting to increase in performance at a much greater rate.”

“We waited out the first round of RISC chips because there was a lack of real-time software— a critical component of board-level products. There are few developers out there willing to buy raw hardware, and even fewer willing to write their own real-time kernels,” he says. Then Intel came along with the i960 and spent a lot of money getting a critical mass of software. It got Wind River to port VxWorks to the i960, which is now offered as Vx960, and it got Software Components to port its pSOS+.

More processors, more boards
The broad diversity of RISC processors has resulted in a number of new board types. With the advent of RISC, the traditional Intel and Motorola family processors have been augmented by at least five major RISC architectures: Sparc, MIPS, Motorola 88000, Intel i960 and AMD 29000. In addition, SGS Thompson’s Transputer—which straddles the line between RISC and CISC—adds to the selection as do parts like Intel’s i860 which straddles the general-purpose/specialized processor fence. To further cloud the issue, both the MIPS and Sparc processors are supported by a number of semiconductor vendors all with slightly different approaches, chip sets and levels of complexity. It’s RISC CPU boards. First, and perhaps most important, developers of real-time kernels and operating systems completed versions for most of the popular RISC architectures.

Second, some popular RISC architectures have received widespread acceptance in the Unix environment. Sparc, with the backing of Sun Microsystems (Mountain View, CA), has spread as a number of Sparcstation clones have emerged. And the newly-formed ACE (Advanced Computing Environment) consortium representing some 42-odd makers of PCs, workstations, high-performance servers and superminicomputers has publicly rallied-round the MIPS architecture.

Finally, the makers of RISC chips have provided a wide range of chip types in different technologies with a number of options from low-power CMOS through high-performance bipolar and gallium arsenide. Differ-
Propelling a project forward in the whirlwind of advancing technology is a challenge. Cyclone Microsystems can help accelerate your product development with the CVME960 Single Board Computer.

**PERFORMANCE:** Cyclone's CVME960 offers the 80960CA's SuperScalar performance of multiple instructions per clock cycle and an on-chip DMA controller. Cyclone couples the 80960CA's power to either 2 Mbytes of 35 nsec SRAM or up to 8 Mbytes of fast DRAM.

**FLEXIBILITY:** A SQUALL Module™ is an I/O module that utilizes the 80960CA's capabilities as an embedded processor and an I/O server. The interface to the SQUALL Module includes four 32 bit DMA channels as well as the 80960CA's address, data, and control signals. SQUALL Modules are available for High Speed Data Links, Communications, and Network Interfaces.

**DEVELOPMENT:** The CVME960 has the tools to get your real time and embedded projects moving. Like the GNU Compiler/Debugger and VxWorks Real Time Operating System with a symbolic source language debugger.

**SUPPORT:** Cyclone backs the CVME960 with comprehensive technical and software support. Engineering teams are ready to support your unique SQUALL Module requirements.

Call Cyclone Microsystems to find out how the performance and flexibility of the CVME960 and SQUALL Modules™ can help you survive the storm.

VxWorks is a product of Wind River Systems, Inc.

CIRCLE NO. 45
The Elegance Inside The HP LaserJet IIISi™ Printer:
The 29K™ RISC Microprocessor Family.

HP's customers were on the prowl.
And Hewlett-Packard knew exactly what they were hunting for—a faster, PCL5 and PostScript™ compatible, affordable desktop laser printer.

So they built the HP LaserJet IIISi printer. And naturally, they built it around the most versatile, high performance embedded RISC processor ever: The 29K™ 32-bit microprocessor from AMD.

Only the 29K Family gives you the widest range of performance—thanks to its innovative register file and high-velocity memory interface. That's how HP achieves its blistering 17 page-per-minute throughput, even with complex PCL5 and PostScript documents.

Only the 29K Family keeps your system costs...
low while keeping performance high. Features like AMD's unique on-chip caches and burst mode give you maximum performance from less expensive memory.

Only the 29K Family helps bring your product to market so fast. You'll breeze through development with AMD's own tools, or the hardware and software tools provided by over 50 Fusion29K™ Partners. And the 29K Family continues to grow, with new members offering even higher performance and integration.

So make sure your customers are happy puppies and start designing with the 29K Family from AMD. Call 1-800-292-9263 Ext. 3 for more information.
RISC-BASED BOARDS

The advantage then is to have basically a Sun workstation tied to a VMEbus chassis—"You get all the advantages of VxWorks running on the host with Sun/OS and the advantages of VxWorks running on the target," says Schulman.

Similarly, pSOS+ will run on both environments with piece tools and development tools ported to that board. "So," he says, "We not only have a pSOS+ multiprocessing version, but we also have a complete tool kit called Caseworks RT from Multiprocessor Toolsmiths. Therefore you get a complete set of graphical design tools that run on the Sun workstation for design work including a code generator that generates C code, an application-level simulator, a high-level debugger and a set of integration tools that puts them all together in terms of board initialization and other specialized requirements."

Implementation is important

The important thing, therefore, is not the Sparc chip, but rather its implementation. "But the real magic," Schulman goes on, "is that Sun's 1E board will plug directly into a VME chassis eliminating the need to play over Ethernet: the development and target environment reside in the same chassis." He says that Ironics plans to offer a new product called Galaxy 32 development/target platform comprising a 1E running Sun/OS and any one of the Ironics' real-time engines running on the backplane. Because it can run pSOS+, it can run 29000, i960 and 88000 boards as well as talk to Sparc boards.

An alternative is to use Sun's Sparcengine 2, which is essentially the "motherboard" of the Sparcstation 2. This approach offers advantages over the VME-based platform in that the connection between the VME chassis and the Sparcengine is via an SBus-to-VME adapter. A crash of the target system, therefore, doesn't put the designer back to square one—the buffer in the adapter saves the development work and operating system. When

Heurikon (Madison, WI) was probably first on the i960 bandwagon and also reports heavy interest from real-time developers.

Though Heurikon has not reversed the byte ordering of the Intel architecture on the board, marketing director Abe Hirsch says, "We know how to swap data on the bus because of our experience with Intel architectures—others have run into trouble with the i960 as well as the 80X86." Cyclone reverses byte ordering on its CPU board so it conforms with the Motorola Big Endian configuration. "The ACE has made byte ordering a lot less of an issue since it decided on a Little Endian configuration," adds Hirsch.

Get it your way

System developers are becoming increasingly critical in terms of what they want to get their job done. "Most of the applications we've run into call for very high-performance CPU engines oriented exclusively to real-time tasks," Zackin points out. These call for very fast integer processing with no MMU or floating-point capability. "We feel confident in the architectural approach we've taken—so much so that we're no longer offering our 030 product for new designs and have no plans for an 040 CPU," says Zackin.

Heurikon (Madison, WI) was probably first on the i960 bandwagon and also reports heavy interest from real-time developers.

With any RISC discussion, the price/performance issue looms large. On one side, price sensitivities dictate certain limitations since the bulk of high-performance CPU business is in OEM products. On the other, performance is key to giving systems a competitive edge in their end-user markets. "We've bench-
The Next World Standard for Embedded Systems

IDT’s R3051 RISCcontroller™

MIPS® RISC for $30

The 32-bit R3051™ outperforms the i960 and AMD290K, and has everything you need in a high-performance, low-cost CPU:

- **Larger Cache** — the R3051 integrates up to 10KB on-chip for PostScript®, networking, or X protocols.
- **4-Deep Read and Write Buffers** — allow the CPU to run at full speed, even in low-cost DRAM designs.
- **Multi-Sourcing** — provides form, fit, and function interchangeable products.
- **Development Support** — 100% software compatible with low-cost MIPS and IDT development tools on PC, SPARC, MIPS, and Macintosh® host platforms.
- **In Production Now!**

"I could never have imagined that RISC would become so inexpensive, powerful, and pervasive, and IDT’s R3051 has made that happen."

Steve Blank
Vice President of Marketing
SuperMAC, Leader in high-end graphics

Evaluate the R3051 Today

For a limited time, we’re offering a complete R3051 Evaluation Kit, including an evaluation board and software, for $595 (an $895 value).

Call our toll-free hotline to get an IDT RISC Product Roadmap and complete information on the R3051 Evaluation Kit, so you can evaluate the nextμP standard for embedded systems today.

(800) 345-7015 • FAX: 408-492-8674
ASK FOR KIT CODE 5071
T he most popular RISC architectures today were developed in the late 1980s by companies like Sun Microsystems and MIPS Computer Systems. There are two primary reasons behind the broad acceptance of these architectures. First, both companies realized that without direct access to leading-edge semiconductor processes and design tools, they couldn’t advance their architectures alone. This led to the idea of licensing architectures to multiple semiconductor suppliers. Secondly, both companies—with the multiple source problem solved—further accelerated microprocessor user acceptance through an “open,” as opposed to a proprietary, system approach. The fact that both were Unix-based chips sewed up MIPS’ and Sparc’s early adoption and success. Much has happened since then.

Using the MIPS architecture example, MIPS provides a fully-designed, full-custom data base to a total of five semiconductor partners (currently IDT, LSI Logic, NEC, Performance Semiconductor and Siemens). Each partner builds and brings to market a pin-compatible product. MIPS benefits because its architecture is more widely marketed, thus increasing its chances of becoming “ pervasive.”

Competition between these partners is intense since all start with the identical pin-compatible product. The R2000, R3000, R3000A and soon, the R4000 are all such examples. In this commodity-like world, only performance, price, quality and relationships are the differentiators between suppliers. These are all fleeting at best. As one would expect, all of the five partners are bringing (or will be soon) derivative products to market.

In the case of LSI Logic, it announced MIPS—derivative products that include high-performance processor modules, generic Unix-based workstation chip sets, and special-purpose RISC controllers. Typical application areas addressed are the workstation and embedded control markets. As an example of the latter, LSI Logic has introduced very cost competitive products (the LR33000 self-embedding processor) that are powerful, high-speed, general-purpose RISC controllers. Large instruction caches (up to 8-kbytes), data caches, single clock inputs, and high operating frequency (up to 40 MHz) are all part of this generation. Another feature is the integration of much of the system logic that’s typically required by these types of systems. DRAM controllers, timer/counters, wait-state generators, write buffers, and a byte-wide PROM interface are all on chip.

Future-generation products will contain more of the same. Logical blocks that will be integrated include floating-point, as well as higher-performance memory interfaces (e.g., direct support of interleaved DRAM systems). Larger cache sizes (16 kbytes and up) and higher clock speeds (50 MHz and above) will appear within the next 12 months.

Another path that will be followed are families that address the needs of high-volume “vertical” markets. Already some products that are touted to be laser-printer controllers have appeared on the scene. Specialized products that cater to other high-growth areas such as single-chip X-terminal controllers (see “X Windows terminals designers search for a single-processor solution.” Computer Design, Aug., p 77), data communication and military/aerospace. These will contain features that are tailored to these markets, and will be designed in conjunction with market leaders in each of these areas.

The trend toward specialization is key. There will, however, be smaller market niches, emerging growth opportunities and companies that wish to differentiate their products that may not choose to use these “single-chip” devices. These areas are best served by ASICs containing RISC microprocessor cores. Such a program will provide potential users the benefit of a standard instruction set (thereby preserving most, if not all, the software investment in compilers, assemblers, debuggers, etc.) while providing the ability to add proprietary capability and features not available from a standard, generic RISC controller. Today, RISC cores are small enough (20k- to-50k gates) to allow a great deal of customization using contemporary multiple 100K gate ASIC technology.

The one caveat pertinent to all these market-specific and ASIC versions is the potential for the silicon to be there before the tool base is ready. Great care will have to be taken to ensure the timely development of support tools for all new product initiatives arriving on the scene. The development of compilers, logic analyzers, hardware models, behavioral models and other third-party support will require close coordination between the semiconductor companies and tool vendors.

All this activity in the RISC marketplace by so many semiconductor vendors and their system partners is resulting in the world moving at a much quicker pace. Time-to-market, time-to-production and product differentiation will be the keys for success in the 1990s.

marked our i960 CPU versus many others in the market and demonstrated that it can consistently provide 80 to 90 percent of the performance of comparable CISC boards at one-half the price in real-time simulation and control applications,” says Hirsch.

But performance measurement is difficult at best, and in many cases defies traditional wisdom. “Mips ratings have little importance in real-time applications,” says Hirsch. Zackin adds, “Around here, Mips stands for Mythical Indications of Performance. Each application is different, calling for a different set of metrics. Graphics processing, for example, is much different than running a small loop program,” he adds.

Zackin continues, “The i960CA running at 30 MHz can actually perform the advertised 66 Mips. But that’s when it’s running a loop out of its own internal cache. In real world applications—particularly in the real-time, real-world—the best it can do—even using 35-ns SRAM—is about 30 Mips.” More important than numerical Mips, adds Hirsch, are factors such as how much can be squeezed between interrupts, or how much context switching has to be done, and how fast it can be done, or what does the interrupt driver have to do before letting go of the processor.

Rick Rasmussen, general manager, MIPS Division, LSI Logic
We put SoftBench on Sun. So you can put your CASE on autopilot.

SoftBench automates all those tedious, repetitive tasks in the software development process. This gives your developers more time to think and speeds up the project life cycle, while reducing errors and rework. And now it runs on Sun SPARCstations, as well as HP and Apollo workstations.

A tool integration platform, with its own set of tools, SoftBench provides distributed computing services, tool communication, and a common user interface that's easy to learn and use. Add Encapsulator; and you can integrate your favorite CASE tools. Now and in the future. Without even having to change source code.

SoftBench will make your software development process far more efficient, cost-effective and accurate than ever before. It will protect your present and future hardware and software investments, too.

Call 1-800-637-7740, Ext. 2195 for complete product information. And get the best CASE environment under the Sun.
**RISC-BASED BOARDS**

Despite the blazingly fast performance of some of the newer processors with clock speeds now at 25 MHz, 33-MHz versions in the wings and even faster 50-MHz parts just behind, many designers still aren't satisfied. Array processors and some digital signal processors and specialized graphics processor boards offer multiple processors—CSPi (Billerica, MA), for example, offers a dual i860 board and Ariel (Highland Park, NJ) offers a VME board with four TMS320C40s—but there are only a handful of multiple-processors, general-purpose CPU boards.

In the CISC arena, Synergy Microsystems (Encinitas, CA) offers a dual 68040 board and Radstone (Montvale, NJ) a dual-processor 68040/020 board. But in the RISC area only Vista Controls (Valencia, CA) offers a dual processor (AMD 29000) board and it's designed for use in the fire control system of the Abrams A1 tank. But others have discovered clever ways to add processing power.

Cyclone, for example, is working with a sophisticated real-time system designer looking to put as many as 1,000 processors in a system. The system is designed for very high-speed data-acquisition and processing. To increase processor density, Cyclone puts a second i960 on one of its small, mezzanine boards. In the high-speed data acquisition system, each VME rack has 19 dual-processor boards, and multiple racks are tied together.

Zackin is quick to point out, though, that Cyclone’s i960 boards are used in structure to accept any of the emerging number of Spare Unimodules (MCMs) which will soon be offered by TI, Cypress Semiconductor, LSI Logic, Fujitsu, and others,” says Schulman. He continues, “We’re using the Cypress Spare chip and by incorporating the Mb and the 605 or equivalent cache MMU, multiple processors can easily be incorporated into a system either on a daughter board, or non-active (except for power and ground) companion board.”

Motorola (Austin, TX) offers its MVME167 in flavors with one, two or four processors tied together on a single module Motorola calls a Hypermodule says Jerry Gipper, the company’s VME board manager. “The 88000 is built with all the hooks necessary for tying multiple processors together,” says Gipper. While it’s possible to tie a pair of 040’s together, it requires a significant amount of glue logic. “That’s all inside the 88k,” he says.

### On the Unix side

While there’s a great deal of activity on the real-time side of the fence, boards designed for both Unix and real-time applications—looking primarily like single-board computers rather than more conventional CPUs—continue to gain acceptance among designers. The leader is Sun with its 1E board. The 1E was first to define a new generation of high-performance, multifunction boards in the RISC area, much the way Motorola had done in the CISC arena with its MVME147. But while Sun defined compactness, performance and functionality, Motorola’s Computer Group combined these with volume manufacturing technology, adding low cost to the equation.

The Sun 1E is a high-performance board capable of running Sun/OS and includes key features such as SCSI, Ethernet, parallel and serial ports, large memory, high-resolution clocks and multiprocessing hardware hooks such as special features for cache coherency, mailbox interrupts and read/modify/write operations.

Lockheed Sanders (Nashua, NH) took a similar approach with its MIPS R3000-based board offered in full military as well as commercial versions. Like the Sun board, Lockheed’s CPU makes extensive use of ASICs—in fact, there are only a handful of parts in addition to the processor, memory and three large

---

**THE RISC PROCESSOR SYSTEM BANDWAGON**

<table>
<thead>
<tr>
<th>LEAD HARDWARE COMPANY</th>
<th>88000 (RISC)</th>
<th>SPARC (RISC)</th>
<th>i960/i860 (RISC)</th>
<th>MIPS R-3000/R-4000 (RISC)</th>
<th>HEWLETT PACKARD (RISC)</th>
<th>IBM (RISC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOTOROLA</td>
<td>SUN</td>
<td>INTEL</td>
<td>M/IBM OLIVETTI</td>
<td>H-P SAMSUNG</td>
<td>IBM</td>
<td>MOTOROLA</td>
</tr>
<tr>
<td>UNSYS</td>
<td>TOSHIBA</td>
<td>ALLIANT</td>
<td>MIPS/PRIME</td>
<td>SAMSUNG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA GENERAL</td>
<td>FUJITSUIC</td>
<td>TANDEM</td>
<td>SILICON GRAPHICS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SANYO-ICON</td>
<td>MATSUISHITA</td>
<td>TORQUE</td>
<td>CDC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TEKTRONICS</td>
<td>SOLBourNE</td>
<td>SAMSUNG</td>
<td>BULL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DOLPHIN</td>
<td>TATUNG/</td>
<td>IBM</td>
<td>KUBOTA/</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEREX</td>
<td>MARS</td>
<td>ONI</td>
<td>STARDENT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PHILIPS</td>
<td>LIBREY/</td>
<td>OLIVETTI</td>
<td>ENSV/</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CETIA</td>
<td>NIPPON</td>
<td></td>
<td>OLIVETTI</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HARRIS</td>
<td>STEEL</td>
<td></td>
<td>NKK</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPUS</td>
<td>RAMTEK</td>
<td></td>
<td>PYRAMID</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ENCORE</td>
<td>COMPUADO</td>
<td></td>
<td>SIEMENS/</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>THOMPSON</td>
<td>RDI</td>
<td></td>
<td>NIXDORF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MODCOMP</td>
<td>HYNDAI</td>
<td></td>
<td>SUMITOMO</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SEIKO</td>
<td></td>
<td>TANDEM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>DATA TECH</td>
<td></td>
<td>WANG</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PHILIPS</td>
<td></td>
<td>ZENITH</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TRIGEM</td>
<td></td>
<td>COROLARY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>STAR TECH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SOLARIX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TWINHEAD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RISC processors have begun an invasion of major systems companies. This chart shows significant affiliations of large systems companies with specific RISC architectures.
Take FDDI To New Heights With The Power Of Partnership.

To achieve boundless performance in FDDI networking you need the strategic application of all your resources; from adapter hardware and driver software through system-wide orchestration and service. That's why at CMC we put The Power Of Partnership to work with our customers around the globe.

The result: the world's most efficient, highest performance FDDI VMEbus network adapters.

Through dynamic and collaborative enterprises, like our FDDI Forerunners Program, a new generation of adapters that fulfill the promise of FDDI connectivity is now available.

Our adapters feature the most significant advances in FDDI to date, including on-board RISC microprocessor, integrated SMT and SNMP software, 2 megabytes of dual-ported memory, fast address detection circuitry and custom silicon crafted for performance – fully supported by the technical team that has made CMC the world leader in VMEbus Ethernet and ISDN products.

To soar to new heights in connectivity call for The Power Of Partnership.

Call 1-800-CMC-8023.

The New Generation of FDDI Adapters.

CMC

A Rockwell International Company

125 Cremona Drive, Santa Barbara, CA 93117, Phone: 1-805-562-3173
1-800-CMC-8023 FAX: 1-805-966-6478 In Europe: 44-81-577-2900

The Power Of Partnership and CMC are trademarks of CMC.
**RISC-BASED BOARDS**

ASICS. And while Sun and Lockheed bring high levels of integration and performance to their boards, they both come down on the price side.

Omnibyte (West Chicago, IL) is also on the MIPS R3000 side of the fence with a second-generation R3000 board. "While we feel we were successful with our first generation," says planning director, Pete Czuchra, "we also gained a lot of experience which we were able to use in the second generation."

Like many of the other Unix/real-time RISC CPU offerings, Omnibyte's board, dubbed Pulsar, provides a variety of I/O including Ethernet and SCSI as well as four serial and a real-time clock/calendar. But instead of providing the configuration on a single VME board, Omnibyte opted for a two-board version which provides a number of advantages. "First, the two boards provide a clean way to get I/O off to the P2 VME connector instead of from the front panel. Second, using two full slots, we can take advantage of the additional power and ground pins and not overload the single slot," says Czuchra.

Czuchra says that the company's board is finding a home in a number of applications from high-performance workstations to real-time applications. It has software support in the real-time arena from C Exec, JMI Software (Spring House, PA), to Wind River's VxWorks and Ready Systems' VRTX. And in addition, the company offers an Ada compiler and MIPS' RISC/OS version of Unix. Czuchra is also singing out of the same price/performance hymn as many of the other makers of RISC-based CPU boards. Omnibyte's Pulsar board in a 25-MHz version sells in hundred quantities for under $3,000 each—a price Czuchra says translates out about $120/Mips.

Motorola's 88000 RISC family has gotten off to a relatively slow start. Early on, Motorola's computer group as well as Force, Eltec (Mainz, Germany) and a few other board makers jumped on the processor, but only to find a dearth of real-time support, and subsequently, customers. Force, for example, was one of the early adopters of the 88000, but switched over to the Sparc just over a year ago. "Motorola didn't offer the real-time support for the part that designers need," says Force vice-president of operations, Fred Rehhausser.

And true, Motorola has been slow in providing significant real-time support. Though some major announcements are expected before year-end, the chip is only supported by Lynx, Uniflex (a real-time to Unix bridge), and Motorola's own VME Exec. With Motorola's traditionally strong working relationship with Ready Systems and Software Components Group, it's expected both VRTX and pSos+ will soon be announced for the 88000.

Other board makers that have stayed with the 88000 chip report brisk activity and are in eager expectation of new real-time support. At the present time, Gipper reports sales of Motorola's 187 board to be about 60 percent into Unix applications and 40 percent in real-time. In addition to applications in Motorola's own Multi-Processor Computer area, 88000 boards have been surfacing in medium-performance server products and a number of simulation products.

And Motorola's computer group itself has been through three iterations of its 88000 product before finally releasing its 187. The first two were multiple-board sets with hefty price tags. "The 187," Gipper says, "sells for only about $2,500 in thousands and under $4,000 for quantity one. This gives developers a good opportunity to get into the RISC environment inexpensively."

**The future is faster**

The future of the CPU board business is faster boards with greater functionality and lower prices. For this generation, and perhaps the next, RISC-based designs will win the day for many applications. And true, Motorola has been slow in providing significant real-time support. Though some major announcements are expected before year-end, the chip is only supported by Lynx, Uniflex (a real-time to Unix bridge), and Motorola's own VME Exec. With Motorola's traditionally strong working relationship with Ready Systems and Software Components Group, it's expected both VRTX and pSos+ will soon be announced for the 88000.

Other board makers that have stayed with the 88000 chip report brisk activity and are in eager expectation of new real-time support. At the present time, Gipper reports sales of Motorola's 187 board to be about 60 percent into Unix applications and 40 percent in real-time. In addition to applications in Motorola's own Multi-Processor Computer area, 88000 boards have been surfacing in medium-performance server products and a number of simulation products.

And Motorola's computer group itself has been through three iterations of its 88000 product before finally releasing its 187. The first two were multiple-board sets with hefty price tags. "The 187," Gipper says, "sells for only about $2,500 in thousands and under $4,000 for quantity one. This gives developers a good opportunity to get into the RISC environment inexpensively."

**For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.**

Ariel (908) 249-2900 Circle 245
CSPI (617) 277-6020 Circle 246
Cyclone Microsystems (203) 786-5536 Circle 247
Eltec Electronik (613) 158-80 Circle 248
Force Computers (408) 370-6300 Circle 249
Heurikon (608) 831-0900 Circle 250
Intel (800) 548-4725 Circle 251
Ironics (607) 277-4060 Circle 252
JMI Software (215) 628-0840 Circle 253
Lockheed Sanders (603) 885-4321 Circle 254
Mizar (214) 466-2664 Circle 255
Motorola (602) 439-3000 Circle 256
Omnibyte (708) 231-6880 Circle 257
Radstone Technology (303) 391-2700 Circle 258
Ready Systems (408) 736-2600 Circle 259
Software Components Group (408) 437-0700 Circle 260
Sun Microsystems (415) 336-4000 Circle 261
Synergy Microsystems (415) 753-2191 Circle 262
Vista Controls (805) 257-4430 Circle 263
Wind River Systems (415) 748-4100 Circle 264
Omnibyte has the most complete line of MIPS R3000 VME hardware, software and systems for your project. In fact you may select from 72 distinct VME configurations.

You can get the fast and powerful Pulsar 3000™, shown above, featuring:

- 25MHz R3000A RISC CPU
- 25MHz R3010A Floating-Point Coprocessor (opt.)
- (4) R3020 Write Buffers
- 128KB (or 32KB) I-cache
- 128KB (or 32KB) D-cache
- 32, 16, 8 or 4MB DRAM
- High speed SCSI port (opt.)
- Ethernet interface (opt.)
- (4) serial ports
- (4) ROM sockets (up to 4MB)
- Real time calendar clock w/battery
- 2KB NV RAM
- VIC068 VME Interface (slot 1) Controller

And the Pulsar is available with the following software:

<table>
<thead>
<tr>
<th>Title</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPP/e¹</td>
<td>PROM monitor debugger &amp; I/O library</td>
</tr>
<tr>
<td>SPP¹</td>
<td>SPP/e with architecture &amp; cache simulator</td>
</tr>
<tr>
<td>IDT/c²</td>
<td>IBM/SUN X-compiler</td>
</tr>
<tr>
<td>C EXECUTIVE³</td>
<td>Real time monitor</td>
</tr>
<tr>
<td>ADA⁴</td>
<td>ADA compiler</td>
</tr>
<tr>
<td>VxWorks⁵</td>
<td>Real time o.s.</td>
</tr>
<tr>
<td>RISC/os¹</td>
<td>UNIX⁶</td>
</tr>
</tbody>
</table>

In addition to our boards and software, we can also provide you with a complete line of MIPS development systems.

For further information, give Larry Snow a call today at 800-638-5022, (708-231-6880 in IL).

OMNIBYTE CORPORATION
245 W. Roosevelt Rd.
West Chicago IL 60185

Trademarks: 1-MIPS Computer Systems Inc. (available in binary or source), 2-Integrated Device Technology, Inc., 3-JMI Software Consultants Inc., 4-DOD, 5-Wind River Systems (available for MIPS and DEC workstations), 6-AT&T
Omnibyte supports your total effort with a complete line of MIPS R3000 VME hardware, software and systems. With Omnibyte, you will get the most appropriate VME board for your application. That's because VME is our business and we have 72 distinct configurations to meet your needs. You can obtain the software and software support directly from us. And you can get full R3000 systems to help you develop your application.

Just look at the features on our high speed OB/ACP-VR3000™ shown above:

- 25MHz R3000A RISC CPU
- 25MHz 3010A Floating-Point Coprocessor (opt.)
- (4) R3020 Write Buffers
- 128KB (or 32KB) of I-cache
- 128KB (or 32KB) of D-cache
- 32, 16, 8 or 4MB of DRAM
- (1) RS232C serial port
- (4) ROM sockets (256KB max.)

And you can get the following software with the VR3000:

<table>
<thead>
<tr>
<th>Title</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPP/e</td>
<td>PROM monitor &amp; debugger</td>
</tr>
<tr>
<td>SPP</td>
<td>SPP/e plus architecture &amp; cache simulator</td>
</tr>
<tr>
<td>IDT/2</td>
<td>IBM/SUN X-compiler</td>
</tr>
<tr>
<td>C EXECUTIVE</td>
<td>Real time monitor</td>
</tr>
<tr>
<td>ADA</td>
<td>ADA compiler</td>
</tr>
<tr>
<td>VxWorks</td>
<td>Real Time o.s.</td>
</tr>
<tr>
<td>RISC/os</td>
<td>UNIX</td>
</tr>
</tbody>
</table>

You also have this same selection of software for our PULSAR 3000™ which is shown on the opposite side of this page.

For more information on our line of R3000 VME boards, software or systems, call Larry Snow today at 800-638-5022, (708-231-6880 in IL)

OMNIBYTE CORPORATION
245 W. Roosevelt Rd.
West Chicago IL 60185
Trademarks: 1-MIPS Computer Systems Inc. (available in binary or source), 2-Integrated Device Technology, Inc., 3-JMI Software Consultants Inc., 4-DOD, 5-Wind River Systems (available for MIPS and DEC workstations), 6-AT&T
Pinouts and performance drive PAL choices

Though few 5-ns-and-faster PALs have been released to market, designers building prototypes around high-clock-rate processors are evaluating PAL contenders for pin-out and system performance.

Barbara Tuck
Senior Editor

Not much has happened with 5-ns-and-faster PAL products since focusing on that technology a year ago (see “High-speed PALs keep pace with today's processors,” Computer Design, Oct. 1990, p 75). In fact, anticipated demands for the lightning-fast PALs have not materialized. Several factors are responsible for the reduced demand for the newest generation of high-speed PALs: one factor, no doubt, has been the downturn in the economy, specifically the slowdown in the PC market. Another factor has been that 40- to 60-MHz CISC and RISC microprocessors, which are pretty much driving the speed requirements for the 5-ns and faster PALs, are just now becoming available. The third, and perhaps the most interesting to ponder, is the ASIC factor. Can we expect the demand for high-speed PALs to ever be what it has been in the past, with ASICs themselves being faster and more affordable?

Standard package is the choice

With 5-ns-and-faster bipolar parts shipping from Texas Instruments (Houston, TX) and Advanced Micro Devices (Sunnyvale, CA), it's become clear that customers prefer the industry-standard pinout of the TI and AMD 5-ns PALs over the proprietary pinout of AMD's 4.5-ns parts. Now that National Semiconductor (Santa Clara, CA) has gone into production with its 5-ns bipolar PALs, also in an industry-standard pinout, designers have a third source from which to select high-speed PALs. And as designers qualify parts from TI, AMD and National, especially in the systems in which the parts will be operating, preferences are being formed for one vendor's PALs over another, whether it be for robustness of design or simply for a history of good experience with a certain vendor. In the meantime, an AMD/TI proposal for a new industry-standard package for faster-than-5-ns devices is going through the JEDEC approval process. At press time,

After going through the JEDEC approval process, this high-speed PLD pinout was agreed upon earlier this year as the standard for the next-generation of fast PLDs, expected to run at about 3.5 ns. The new pinout has ground and power pins interspersed among outputs to reduce ground bounce, minimize skew, and maximize speed.
**HIGH-SPEED PALS**

the announcement date for the compromise pinout hadn't been determined.

**Two ECL PALS are MIA**

But what about the blazingly fast ECL PALS from National and Cypress Semiconductor's subsidiary, Aspen Semiconductor (San Jose, CA)? And whatever happened to the 5-ns BiCMOS PALS that Philips/Signetics (Sunnyvale, CA) had expected to sample early this year? It turns out that the appeal of costly ECL parts such as National's 2-ns PAL hasn't broadened since last year. It's still being limited to very sophisticated users designing high-end machines like minisupers and, to a lesser extent, test equipment.

As for Signetics' promised BiCMOS, engineering efforts have been delayed, according to Signetics, by a production-facility move from Sunnyvale to Albuquerque, New Mexico. A revised schedule marks the second or third quarter of next year as National's 2-ns PAL target date for sampling Signetics' 5-ns BiCMOS PALS. National, also a BiCMOS booster, expects to announce a BiCMOS industry-standard PLD part at 5 ns or faster in the first quarter of next year. And Lattice Semiconductor (Hillsboro, OR) is talking about 5-ns PALS in pure CMOS but isn't offering a timetable for introduction.

From the relative numbers of users giving feedback on qualifying or designing in 5-ns PALS, it seems that getting to market early has been to TI's benefit. Dale Ray, design engineer at General Dynamics (Fort Worth, TX), ordered about 10 samples from TI when he needed a 25-MHz four-phase clock generator for a proprietary board. Though Ray had heard reports that TI was having problems supplying the fast PALS, as well as rumors of a problem with a knee in the output curve of TI's device, designers at General Dynamics received the samples they requested without delay and report that the 5-ns parts are working reliably within the system environments into which they've been designed.

Two years ago, when Ray's group at General Dynamics began the design series just being released to market, designers used 7.5-ns PALS in abundance. For General Dynamics' new design series, he expects the group will use a lot of 5-ns parts. In the case of Ray's design group, speed requirements are not driven so much by processor clock speeds as they are by the necessity to interface to other computers. "Our systems can handle up to 25-MHz bus cycles, but by the time we do address comparisons and so on, 7.5 ns is right on the edge of getting the job done," he explains.

Mike Tubbs, design engineer at Compaq (Houston, TX), reports being forced to use 5-ns PALS to support cache memory and thus maintain system clock speed in a proprietary product about to go into production. Tubbs had also heard that TI was having some problems early on with its 5-ns parts, but Compaq found no glitches in the PALS' operation.

A product engineer qualifying PALS at another major computer vendor comments, "The 5-ns targets are achievable. The processes have been refined enough so that they will be reliable." As for setbacks that TI and AMD are both reported to have had somewhere along the 5-ns PAL internal-development curve, "a vendor pursuing such an aggressive product can't be expected to invent on schedule."

**System tests significant**

"Any vendor's 5-ns PALS, when run through traditional qualifications, will do well," says Christopher Lindstrom, supply quality engineer at NCR (Columbia, SC). "But put them in systems, and it's a different story," he says. Lindstrom has qual-

---

**TIBPAL20L8-5 data path diagram**

In designing its 5-ns PAL, TI minimized the effects of system-level noise on the workings of the TIBPAL20L8-5 by powering it from internally regulated supplies that remain invariant over large swings in temperature and $V_{cc}$ and by using ECL-type circuit techniques. The voltage swing on the input emitter followers of TI's 5-ns PAL is determined by the input differential supply voltage ($V_{REG ID}$) on the high end, and the input current tail voltage ($V_{CT}$) on the low end. The swing can be adjusted by tailoring these local regulators.
Don't be boxed in by ABEL™-FPGA's 1,000-gate capacity.

By their own admission, "...ABEL™, FPGA can safely handle 1,000 gates..." With today's FPGAs pushing 10,000 gates, a 1,000-gate design tool just won't cut it. You have to slice-up your design into "modules" and do it a piece at a time. That doesn't make sense. Not when MINC’s PGADesigner gives you the design capacity for today's largest FPGA... and then some. You'll not only have elbow room now, but room to grow, too.

Unlike ABEL-FPGA, which is based on the ABEL™ PLD compiler, PGADesigner is a design synthesis system which allows you to design entire FPGAs in a single file for device design, optimization and simulation. By simulating entire designs, you can check functionality without going through place and route... another time and money saver.

It's performance like this that's made MINC the choice of Xilinx and Actel. And why PGADesigner is being fully integrated and resold by the leading CAE vendors. It's also one of many reasons we have more installed seats for PLD and FPGA design tools on UNIX systems than any other supplier of programmable design synthesis tools.

So unwind and call us today! Ask for our FPGA Design Capacity Analysis and find out what you can do with a real FPGA design tool. And for a limited time, we'll include a FREE FPGA device library when you purchase PGADesigner.
ified the TI, AMD and National 5-ns bipolar PALs for NCR and leans toward the new devices from National. According to him, National is the only vendor to have addressed an undershoot problem in the high-speed PALs. “With built-in safeguards for system problems, National has a much more robust design,” says Lindstrom.

So far, NCR has designed in TI’s 5-ns PALs and is following up with AMD and National parts. Three or four of the high-speed PALs are going onto a 50-MHz processor board, implemented as part of NCR’s strategy for building seven levels of computing power, from notebook computers to powerful parallel-processing machines. For applications problems with the 5-ns devices, Lindstrom reports having found a problem when TI’s part is subjected to a floating input. According to him, TI is examining that problem now.

Call TI hotline

At TI, PLD strategic marketing manager Jon Lange encourages designers encountering applications difficulties with TI parts to pick up the TI hotline. As for the rumored devices in the output curve of TI’s 5-ns device, “We don’t have a knee in any of our output circuits. As part of the breadboarding process, we did see a problem internally with early engineering units, but they were samples,” says Lange.

As for vagueries related to supplying the L8 and R8 in 16- and 20-pin packages, Lange says that TI is in a position to deliver as many parts as users ask for. TI hit its internal schedule for introducing the L8 and R8, according to Lange, but didn’t begin shipping as early in the second quarter as some users expected. The first week of this month is TI’s target for going to production with R4 and R6 devices. “As we release those parts,” says Lange, “they’ll be up for sale, and users will have them within six weeks or less.”

TI did separate designs for the four 5-ns PAL lead options “to extract the best possible output conditions,” explains Lange. The design criteria TI adopted were aimed at faster devices and cleaner edges. “Users can’t afford to design around a feature in a PAL that’s not clean and predictable,” says Lange. As for noise immunity, Lange says that TI’s design innovations make its 5-ns PALs “very quiet and very true under all conditions. There’s no chance of false switching.”

Demand picking up

Lange says that TI has been somewhat surprised at the slow demand for high-speed PALs. “We were assuming production demand, but it hasn’t materialized for the 5-ns devices.” The demand has just recently picked up, according to Lange, as higher-speed versions of the 80386 and 80486 become available to users in volume.

Most of AMD’s orders for a few hundred thousand 4.5- and 5-ns PALs have come in recently, says Andy Robin, director of PLD marketing at AMD. “Far and away, the demand is for the 5-ns part,” says Robin. “We have a good following for the 4.5-ns part from sophisticated users, with more design wins every week. But we expect the majority of parts shipped to be 5-ns.”

Digital Equipment Corp (Maynard, MA) is using AMD’s 4.5-ns PAL to boost speed in a cache address controller. DEC reports that before the 4.5-ns devices were available, PLDs couldn’t be used in cache-controller applications. But AMD’s part is not only fast enough to cycle an address, according to DEC, but it also eliminates parts and gates, thus reducing the number of components on a subsystem.

AMD is tempering its disappointment at not being able to deliver its proprietary 4.5-ns pinout to a broader market by devoting its efforts to pushing an industry-standard package for parts faster than 4.5 and 5 ns through the JEDEC approval process. “The new package doesn’t have the same pinout as the 4.5-ns PAL but adapts the same philosophy as far as having more ground pins distributed among I/Os,” says Robin. His best guess is that the next-generation PAL will be a 3.75-ns or 3.5-ns device.

More bipolar and then BiCMOS

After sampling for awhile, National recently went into production with its 5-ns bipolar PALs. The market demand has been slow but is picking up as customers build prototypes of 80386- and 80486-based PCs, says Jay Kamdar, director of marketing for programmable products. National has established a leadership position in ECL PALs, is now competing in 5-ns bipolar PALs, and with the introduction of a 5-ns-or-faster industry-standard PLD in BiCMOS early next year, hopes to establish market leadership. “Commitments to ECL are hard to come by,” reports Kamdar. National’s strategy for its 5-ns bipolar latecomer has been to design it more robustly than TI’s or AMD’s 5-ns parts. As for BiCMOS, National wouldn’t divulge the specific part to be implemented or its exact speed—just that it’s targeted at performance-critical applications. “It will offer the highest performance the industry has seen yet,” predicts Kamdar.

In the meantime, Signetics has seen silicon on its much-delayed BiCMOS PALs and hopes to sample them in the second or third quarter of 1992. “Though Signetics will be slightly late to market with 5-ns PALs, we have a tighter distribution to 5 ns at a time when other makers are having difficulty shipping 5-ns devices reliably,” says Paul Sasaki, Signetics strategic marketing manager for PLDs. The industry is at the edge with TTL, says Sasaki. National is counting on BiCMOS to be faster as well as to deliver a constant supply with good yield.

While Signetics and National are
ICEBOX™ VMEbus System Enclosure

The Case For The Best Case.

Would you believe close to half the spurious board level problems in your system are enclosure-related? Odds are, they are. The new Ironics ICEBOX roots out tricky system problems — before they start.

ICEBOX answers cooling demands that leave muffin fans gasping for air, because our 550 CFM Blower/Diffuser/Plenum (patents pending) ensure vigorous, even cooling no matter how dense your slot loading — with no "dead" spots.

ICEBOX’s 16 gauge steel cabinet, swing-aside power supply (patents pending), and uncluttered interior layout give you a tough, accessible case with plenty of room to mount all the I/O your system requires.

ICEBOX’s premium electronics produce vast power reserves, while limiting electrical noise. Each component is selected to reduce headaches and improve reliability, because we know you’d rather tune your application — not the box you’ve put it in.

Call our VME Product Hotline today — 800-334-4812.

IRONICS Incorporated
798 Cascadilla Street
Ithaca, New York 14850 USA
607.277.4060
Fax 607.272.5787
Telex 705742

CIRCLE NO. 51
Tadpole Single-Board Computers.
Anything But Plain Vanilla.
When your project calls for a single-board computer, here's the scoop on getting a board tailored to meet your application needs. Tadpole's expertise is in the design and development of leading-edge computing engines, fully supported by UNIX and Real Time software. Our high-performance standard range includes MC680x0, MC68100, 1860 & 1960 design choices on VME or Multibus II. As an extension of our standard range, Tadpole offers its expertise in semi-custom or full custom design services.

One taste of what Tadpole has to offer, and you'll never settle for plain vanilla again.

TP34V...68030 on high-performance VME with 2 SCSI controllers, 6 RS232 ports for enhanced I/O
TP40V...68040 on VME with up to 32MB DRAM & SCSI. A complete SBC solution
TP41V...68040 on VME/VSB with memory protection hardware for task partitioning
TP43M...68040 on Multibus II. Designed for high-performance I/O operations
TP860M...860 high-performance 64-bit RISC processor on Multibus II
TP960V...960 on VME. Flexible DRAM, SRAM, EEPROM for embedded control
TP881V...88100 on VME/VSB with 1-8 CPU's & up to 128MB parity DRAM
TP884M...88100 on Multibus II with up to 32MB EDC-protected RAM

Software available includes TP-IX UNIX, VRTXvelocity, pSOS+ & VxWorks.
If output undershoot excursions caused by purely capacitive loads are large enough in magnitude and duration, they can affect the access times of high-speed PALs by many times their specification limits. The figure (upper right), showing a comparison of National's bipolar 5-ns PAL output characteristics with and without undershoot compensation, illustrates how a 150-pF load on all outputs can affect access time by dynamically altering the input threshold characteristics of the output buffer.

When an output high-to-low transition occurs, outputs undershoot below both system ground and the PAL's internal ground. With a large and purely capacitive output load, there's no current supplied to the load to pull it back above ground except what's delivered to the output driver internally (usually about a 1.5-KΩ equivalent resistance). That equivalent resistance, multiplied by the 150-pF load capacitance, creates a 200-ns-or-greater time constant. During the dead zone, or the time period the output is below ground, the input to the output buffer is pulled to a voltage lower than its normal operating range through the output driver's clamp diode. As a result, the output will effectively stay low since any subsequent edge arriving at the input of the buffer will not be recognized.

To reduce the output undershoot and its dependence on the load, National has added the simple circuit shown in the figure (lower right) to the output buffer. The comparator in the circuit senses the difference between the output driver's collector and emitter voltages. When the collector voltage falls below the emitter voltage as the output undershoots, the comparator delivers a predefined voltage to the output pullup driver, thereby delivering I₀ₛ current directly to the load capacitance and reducing the time constant of the dead zone to 6.75 ns (an equivalent resistance of about 45 Ω). This significantly reduces the window of time during which the next edge can be affected as well as the magnitude of that effect, according to National.

Measured data on National's 5-ns bipolar PAL, loaded with 150 pF, all outputs switching, and without undershoot compensation, shows a 25-ns access-time increase. Under the same conditions, with undershoot compensation, National says that access increase is reduced to less than 2 ns. National says the relative simplicity of the undershoot compensation circuit results in an additional current per output of only 150 µA and less than 1 percent area increase to the output buffer.
This is a testimonial for open design systems for programmable logic. Atmel thinks it's the best way for you to go.

You have enough problems, and your hands should not be tied with proprietary design systems. You should be able to pick the latest and greatest third-party tools for programmable logic. Standard tools will cut system entry costs (the boss will love that), and you won't have to upgrade the kit for each new device architecture. And, you'll be able to use anyone's PLDs (especially ours).

Atmel features an architecture that gives high-gate utilization and predictable high-speed performance. And, here's a bonus: your application will not affect the performance of our EPLDs.

<table>
<thead>
<tr>
<th>Device</th>
<th>Gate Count</th>
<th>System Frequency</th>
<th>Pins</th>
<th>Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT22V10</td>
<td>500</td>
<td>80MHz</td>
<td>24</td>
<td>NOW</td>
</tr>
<tr>
<td>ATV750</td>
<td>750</td>
<td>55MHz</td>
<td>24</td>
<td>NOW</td>
</tr>
<tr>
<td>ATV2500H</td>
<td>2500</td>
<td>40MHz</td>
<td>40</td>
<td>NOW</td>
</tr>
<tr>
<td>ATV5000</td>
<td>5000</td>
<td>50MHz</td>
<td>68</td>
<td>NOW</td>
</tr>
</tbody>
</table>

So, if you want programmable logic that meets the spec no matter what your application, call Atmel, the people who think that open design systems are the only way to go.

DECLARE YOUR INDEPENDENCE!
HIGH-SPEED PALS

New pinout standard embraced for faster-than-5-ns PALs

Keeping customers happy often requires faster and faster hardware. Keeping competitive often requires being first to market with faster and faster hardware. Microprocessors keep getting faster and have increasingly become central to delivering faster hardware. Over the last decade, CISC processors have gone from 8 bits at 4 MHz to products such as the 32-bit Am386 at 40 MHz. RISC processors are even faster, with the Am29000 and others delivering 40 to 60 MHz and more.

Being the firstest with the mostest isn’t easy: even though many have the same microprocessors available to them, not everybody can be first to market with a hot new box. Especially when design errors occur and marketing people change the product definition at the last minute.

But being first with the most is key, so the pressure to reduce design cycles is enormous. And that pressure is what has fueled the terrific surge of the fastest growing segment of the logic market: PLDs. The last-minute design change capability of PLDs is practically legendary—many are the engineers whose projects have been saved by an edit to their PAL device codes.

Another nice virtue of PLDs is that they’ve gotten faster just when we need them. In fact, they have delivered a new burst of speed more frequently and faithfully than any other form of digital logic, and thus arrived at 5-ns/117-MHz speeds, an order of magnitude improved from their initial versions of 13 years ago. In fact, PAL devices are now the fastest form of TTL-compatible logic.

Now, aside from being a great partner for fast microprocessors, PLDs are a simple and powerful tool kit for fixing critical-path timing problems.

There are some gotchas, though. If a collection of ultra high-speed parts are used to make an ultra high-speed board, it won’t tolerate the loose design techniques that worked just a year or two ago. Ground bounce, ringing, reflections, excessive overshoot and undershoot, glitching, unaddressed electromagnetic interference and radio frequency interference issues, and other hazards await the designer who sticks to yesterday’s long traces, unterminated lines, and generally cavalier approach. More than ever before, minimums can bite and skews can steal a board’s performance potential. Fighting to wring out nanoseconds or even picoseconds takes first-rate engineering.

Members of the JEDEC PLD committee decided that if PLDs were to continue to get faster, which they are, perhaps something should be done to make them easier to use. So a new, high-speed PLD pinout standard was agreed upon earlier this year. This pinout has the virtue of reducing ground bounce by interspersing grounds among the device’s outputs.

Likewise, putting power pins among the outputs maximizes the speed that the device can deliver. The power and ground scheme minimizes skew. And, finally, the power and ground distribution among the outputs may save a designer or two from creating crosstalk problems because of their board layouts.

So as PLDs move along to the breakneck rate of about 3 ns/135 MHz, a new pinout will make board designers’ challenges surmountable. And AMD will ship an eighth generation of PLD speed into performance-hungry sockets throughout the world.

One last question is left. It seems almost a given that system performance and time-to-market will continue to be key. As microprocessor speeds continue to climb and PLDs get to 2-ns/175-MHz speeds, will anybody know how to do the good 80+ MHz TTL board designs that use them?

Andy Robin, director of PLD marketing, Advanced Micro Devices

GAL device.” When asked about a crossover point from CMOS to bipolar with regard to $I_c$ vs frequency, Tomlinson observes that at no point in the operation of the Lattice GAL16V8B-7 device does it come close to the bipolar 7.5-ns device. “The bipolar 7.5-ns device is specified at 210 mA $I_b$ (static) whereas at 25 MHz, 5.25 V$_{dd}$, the Lattice device is specified at 115 mA max. At 100 MHz, $I_e$ for the GAL16V8B will approach 117 mA max, but that’s a long way from the bipolar’s 210 mA,” Tomlinson points out.

Tony Chatzigiannis, member of the technical staff at Silicon Graphics (Mountain View, CA), has tried Lattice’s 7.5-ns GALs but hasn’t tested them extensively. He would, though, be interested in 5-ns pure CMOS devices from Lattice because the EECMOS parts are “very programmable—you don’t have to waste the parts.” Although Chatzigiannis didn’t have data available on ground bounce figures for the 7.5-ns parts, he reports that, “We’ve had no problems with the CMOS GALs, even though we’ve really pushed the parts, with a lot of outputs switching at the same time.”

Chatzigiannis is currently designing 5-ns PALs from AMD and TI into video graphics boards for Silicon Graphics’ main graphics systems. Though system clocks on the boards aren’t necessarily very fast, designers require tight timing for clock multiplexing. “We’re playing games with system clocks and can’t tolerate delays going through the clocks,” notes Chatzigiannis. “We’re using PALs to select clocks.” Though Silicon Graphics is mixing AMD and TI parts in its new system, Chatzigiannis tends to prefer AMD to TI. “I’ve never had a bad experience with AMD,” he says.

With so few 5-ns-and-faster applications having been released to market, it seems doubtful that demand for high-speed PALs will ever again match the volumes of past-generation devices. Since ASICs have gone down in price and up in speed and density, they’ve gained in appeal. Not to mention FPGAs, which have taken over as the darlings of the industry. NCR’s Christopher Lindstrom observes that at one time NCR would have put up to 50 PALs on a board, but now designers will use somewhere between three and 15. “ASICs are so much more affordable,” Lindstrom says. “And what you can’t do in ASICs, you can do in super PLDs.
Broaden Your Horizons ...

with a VME wide-area T1 network communications card from Newbridge Microsystems.

Now, from Newbridge Microsystems, true T1 network communications capability is available with the VMET1-105C Communications Card. For the first time, DS0 based network services such as standard T1, Fractional T1 and Switched 384 using proven Newbridge wide area network interface technology are available to OEMs and system integrators working with high performance VMEbus platforms.

The VMET1-105C offers point-to-multipoint capability with the ability to connect directly to North American T1 networks and sub-divide the T1 bandwidth. The modular design easily accommodates a mix of data, voice and video information, effective maintenance and customer specific configurations. It is also compliant with future DS0 based network services.

The VMET1-105C can be configured for use in either Central Offices or at customer sites with optional CSU and DSX-1 interfaces. Versatility and performance can be further enhanced by onboard DMA, scalable VMEbus interface for use in 16/32 bit, 32 bit and 64 bit VME systems and an optional HDLC module.

For more information on this exciting product, call us at 1-800-267-7231.
HIGH-SPEED PALs

such as faster MACHs or low-gate-count, high-speed FPGAs.” NCR is pushing the envelope of technology, notes Lindstrom, and will do as many as four or five passes of a board.

Compaq’s Tubbs reports that while three designs in progress today at Compaq use 5-ns PALs, at least two of them will be moving to ASIC implementations. A cost-reduction group at Compaq does ASIC-based board revisions after products go to market.

PALs still needed

Nevertheless, the demand for PALs will always be with us. It’s just the volume of that demand that’s in question. There will be fewer PALs in the future, predicts Gary Gostin, senior system architect at Convex Computer (Richardson, TX). “We’re trying to put as much into ASICs as we can, but there will always be a need for glue logic.” Convex is one of the small number of customers for National’s 2- and 4-ns ECL PALs. The high-speed, high-cost ECL devices have been designed into the recently announced Convex C3800 supercomputer family, which run at 16 ns. “We needed something that was fast enough to go from one gate array through a PAL into another gate array in one clock cycle. We tried to pull as much as possible onto Vitesse GaAs gate arrays, but we still needed glue logic,” says Gostin.

Semiconductor vendors, too, are seeing a shift away from PALs. TI’s Lange says that PALs are no longer the logic people design around—now it’s ASICs. “Customers will use PALs when they come up against a market window. A PAL will be the last thing in there to accomplish a design goal, to make up for speed lacking in other components. We call it ‘oops logic’,” says Lange.

And what does the future hold for PALs? Where will silicon technology go after 2-ns ECL PALs, 4.5- and 5-ns bipolar, 5-ns or faster BiCMOS and 5-ns pure CMOS? Will TTL continue as the standard as we go to even higher frequencies, or will the industry adopt a lower-voltage standard?

Feedback from users and vendors on these issues isn’t definitive. “We’re pretty much at the end of the road for 5-V PALs,” says Signetics’ Sasaki. “It may happen that we’ll go to a lower voltage. The JEDEC committee is looking at a low-voltage standard, at about 3 V.”

General Dynamics’ Ray doesn’t foresee his company designing with 3-V PALs, “unless a lot of logic is

Price Less.

At $500 less than the competition, the Mizar 040 board is a masterpiece. Especially when you consider the engineering achievement of a true single board computer that combines the 68040 CPU with high performance Ethernet, SCSI, parallel and serial I/O, plus support for Unix 5.4 and multiple real-time operating systems.

The Mizar MZ 7140 is designed for real world applications with engineering emphasis on I/O performance, reliability and full features. Viewed from any angle—performance, versatility or price ($3495 with 4 MB, quantity 1), the Mizar MZ 7140 is a work of art.

Call today to get the price less original 040 board for your applications.

MIZAR

1419 Dunn Drive • Carrollton, TX 75006
1-800-635-0200

©1991 Mizar Digital Systems, Inc.
Mizar is a registered trademark of Mizar Digital Systems, Inc. Other names are trademarks of their respective manufacturers.

CIRCLE NO. 69
Why has Packaging become a Science?

High density packaging applications have become routine. The resulting heat by-products require greater attention to cooling. International EMC regulations have resulted in stringent shielding requirements. More and more large systems are being designed on a modular building-block basis. All this must be accomplished while still keeping packaging costs in line. The ability to effectively and economically address this packaging science has been designed into the SCHROFF product line. Leading electronics manufacturers in America, Europe and Japan have standardized on the SCHROFF packaging system.

The SCHROFF "System" represents the most complete and versatile packaging concept in the world.

Testing by independant labs has confirmed SCHROFF’s shock and vibration claims.
For detailed product literature or applications engineering assistance call 1-800-451-8755.

SCHROFF INC.
170 Commerce Drive - Warwick, R.I. 02886
Tel. (401) 732-3770 - Fax (401) 738-7988
CIRCLE NO. 55

For a 1991 Design/Configuration Guide call 1-800-451-8755
I HIGH-SPEED PALs

done in a 3-V standard. The functionality of 3-V stuff is limited.
All of our interfacing is set up at TTL levels." Compaq’s Tubbs, on the
other hand, thinks it will be necessary for high-speed processors, as
well as parts to go along with them, to go to smaller voltage swings
before noise problems become tremendous. And Lattice’s Donovan
says that, as designers go up to higher frequencies and down to
lower power, they’re going to have to reduce the range they’re swinging
over.
I How fast should it go?
As for the next generation of PALs, Donovan says that the benefit be­
dyond 5 ns becomes questionable.
“You’d have a very fast propagation delay through the IC, but then mas­
sive delays going through the package and the package to the board.”
Donovan suggests, instead, that de­
signers go to a higher level of inte­
gression to eliminate on-chip, off­
chip, and chip-to-board delays.

If complex PLDs, FPGAs, and
ASICs will give users the levels of
speed they require for the systems
they’re designing at affordable
prices, it’s likely that we’ll no longer
see high-speed PALs being sold in
tremendous volumes. Though the
need for glue logic, or last-minute
“oops logic,” may always be with us,
it may be a bit of an academic exer­
cise to plan on solutions more
elaborate than the 5-ns and faster
PALs we already have. They them­
selves have not yet met with wide­
spread market acceptance.

For more information about the technol­
egies, products or companies mentioned in
this article, call or circle the appropriate
number on the Reader Inquiry Card.

Advanced Micro Devices
(408) 732-2400 . . . . . Circle 285
Aspen Semiconductor
(408) 432-7050 . . . . Circle 286
Compaq Computer
(713) 376-0670 . . . . Circle 287
Convex Computer
(214) 497-4000 . . . . Circle 288
Digital Equipment Corp
(508) 493-5111 . . . . Circle 289
General Dynamics
(817) 777-2000 . . . . Circle 290
Lattice Semiconductor
(503) 681-0118 . . . . Circle 291
National Semiconductor
(408) 721-5000 . . . . Circle 292
NCR
(800) 771-4340 . . . . Circle 293
Phillips/Signetics
(408) 991-2000 . . . . Circle 294
Silicon Graphics
(415) 332-8763 . . . . Circle 295
Texas Instruments
(800) 336-5236 ext. 700 . . . Circle 296

VME à la Card
$1795

VME performance at a price you can sink your teeth into!
Heurikon’s HK68/V3D offers VME standardization and
design flexibility with a 33 MHz Motorola 68EC030
and 2 Mbytes of memory for only $1795 (less in quantity).
That makes the V3D a cost efficient entry point into
VME single-board computers. As a complement to our
main course, you can add more memory, SCSI or
Ethernet. VxWorks and OS-9 are also available.

While our price indicates good value, it’s our service
which makes that value great. Our VME boards,
real-time operating systems and software development
environments are backed by superior technical support
before and after the sale. The Heurikon V3D is the
first in a series of new 680XO value priced entrees.
If you’re hungry for more information, give us a call.
1-800-356-9602. Bon Appétit.
UPCOMING ISSUES

Watch for these Special Features & Events in Computer Design Magazine —

SPECIAL REPORTS
Comprehensive reviews and analyses of the major technology and design issues facing system designers and software developers.

TECHNOLOGY FOCUS
Analyses of specific technology and product trends, and approaches to benchmarking, evaluating and selecting the optimum design solutions.

PRODUCT FOCUS
Detailed review and comparative specifications for selected ICs, board-level products, design tools and software.

DESIGN STRATEGIES
Analyses of the tradeoffs, options and design decisions made in developing a microprocessor-based product or system in a specific application area.

SHOW GUIDES
Official value-added directories for major industry events.

JANUARY
• Designing multimedia systems

FEBRUARY
• Multiprocessing architectures

MARCH
• Emulating 32-bit processors

APRIL
• Choosing between PLD, FPGA and ASIC implementations

MAY
• Analog versus digital approaches to signal processing

JUNE
• Integrating PC-based tools into the design environment

JULY
• High-performance network interfaces

AUGUST
• Designing high-speed digital systems

SEPTEMBER
• Object-oriented languages in real-time applications

OCTOBER
• Application-specific building blocks in mixed-signal ASICs

NOVEMBER
• Designing for testability

DECEMBER
• 32-bit processors in embedded applications

*Starch Readership Research Issue

BUSINESS INFORMATION

For more information, contact any of us...
PUBLISHER: David L. Allen, 508-392-2111 • ASSOCIATE PUBLISHER: Tim L. Tobeeck, 508-392-2110 • NATIONAL ACCOUNTS MANAGERS:
WESTFORD, MA, Tim Pritchard, 508-392-2317 • SPRING, TX, Eric Jeter, 713-354-0300 • SAN JOSE, CA, Diane Palermo, 408-292-6837 • STRATEGIC ACCOUNTS REPRESENTATIVES: WESTFORD, MA, Sue Nasvich, 508-392-2118 • David Singler, 508-392-2109 • 800-223-4259 • INTERNATIONAL SALES OFFICES: SURREY, ENGLAND, David Round, 81-686-7655 • PARIS, FRANCE, Daniel Bernard, 1-33-68-7680 • MUNICH, GERMANY, Johann Bylek, 089-903-8680 • MILAN, ITALY, Luigi Rancati, 02-70-30-0888 • TOKYO, JAPAN, Toshio Equsa, 81-33-568-5400 • ASIA, AUSTRALIA, NEW ZEALAND, Tom Gorman, 81-2-683-2181

COMPUTER DESIGN • ONE TECHNOLOGY PARK DRIVE, WESTFORD, MA, 01886 • 508-692-0700 • FAX 508-692-7780

CIRCLE NO. 56
Now you know all the angles.

THIS IS AMP TODAY.
AMP MICRO-EDGE SIMM sockets give you all the advantages you need for maximum packaging flexibility. Straight, slant, and right-angle versions provide just the board-space/stack-height combo you want.

Straight and slant versions come in single or dual styles on .100" and .050" centers. Our latest right-angle versions offer .100" or .050" centers; 50-mil styles give you a choice of .125", .160", or .250" card slot heights to simplify tight packaging with either single- or double-sided modules.

Contact designs offer very low ‘cam-in’ insertion force and high normal pad forces for easy, secure seating. Contact deflection accommodates all standard JEDEC-specified modules, and contacts ‘float’ to handle uneven thermal expansion. Choose gold or tin on contact mating surfaces to match your requirements. Liquid crystal polymer housings assure strong, durable ramps; patented metal latches (LCP on .125" ra. styles) provide positive module retention.

For product literature and more information, call our Product Information Center at 1-800-522-6752 (fax 717-561-6110). In Canada call 416-475-6222. AMP Incorporated, Harrisburg, PA 17105-3608.
RISC champions challenge Moto in embedded control

Jeff Child, Associate Editor and Dave Wilson, Senior Editor

As the younger, faster RISC tries to knock the spots off Motorola’s CISC, the weary champion of embedded control is adding new weapons to its kit and gluing-up the chinks in its armour.

As the dark ages of CISC-based embedded control draws to a close, the curtain seems certain to rise on the RISC renaissance. But CISC is unwilling to abdicate it’s throne. Instead of playing dead, it produces many heirs willing to fight for the future of CISC in embedded control.

For years, Motorola’s (Austin, TX) 68000 CISC processor has won the day in embedded control. So, it’s hardly surprising that the 68000 is now the target of every other processor architected for embedded design. The assault on the 68000 family is coming from RISC-based embedded machines that promise a two- to five-time performance improvement at a similar cost. To counter this attack on its design base, Motorola has dressed up and stripped down the 68000 in an attempt to make it appeal to a broader audience. Currently, the company offers an integrated 32-bit microcontroller family, the 68300, as well as a cost-reduced family of derivatives, dubbed the 68EC000 series. The result—a range of processors that offer “near” 68000 software compatibility at prices that will eventually start at $1. But if CISC isn’t enough, Motorola is readying its own embedded RISC—a design based around the 88000. Whether you buy into Motorola’s pitch, or buy a competing vendors RISC processor, depends on application requirements, price, time-to-market, cost of development tools, and how much faith you have in superscalar C compilers, emulators and debuggers.

When Motorola has it all

Through the EC series of processors, Motorola is trying to accelerate the adoption rate of 68000 family processors in embedded system designs. Cost-reduced EC versions are becoming available just months after the mainstay 680X0 processor line. The company has already announced EC versions of the 020, 030 and 040, and has divulged that an EC050 will be available six months after the introduction of the 050.

Motivation for the EC series came after the 030 was developed. “The 030 design included an MMU on-chip which a lot of the embedded world didn’t want,” says Motorola’s Jim Reinhardt, 68000 family marketing manager. Motorola, therefore, offered the EC030—an 030 without an on-chip MMU. Next will come the EC040, a 040 derivative processor without the MMU or floating-point unit. Somewhere in between the 040 and EC040 will be a processor that may incorporate the MMU, but not the FPU, or vice versa.

Rather than strip functions, the 68300 processor family lets Motorola’s chip designers add modular microcontroller peripherals to the 68000 architecture via an on-chip bus. Motorola feels that it’s this modularity that will let it design many derivatives in a relatively short time. “We don’t redesign the modules—we just mix and match them in certain combinations according to designers’ requests,” says Motorola’s marketing manager Arie Brish.

In addition to a 68020 core, the 68300 series sports smart peripherals that can help off-load tasks from the core processor. One example is the timer processor unit (TPU) found on the 68332. According to Brish, the TPU is an independent processor that doesn’t need as much CPU intervention as conventional timers found in other microcontroller designs. The CPU can assign tasks to the TPU, and the timer controls the task to completion, only then interrupting the CPU. This approach minimizes the interruptions to the CPU, freeing it to perform other functions.

David Wilner, vice-president of engineering at Wind River Systems (Alameda, CA) feels that the 68000 is a well-liked, reliable workhorse. “The 68000 tools are good; there are good debuggers and development systems and emulators,” Wilner says. “And although the 68040 has been a disappointment in terms of getting to market on time, it’s show-
ing enough horsepower to keep the family alive.” Wind River also sees a lot of interest in the 68300 series, especially in specialized niches, Wilner says. “Although it was a bit annoying that the processor cores on the 68300 are not exactly the same as the 68010 and 68020, so our (real-time) kernel has had to be ‘tweaked’ a little in order to make it run.”

Since many designs are currently based on the 68000, it may not be possible (for software reasons) nor rational (for economic reasons) to make the leap to a RISC architecture. If that’s the case, designers can consider hooking their 68000 designs up to a custom gate array optimized to accelerate specific functions that may be faster, but more costly, to perform with a dedicated RISC engine. For $40 or $50, the combination of a 68000 with a gate array handling bitblt (bit boundary block transfer) in a graphics or laser printer application, for example, might be more cost effective than a $75—$100 RISC chip with its associated high interface costs.

Even Motorola sees the benefit of this approach, although the company may add dedicated logic around a 68000 core itself, rather than sell separate silicon. “A lot of the work in a laser printer engine involves transforming a page description language like Postscript
I EMBEDDED CONTROL

into a rasterized image. Then, operations like a bitblt or a font rotation must be performed on that rasterized image," says Motorola's Brish. "Rotating a font is a horrible thing to do using conventional CISC instructions. It requires a lot of instructions and it takes 100 to 120 operations. Putting a dedicated hardware array on a processor to perform that operation reduces the 100 or so operations down to two. Such functions can be performed by adding a few thousand gates to a processor like the 68000. Furthermore, it provides about a 50:1 acceleration," Brish concludes.

I Who needs more?

Not all embedded applications need to embrace the philosophy of RISC, says Fred Neuenschwander, manager of product development at Houston Instruments (Austin, TX). In Houston Instruments' DMP60 series of plotters, an embedded 8-MHz 68000 controls the whole plotter. "The processor parses incoming data, interprets the data, makes calculations based on the data, and drives the servo motors that control the pens that draw the picture," Neuenschwander says.

When Neuenschwander determined that controlling the servo mechanism was eating up a large percentage of the 68000 compute time, he chose to complement the processor with an NEC processor. "When we ran out of compute power with the 68000, we turned the servo control over to an NEC processor designed for servo control," he says. Off-loading the servo tasks to a coprocessor gave Houston the opportunity to perform more computations with the 68000 to optimize the pen movement in its higher-performance plotters. In the DMP61DL color pen plotter, for example, the 68000 handles interpretation of the data stream as well as all the computation involved with placing pen marks on the paper. "When we put in the coprocessor, we started to examine what was the most efficient way of putting the mark on the page. We wound up doing a lot more computing to optimize the movement of the pen," he says.

"We've looked at quite a few other processors," says Neuenschwander. And the 68332 is a processor he cites. "But before we launch off into a new product development, we look at code compatibility between the new processor and our existing development tools. There's got to be a strong, overwhelming reason if we want to make a change."

Neuenschwander says that he could design in a 16-MHz 68000 if he needed more processing power. "We're only running at 8 MHz now." By doing so, he says he could "double the processing without doing very common bus to several pipelined digital signal processing chips that perform dedicated graphics operations—matrix calculations, perspective calculations, translation, clipping, and filling. The results of the calculations performed by the DSP chips are fed to a common frame buffer, where a Texas Instruments TMS34010 performs the graphics drawing function. The 68EC020, an EC part "not a RISC chip" is now being designed into a new Atari arcade game.

The EC020 has helped Atari improve the graphics performance of the system. "The removal of the MMU wasn't critical in our application," explains Richard Miller, Atari's vice-president of engineering. "What helped was the reduction in the processor cycle time that meant memory accesses were performed faster. For a standard operation like a memory fetch, a 68000/010 takes about four cycles. The EC020 brings that down to three," he says. That feature helped improve the graphics performance. Having previously used the O20, Miller said it was easy to use the EC020. "Even though Motorola added a couple of new instructions in the instruction set," he explains.

Beyond the EC020, Miller admits that he's interested in RISC. "But we're limited in the prices we can charge for our products. We have to go to the lower end for processors," he says. "Typically, we max out the capability of whatever system we design. What happens is that the programmers have to write some of their key software routines in assembly language. The big benefit we would get out of RISC is that our programmers can write code in C, saving us the time of having to optimize the code. It's a question of time-to-market and being more efficient with the design staff," he concludes.

Atari has looked at a number of RISC processors. "But to move over to RISC, the price/performance would have to be there," says Miller. "At present, most RISC solutions aren't quite where we would like them." Another concern Miller
Finally, Intel has conquered space, bringing the performance of EISA to i486™ desktop designs.

The new, high-performance 82350DT chipset allows you to build EISA systems for the desktop using just half the chips of current EISA designs. The result: server power on the desktop, offering 32-bit I/O performance that can really boost applications like databases and graphics.

To ensure your design investment is protected, Intel's new chipset features another first—modularity. With it, you can design a flexible system platform that will accommodate future CPU/cache configurations. So updating motherboards is as simple as plugging in a daughter card.

Do some space exploration of your own. For an Intel EISA Brochure, call 1-800-548-4725 and ask for Lit. Pack #HA53. You'll find out how to build i486 desktop systems that are truly out of this world.
EMBEDDED CONTROL

raises is the availability, quality and cost of development systems, languages and compilers. “Poor to good,” is how Miller describes them. “It seems like the best processors that are being supported by tools are in the PC family, and that’s not really suitable for our particular applications,” he adds.

Designers using RISC

Unlike Houston Instruments’ Neuenschwander, other designers do need more power. And some, unlike Atari’s Miller, have big enough wallets to pay for it. Certainly, there are no lack of IC companies willing to sell RISC processors. To compete with Motorola’s “cover all the bases” strategy, those vendors have debuted many devices spanning a range of price/performance points. They’re racing to support them with development tools and operating systems, realizing that designers just don’t have any connection to memory controllers and, in some cases, hardwired accelerator functions as well.

In the RISC camp, Intel (Santa Clara, CA) offers nine variations of its i960 processor architecture. Intel has all the bases covered, from the $1,500 i960MX (which incorporates a superscalar processor, FPU and MMU) to the SA, an under-$50 part that just has a 32-bit core. AMD (Austin, TX) offers five versions of the 29000, from the low-end 29005 to the high-end 29050. Not to be left out, other vendors like LSI Logic (Milpitas, CA) and IDT (Santa Clara, CA) are aiming to put embedded MIPS on the map. The LR33000, also called the Pocket Rocket, is LSI Logic’s contribution. And IDT offers the somewhat less expensive R3051 and R3052 MIPS processors. The IDT 3051 family integrates on-chip MMU, a DMA controller and read/write buffers. As for cache, the chip has 4 kbytes of instruction and 2 kbytes of data cache. The R3052 has even more—8 kbytes of instruction and 2 kbytes of data cache. The LSI Logic LR33000 part also integrates large caches (8 kbytes of instruction and 1 kbyte of data cache) onto the chip in addition to counters/timers, a DRAM controller, write buffers, and wait-state generators. LSI and Fujitsu (San Jose, CA) have also integrated many peripherals onto their embedded Sparc processors. Fujitsu’s less filling processor, the MB86930 SparcLite, sports DRAM support logic as well as 2 kbytes each of instruction and data cache. For math-intensive applications, the SparcLite also has a one-chip hard-wired 32-32-bit multiplier.

All these RISCs are making headway in areas where high performance at low cost is an absolute requirement—such areas include laser printer controllers and X terminals. JMI’s Rathje feels that “in low- to medium-performance applications, the 29000 and the i960 are fighting it out. Whereas in the medium- to high-performance ones, the MIPS R3000 is a hands-down winner.” Rathje says that the Sparc front has been relatively quiet. “Sparc appears to be a minor player,” he says.

Like JMI, Wind River Systems hasn’t ignored RISC—both Sparc and the i960CA are supported. “The i960CA is popular in applications that don’t have any connection to Unix,” says Wind River’s Wilner.

Multiple options for embedded control

For years, Motorola’s 68000 CISC chip was the only sensible choice for embedded control. Today, there are a lot more processors to choose from—and they’re not all Motorola designs. Aside from just adding an ASIC to rev up performance, designers can switch to Motorola’s stripped-down or high-integration 68000 derivatives. If that’s not enough, they might like to try picking a RISC—either Motorola’s or someone else’s.
"To give our BowlerVision® system the greatest flexibility, we needed a full-function operating system. Microware’s OS-9® gives us the ability to develop a real-time system right on the target hardware."

Brunswick Corporation is a 145 year old company whose business includes the design and manufacture of consumer recreation equipment, as well as defense contracting. Brunswick’s Bowling and Billiards Division developed BowlerVision, a fully-integrated control and supervisory system for bowling centers.

"Microware’s OS-9 Real-Time Operating System provides the functionality to easily incorporate new hardware."

As the heart of Brunswick’s BowlerVision, OS-9 controls more than 25 processes, including communicating with the individual pinsetters and monitoring cash registers. Plans for BowlerVision called for the ability to add new features as the product evolved, as well as customizing systems to meet customers’ needs.

Brunswick needed a ROMable real-time operating system with I/O capabilities allowing field upgrades. “OS-9 is built around a powerful, ROMable real-time Kernel. But, no simple kernel can match the suite of sophisticated development tools and inherent I/O capabilities available under OS-9. These tools give us the ability to easily write device drivers to efficiently add new hardware to existing systems.”

"As an intelligent product for consumers, BowlerVision had to be transparent to the bowler. The speed and reliability of OS-9 helped us achieve this transparency."

"Even though the BowlerVision system puts powerful features at the hands of bowling center proprietors, these people don’t have to be software engineers. OS-9 was the natural choice. The system lets center proprietors concentrate on their customers and their profits, not solving system problems."

OS-9 and its comprehensive suite of real-time development tools provided a total solution for Brunswick. Find out how Microware can put OS-9 to work for you. Call us today to order a FREE copy of the OS-9 Catalog (your complete guide to the OS-9 Operating System).

Call Microware Today! 1-800-475-9000
In California, call (408) 980-0201

MORE CHOICES • MORE OPTIONS • TOTAL SUPPORT
**EMBEDDED CONTROL**

Wilner says that one of the perceived problems with the Intel i960CA is that, unlike Sparc- and MIPS-based processors, it isn't used in any Unix development system. “Some people like to have similarity between the target and the host system. But for those that don’t, the 960 fares quite well,” Wilner says. “MIPS processors really shine where people need floating-point. That’s its really spectacular benchmark,” he concludes.

Another advantage of employing a “Unix/RISC” processor in an embedded processing application, is that bugs are more likely to have been discovered early on. “By the time the MIPS R3000 reached designers of embedded systems, it had already been running Unix in a workstation environment. We had no hardware or software bugs with the R3000 processor at all,” says JMI’s Rathje.

Despite the fact that designers complain of “bugs” in compilers and on some RISC processors too, even Motorola’s vice-president and general manager Brian Wilkie admits that “in the short term we’re losing some design-ins [to our competitors’ RISC]. Although long term, we have the market pretty well covered.” To beat back the wave of competitive RISC controller technology, Motorola has also embedded plans for its own 88000 series of RISC machines. The 88300 will be a RISC is a clear winner in terms of price and performance,” he concludes. But not everyone is so enthusiastic about the 88000. “We have no plans to support it,” says JMI’s Rathje. “We only had three phone calls last year (from designers) asking about it. We removed it from our plans.”

Designers at Ford Motor Company would probably disagree. The choice of the 88300 as its next-generation processor design is an example of where the need for more computational muscle forced drastic changes. In one fell swoop, Ford moved from CISC to RISC, from 16- to 32-bits, and from a proprietary architecture to a standard processor. And Motorola won a design-in bigger, some say, than even Apple could have furnished. Like Atari’s Miller, Ford’s Cole admits writing code in assembler for his present generation powertrain controller based on the Intel 8061 family. “But,” he adds, “we’re trying to move towards the use of high-level language for coding.” Cole says that as the amount of code that Ford has to manage grows, the next strategic move is to be able to make software changes readily and design reusable blocks of code. To do that Ford needed to move towards a high-level language environment for programming and a 32-bit RISC processor.

When it first became apparent that Ford was settling upon a RISC processor/high-level language solution, concerns were raised about the cost of memory in the system. “Five or six years ago, memories were fairly expensive. So the cost of memory compared to the CPU cost was fairly significant,” says Cole. “Furthermore, when you go to a high-level language there’s an inefficiency associated with it—another 10 to 15 percent of added memory. But nowadays, memory is becoming less and less significant in terms of the total cost picture,” he adds.

Ford was faced with tradeoffs. On one hand, it had the option of designing with a CISC machine with a large die size, slower throughput, but a smaller system memory size. On the other hand, was a RISC machine with a small die, fast throughput and a larger system memory. “When we costed it all out, and even added some margin for the larger memory size required by RISC and programming in high-level languages, Motorola’s RISC still comes out to be a much more cost-effective solution,” Cole concludes.

**For routing and shooting**

Despite all the problems associated with RISC, manufacturers of computationally intensive embedded equipment have migrated to RISC processors other than Motorola’s. “We picked the i960CA because it was the fastest single-chip RISC processor that we could find at the time,” says Joe Duran, vice-president of engineering at VideoTelecom (Austin, TX), manufacturer of teleconferencing systems. Even so, “we designed our own custom coprocessor for motion-compensation and DCT,” Duran admits.

VideoTelecom has used no less than four i960CAs in the design of its latest system. Three of them are used together with a custom coprocessor simply to perform video processing. The first i960CA is used
Only GESPAC Has It All!

Mass Storage
3.5" & 5.25" Floppy
Controllers and Drives (500 Mb+)
Intelligent SCSI Controller (up to 1+ Gb)
Tape Streamer

Input/Output Interfaces
RS-232/422/485 SIOs
Parallel TTL I/O, 10, 12 & 16-bit A/D & D/A
Thermocouple, RTD Opto Isolated I/O
Mechanical and Solid State Relays

Color Graphics
EGA and VGA Controllers
ACRTC Based 750 x 520 x 256 Colors
GDP Based 1280 x 1024 x 256 Colors

Motion Control
Dual Axis DC Servo Controller
Stopper Motor Controller
Resolver & Shaft Encoder

Static & Dynamic Memories
512K to 32 Mbays Dynamic RAM
Universal EPROM/RAM
Memory Boards

Sound hard to believe? Check it out!
Only GESPAC offers over 200 state-of-the-art microcomputer boards that are designed to work together, available from under a single roof and backed by a team dedicated to your success.
With GESPAC, you can buy all the boards and software you'll ever need or you can get turn-key microsystems designed to meet your unique specifications.

Call today to receive the industry's most comprehensive catalog of microsystem solutions. See how GESPAC can help you build the system that best meets your unique specifications, in the shortest amount of time!

USA - CANADA
50 West Hoover Ave.
Mesa, Arizona
85210 USA
Tel. (602) 962-5559
Fax. (602) 962-5750

EUROPE
Z.I. les Playes
83500 La Seyne
France
Tel. 94 30 34 34
Fax. 94 87 35 52

INTERNATIONAL
18, Chemin des Aulx
CH-1228 Geneva
Switzerland
Tel. (022) 794 3400
Fax. (022) 794 6477

* Available Q1 1992
** Companies: OS-9/Microwave, QNX/Quantum, VxWorks/Wind River Systems, Ethernet/Xerox, Arcnet/Corvus, Bitbus/Intel, Filbus/GESPAC, CrossCode G/Software Development.

CIRCLE NO. 60
The Shot Heard

AMD Introduces The Am386™ Microprocessor.

You say you want a revolution? We’ve got your ammunition: The Am386 microprocessor. And it stands for the same principles you value most—higher speeds, longer battery life, better price-performance, and the freedom to choose your own vendor.

The Am386DXL-40 microprocessor shatters the 33MHz 386 speed barrier with a genuine, 40MHz, plug-in replacement. Which means you can easily offer the fastest 386 system available.

Thanks to its truly static operation, the Am386 microprocessor family uses very little power. So you can expect battery life up to 5.5 hours under normal working conditions with our 25MHz, low-power Am386SXL-25 CPU.

901 Thompson Place, P.O. Box 3455, Sunnyvale, CA 94088 © 1991 Advanced Micro Devices, Inc. Am386 is a trademark of Advanced Micro Devices, Inc. All brand or product names mentioned are trademarks or registered trademarks of their respective holders.
And the price you pay for such freedoms is small, and getting smaller. Because we've brought back aggressive learning curve pricing, anticipating at least a 20% price reduction each year for our Am386SXL-25 CPU.

What's more, the Am386 microprocessor family is available today, available in quantity, and available to everyone.

In truth, it's the microprocessor for the masses.
So call AMD today at 1-800-222-9323.

And start a revolution of your own with the Am386 microprocessor.

Advanced Micro Devices
“We're Not Your Competition.”

CIRCLE NO. 61
Embedded Control

to calculate different information between video frames. The second
controls the discrete cosine transform (DCT) operation that's per­
formed on the motion compensated difference by the dedicated custom
processor. The third performs Huffman run-length encoding. Yet
another additional i960CA processor acts as the communications mul­
tiplexer and implements the CCITT standard H.221 communications
protocol. The i960CAs are front­ended by an Intel 386 so that the
user can teleconference using PC­based material.

"The only reason we used three
i960CAs is because one wasn't fast
enough," says Duran. "The i960CA
didn't have floating-point capabili­
ties, but since MPEG and P-strait com­
pression schemes don't require it,
those capabilities would've been
wasted anyway," he says. Although
he's pleased with the performance of
the device, he's concerned about
support. "Chip vendors worry more
about chip design and not enough
about support," Duran says. "The
situation wasn't worse than I ex­
pected. But I wasn't happy with it.
Initially, my engineers decided not
to buy any development tools be­
cause they couldn't find anything
satisfactory," he concludes.

It appears bugs have been a prob­
lem with the i960CA. "The 960CA
has been a pain because Intel has
had trouble getting it working
right," one designer told Com­puter
Design. "It's not always clear what
the implications of a bug are when
you have concurrent processes run­
ing in a superscalar processor," added another. Documentation may
be hard to interpret too. On an ear­
erlier version of the i960 (the i960MC),
microcode performed part of the
function of iRMX, Intel's own real­
time kernel. When the KB and the
CA versions were developed, that
microcode was removed from the
chip. At the same time, Intel re­
moved sections of the i960 documen­
tation that described how the micro­
code worked. Consequently, no
documentation existed that ex­
plained how the i960 KB and CA
could be used to perform a context
switch during an interrupt in a real­
time application.

Aside from bugs, other vendors
have found that the
i860 RISC processor,
the machine touted by
Intel as a graph­
ics/numerics coproces­
sor, may perform better
in real-time applica­
tions than the i960CA,
Intel's "embedded pro­
cessor." "You would
think that the i960CA
would be the best pro­
cessor for context
switching," says JMI's
Rathje. "But in our
measurements at the
same clock rate, the
i860 is more than twice
as fast as the i960CA," he adds.

Intel, however, chooses not to
market the i860 as an embedded
processor. "At 33 MHz, the i960CA
performs a context switch in 7 µs;
the i860 does it in 3 µs," Rathje says.

JMI's measurements were per­
formed on a i960CA board called
"the Tomcat." According to Rathje,
that's a high-performance demo
board used by Intel, but unavailable
to designers. "Unfortunately, you
can't buy it," Rathje says. "The
i960CA board you can buy...is
slower."
Mainframe connection.

Siemens leads the way with transceiver and jumper cable assemblies for your latest ESCON® compatible designs. We offer you proven quality, off-the-shelf delivery, and established production facilities for high volume requirements.

Just look at these outstanding features:

- Data rates up to 300 MBaud
- Superior EMI and ESD immunity
- Low connector loss: 0.2dB typical
- Proven quality: Achievable failure rate 50 PPM
- Fiber channel compatible

Call or write today for complete information.

In the U.S.A.
Siemens Fiber Optic Components
A Division of Potter & Brumfield Inc.
A Siemens Company
60 B Commerce Way
Totowa, NJ 07512
Tel: 1-800-827-3334
Fax: 1-201-890-1610

In Europe:
Siemens AG
EC LWL
Siemensdamm 50-54
D-1000 Berlin 13
Tel: (30) 386-7930
Fax: (30) 386-7956

In Asia:
Siemens K.K.
Siemens Fujikura Building
11-20, Nishi-Gotanda 2-chome,
Shinagawa - ku
Tokyo 141, Japan
Tel: 03 (3490) 2171
Fax: 03 (3495) 9792

ESCON is a registered trademark of International Business Machines.
The best way to control laser printers—RISC, CISC or ASIC combo?

In the past, designers who wished to increase the performance of CISC-based laser printer controllers have had limited options: they could simply increase the speed of their design or they could redesign their hardware and port their PDL (page description language) to a new RISC processor. In both scenarios, controller performance upgrades could be achieved through the use of a faster processor and faster memory devices. Fierce competition, however, imposes stringent cost-reduction pressures, thus limiting the approach of expensive cache RAM subsystems to improve performance.

Now, however, there's an alternative. It involves adding specialized hardware-assisted ASICs to speed up certain functions on a "tired" CISC design. Not only can the approach result in a 100 percent increase in performance over the RISC-only approach; it can also cost as much as 60 percent less than a RISC solution as well. Further, adding such devices to a RISC design can result in a solution with an 8x increase in printing speed at a cost increase of only 20 percent over that of an unassisted RISC design.

Interpreting, rendering, painting

Laser printer controllers perform three tasks: interpreting, rendering and painting. Of the three, interpreting involves the parsing of input commands (printer commands or page descriptions) into low-level symbolically represented page elements or graphic objects of three types: outline or bitmap fonts, line art or halftone images. Interpreting, as a general compilation process, requires a general-purpose engine like a CISC or RISC microprocessor.

Rendering, on the other hand, translates each object into bitmap form and places each into an object cache. Rendering typically involves special algorithms which convert the symbolic representation of graphic objects into bitmap representations. Here, custom hardware designed to execute the chosen algorithm can perform orders of magnitude faster than a general-purpose microprocessor.

Finally, painting merges the desired fill pattern (usually black for text) with the object and writes the resultant image to the frame buffer location specified by the interpreter. The basic painting operation is the movement of a block of bitmap (pixel) data from one memory location to another (bitblt, or bit boundary block transfer). Since the address of a bitmap block is specified in pixel (dot units), the address scheme differs from the byte/word address scheme of a general-purpose microprocessor. Here again, special hardware can be built into an ASIC to handle the tasks.

Differing design approaches

By comparing different design approaches, it's possible to analyze the performance of a laser printer by observing the time taken on the interpreting, rendering and printing phases, while the bitmap data for font, line art and image objects is being generated. The most common architectures either use a 68000, or a RISC processor, in conjunction with a bitblt ASIC to improve the performance of the painting stage.

The performance gains achieved through hardware assistance in the painting step lead us to believe that it's advantageous to accelerate the rendering step for graphics objects as well. Accelerating outline fonts is most important because text occupies more than 90 percent of the typical page content and rendering complex outlines requires significant computational power.

The Rida (raster image device accelerator) chip from Destiny Technology Corporation (Milpitas, CA) is a dedicated device that works as a slave processor to a CPU and allocates rendering of graphic objects (especially outline fonts). Conceptually, this rendering process consists of several steps. During curve generation, the CPU transfers character control points to a font imaging system, which can vary in its partitioning between software and hard-ware depending on its design. Second, the outline font is expanded and rotated to the desired size and orientation. Next, scan conversion translates the outline into polyline segments composed of many short vectors; the contour closely approximates that of the original curve. The segments are next checked through dropout compensation by the Rida chip. The interior pixels are then turned on. The resulting bitmap is called the "cache." During painting, the cached character is used as a mask and the desired fill pattern is written to the frame buffer through the black pixels in the cache.

Cost and performance

Cost and performance of CISC and RISC controllers incorporating a Rida coprocessor as well as a bitblt ASIC are summarized below. Assumptions are that more than 90 percent of the page content is text and that the Rida subsystem cost is three times that of a base 16-MHz 68000. The analysis is based on a 16-MHz clock speed for all CPUs and a memory subsystem for each design that's balanced in terms of wait state and cost. The base 16-MHz 68000 is assumed to have a performance and cost index of 1.0.

David Larrimore, director of marketing at Destiny, also contributed to this panel.

<table>
<thead>
<tr>
<th>IMAGING SPEED</th>
<th>COST</th>
</tr>
</thead>
<tbody>
<tr>
<td>POSTSCRIPT CONTROLLER</td>
<td>Index</td>
</tr>
<tr>
<td>68000+ASIC+RIDA (avg.)</td>
<td>11.3</td>
</tr>
<tr>
<td>80960SB+ASIC+RIDA (avg.)</td>
<td>44.0</td>
</tr>
<tr>
<td>29035+ASIC+RIDA (avg.)</td>
<td>54.0</td>
</tr>
</tbody>
</table>

| PCL 5 CONTROLLER | | |
|------------------|----------|
| 68000+ASIC+RIDA (avg.) | 8.0 | 4.0 | 11.8 | 1.51 |
| 80960SB+ASIC+RIDA (avg.) | 24.0 | 12.0 | 14.1 | 1.81 |
| 29035+ASIC+RIDA (avg.) | 47.3 | 23.7 | 19.1 | 2.45 |

James Lung, vice-president of engineering, Destiny Technology, Milpitas, CA.
Looking for a way to reduce shorting potential in a modular jack?

We've got it covered.

Because contacts are exposed in most modular jacks, the chance of a thousand volts jumping from the jack to the nearest conductor is very real.

Molex's 41314 series of modular jacks greatly reduce the risk of shorting because their top is covered by the jack's plastic housing. This cover not only protects, but adds an extra margin of design flexibility by allowing PCBs to be stacked together more closely.

Each Molex Modjack must pass three functional tests, including on-line hi-pot testing. Jack contacts are plated after stamping, eliminating bare edges in critical areas. Molex Modjacks also meet all FCC 68.5 and UL 1863 requirements.

Assembly to board, both robotic and manual, is more efficient because contact tails lock securely into housing, assuring precise location.

For the widest selection of modular jack sizes, types and configurations, contact Molex.
Ethernets be connected to it in a star topology. The router has the processing power to forward packets among any combination of networks connected to it without any delay in throughput to individual users. An R3000 processor is used as the main processor. It executes the algorithms responsible for forwarding packets to and from the workstations, whether that might be a transparent bridging algorithm or a TCP/IP (Transmission Control Protocol/Internet Protocol) routing algorithm.

A second processor, the IDT R3052, is used as an I/O processor to handle buffer-management functions. "We needed lots of cost-effective CPU power, because we have to look at each and every packet that comes in from each network and make forwarding decisions to decide where each packet is sent. The R3052 is a high-performance dedicated control processor. It runs at 33 MHz and I expect to get 28 or 29 Mips from it," Wakerly says.

On-chip cache important

In Alantec's application, having enough on-chip cache was an important consideration, since all the real-time code fits in cache. "All the important code is in cache all the time. We're able to organize the code so that we have no cache misses. The LSI Logic part has only 1k of data cache and that would've really hurt me (had I used it)," says Wakerly. "I'm just getting by with 2k as it is."

Like many designers, Wakerly realizes that the lowest-cost RISC processor is the one with the lowest die size and the smallest package. "The 84-pin PLCC format of the [IDT] chip was an absolute winner. I looked at the LSI LR33000, but it appeared to be twice the price in a much bigger package. It also had a nonmultiplexed address and data bus, which was not an advantage in our application," he concludes.

Had there not been a 3052, Wakerly may have looked at the 3060SA (the 960 with a 16-bit data bus). "My application would've driven me toward a device with a relatively inexpensive pinout and had the potential for having very high performance as long as all the code can fit within the on-chip cache," he says. "Finally, we were buying MIPS compiler technology. That was very important," he adds.

The present Alantec product is based on the Intel 386. "We use an AT motherboard, with some custom interfaces we designed, to build our existing bridge product," says Wakerly.

So how does the RISC solution compare? "Looking at the Intel 386, it costs $200 to $300 to get 4 or 5 Mips CPU power, versus an IDT 3052, where for $75 to $100, you can get 20 to 30 Mips," says Wakerly.

Dubbed the Scoreboard, Vista Systems' 29000-based VME card replaced two CISC boards in the fire control electronics unit of an M1A2 battle tank. Of the other two boards, one board carries a 68040, while the other incorporates a 68020 as well as a 56000 DSP.

Other designers using MIPS noted that the IDT part is also less expensive than the LSI Logic processor. Aside from price, the DRAM controller on the LSI LR33000 was cited as an example of where some design flexibility could be lost. "You can get a competitive edge by designing a different DRAM controller than the one offered by the vendor," noted one designer (who wished to remain anonymous). "If you use the same as every one else, you don't get the advantage."

Although he looked at MIPS too, Gorky Chin, director of research and development at Vista Controls (Valencia, CA) chose the 29000 as the CPU for a single VME card that replaced two VME processor boards in the fire control electronic unit that sits in the turret of an M1A2 tank. The 29000 board, dubbed the Scoreboard (servo controls optimized RISC engine), controls not only the gun turret drive, but also performs system processor functions. Previously, the system processing was performed by a separate 68040 VME board, while the gun turret control function was performed by a VME card with a Motorola 56000 DSP working in conjunction with a 68020. "It turned out we could do the control function and still have significant capacity on the board to take over the system processor functions as well," Chin says.
BOTHERED BY BUS BUGS?

NOW YOU CAN SEE THE WHOLE PICTURE.

<table>
<thead>
<tr>
<th>VME</th>
<th>VSB</th>
<th>VBAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Captures up to 64K VMEbus events</td>
<td>• VSB State Analysis</td>
<td>• VMEbus Anomaly Trigger</td>
</tr>
<tr>
<td>• Stores 96 VME signals with a time tag during each event</td>
<td>• Switches analysis between VME and VSB buses</td>
<td>• Screens 98 lines for 28 classes of violation</td>
</tr>
<tr>
<td>• 50MHz VME Timing Analysis</td>
<td>• Synchronous sampling of VME/VSB events up to 25MHz</td>
<td>• Fully automatic with 104 preset triggers</td>
</tr>
<tr>
<td>• Bus Master Capability</td>
<td>• Slot number identification command</td>
<td>• 37 individual LED's and trigger outputs</td>
</tr>
<tr>
<td>• Printer/Passthru port for connection to Printer and Host Computer</td>
<td></td>
<td>• Detects extra transitions on strobe line</td>
</tr>
</tbody>
</table>

A NISSHO ANALYZER is indispensable for ENGINEERS and DESIGNERS who are involved in:
• Hardware system design, analysis and debugging • Hardware production testing and quality assurance
• Industrial instrumentation and control system integration • Software development • Field service

For your copy of "ANALYZER APPLICATIONS" and a FREE 30 DAY EVALUATION, call:
800-233-1837; in California 714-261-8811
29000 helps speed up the Little Dipper

Clearpoint Research (Hopkinton, MA) researched several microprocessors for use in the design of the Little Dipper, a multiprotocol media access controller (MAC) learning bridge router. The bridge itself is an eight-port Ethernet device that sits between eight different LAN segments. Segments can be thin- or thick-wire Ethernet, twisted pair Ethernet will soon be supported as well. In operation, a packet comes into the bridge addressed to a location on another segment and the bridge relays the packet across to that location.

In the design process, two main criteria emerged. First, the processor needed to be high performance. Second, the board area used by the design needed to be small. The AMD 29000 was chosen because it offered a two to three times performance improvement over available CISC processors. Furthermore, the price of the memory subsystem is comparable to that of CISC in terms of cost, size and scale.

One advantage of the 29000 is the partial Harvard architecture. The device provides separate instruction and data buses brought to the outside of the chip. Using two buses avoids the contention that arises when data and instructions are cycled through the same bus. A Harvard architecture separates out the instruction references and lets slower SRAMs be used without a serious performance penalty. A cost-effective memory system, therefore, could be optimized for the bridge environment.

Several other RISC chip designs were investigated including Sparc, MIPS and the Intel i960CA. But at design time, the 29000 was less than half the price of the other devices. Furthermore, the 29000 didn't require expensive surrounding cache logic to support it. Sparc and MIPS weren't as user-friendly for a small application.

To get real performance with MIPS, board designs should employ a cache. Because the 29000 lets sequential instructions be executed in single cycles, it works well without an instruction cache. The on-chip branch target cache improves program execution by supplying the processor execution unit with instructions. The Intel i960CA has a promising future, but at the time of the Little Dipper design, only the K series was available. Using a 1984 version of silicon, the K series didn't meet Clearpoint's performance demands. The i960CA had potential, but the product was not mature enough to meet the design schedules of the bridge.

David I. Emery, senior technical consultant, Clearpoint Research, Hopkinton, MA

"And we are doing all of that at least twice as fast as the old cards."

Vista evaluated a number of processors before settling on the 29000. "The performance of all the RISCs were very similar in the math intensive arena that we're concerned with. However, with the 29000, we could design a cheaper overall memory and control scheme," he adds. "When you look at RISC-based embedded applications, you don't want to starve the processor if you give it slow memory."

On the Vista board, the program runs directly out of permanent EEPROM store, which saves in both real estate as well as cost, because Chin didn't need to design a bank of static memory to work with the RISC processor.

Vista Controls is currently reevaluating its choice of RISC processors. "We're looking at MIPS again because it's a more accepted military processor," explains Chin. "They came in a very close second a couple of years back," he adds. "The only thing that prevented us from going with them was that the performance didn't quite look as good on the floating-point. And the memory timing requirements were very complex. It was very complicated to implement the MIPS cache scheme because of all the half-cycle type memory accesses that are required. It's not that we couldn't do it, but why endure the complexity when there were other processors that did it easier?" Apparently, however, Chin now feels that MIPS vendors have overcome the interfacing problems by introducing newer flavors of the processors with the cache interface built on-chip. "Now you can say that the design job is similar to a 29000," he says with relief.

David Smith, vice-president of engineering at RasterOps (Santa Clara, CA) chose to base his encryption networking system around a Sparc architecture processor. "We run four tasks within our system. We liked the register window structure because we could switch the tasks and not have to swap register contents out to memory."
When you need power and flexibility in the board game, there's really only one choice:

On the chessboard there are only a few pieces that offer you the combination of power and flexibility. Knowing which ones to employ makes the difference between winning and losing.

In the VMEbus board game, you have the same selections to consider. But when it comes to looking for power and flexibility you only have one choice—Formation.

HERE'S WHY

Power?

Formation has the power that comes from nearly 20 years of experience as a responsive, customer-oriented computer engineering firm, that brings highly trained and sophisticated expertise to all our customers.

This kind of powerful support is why so many respected firms in the computer and telecommunications industry have continually made us an integral part of their teams.

Flexibility?

Formation is a supplier. We're also your partner, your consultant, your advisor and a member of your team. And that kind of flexibility means when you need it, we will become as intricately involved in your operation as you need us to be.

At Formation you will find that we talk to our customers to clearly ascertain their needs. And the results are innovative solutions like the first 16/4 Mbps Token-Ring adapter and high-speed WAN and fiber-optic LAN (FDDI) communications products.

Quality solutions created to specific applications.

Solutions that have helped our customers take the lead in their markets . . . and win.

Why not find out more about a company who can bring this kind of power and flexibility to the table.

Formation. Truly a master in the board game.

Call us toll free for more information and our latest brochures.
121 Whittendale Drive, Moorestown, NJ 08057, (609) 234-5020, Outside NJ toll-free (800) 257-0452

CIRCLE NO. 65
EMBEDDED CONTROL

tracted RasterOps to the LR33000 was that the MIPS processors were implemented as ASIC cores. “This means that LSI can use these cores to quickly turn out new standard devices in the future,” Smith says. Furthermore, LSI is offering these cores to system designers. This will let RasterOps merge its graphics technology with a MIPS CPU at some time in the future.

“RasterOps can control its system destiny by owning what gets integrated into the CPU and still remain compatible with previous generations of products,” says Smith. “Software compatibility becomes more important as more and more features are added to color-processing systems, growing the amount of software substantially. If the software can be reused, both time and effort will be saved,” Smith concludes.

Sparc solution

Sparc’s register windows were the reason Mark Vondemkamp, vice-president of hardware engineering at Advanced Encryption Systems (AES) (Santa Clara, CA), chose the Sparc processor over the competition. Presently, Vondemkamp is designing a number of encryption networking products based around the Fujitsu Sparclite processor. “We’re designing a suite of commercial network security products that will provide transmission, access and security control for Ethernet networks,” he says. AES will initially debut four hardware products—a LAN adapter card with encryption for the AT bus, as well as three stand-alone units that will sit outside the workstation or host. They will take the data from the host and encrypt it before it goes out to the network. Similar units at the other end of the network will decrypt the data.

“We evaluated a variety of architectures before selecting Sparclite,” says Vondemkamp. These included the 29000, MIPS, as well as the i960CA. But the company settled upon the Sparc architecture for its superior interrupt latency characteristics in real-time applications. “We run four tasks within our system. We liked the register windows structure (in the Sparc processor) because we could switch the tasks and not have to swap register contents out to memory,” Vondemkamp says. In that way, the company was able to realize a fast context switch time. “The MIPS processor wouldn’t have provided us with that capability because only 32 registers are provided,” says Vondemkamp. Like other RISC designers, Vondemkamp did admit that few development tools were available to support the use of the Sparc register windows in a real-time application.

The AES designs were prototyped using a Cypress processor, but the company switched over to the Fujitsu Sparclite because the Fujitsu chip offers several important features the Cypress chip doesn’t have. Foremost among these was the hardwired multiply function on-chip, and address and data latches that eliminate the need to perform that function externally. Another important issue for AES was cost. “We didn’t want to pay an arm and a leg for a processor,” Vondemkamp adds. “In that respect, we didn’t think we could beat the Sparclite.” Many other processors simply cost too much.” Intel put a $250 price tag on the i960, and we couldn’t justify the cost,” he concludes.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Advanced Encryption Systems
(408) 562-2175 Circle 265
Advanced Micro Devices
(512) 462-5879 Circle 266
Alantec
(415) 770-1050 Circle 267
Apple Computer
(408) 996-1010 Circle 268
Atari
(408) 745-2000 Circle 269
Clearpoint Research
(508) 435-2200 Circle 270
Destiny Technology
(408) 262-9400 Circle 271
Ford Motor
(313) 373-4211 Circle 272
Fujitsu Microelectronics
(408) 456-1000 Circle 273
Houston Instruments
(512) 835-0900 Circle 274
Integrated Device Technology
(408) 727-6116 Circle 275
Intel
(800) 548-4725 Circle 276
JMI Software Consultants
(215) 628-0840 Circle 277
LSI Logic
(408) 433-8000 Circle 278
Motorola
(512) 891-3282 Circle 279
RasterOps
(408) 562-4200 Circle 280
VideoTelecom
(512) 834-2700 Circle 281
Vista Controls
(805) 257-4430 Circle 282
Wind River Systems
(415) 748-4100 Circle 283

Postscript

Which processor should you choose to implement a RISC-based embedded system? It depends on four factors: the performance of the product, the cost of the processor, time-to-market, and what development tools are available. Given the perfect situation—that you were working for a start-up with lots of time and money to invest in design and development tools, as well as no prior record of using a Motorola architecture—you would have several options. If the design was a “low-to-medium performance” one, the choice would be between the i960CA or the 29K. If the design needed “medium-to-high” performance then choose between the MIPS or the Sparc architecture. Intel’s i960CA may appear to offer the “superscalar” edge over the AMD29000, but ensure that Intel has removed all known nematodes in the hardware and software before embarking on using it in any design. If you had to choose between the Sparc and the MIPS, then MIPs would be your choice, especially if you had a military project on our hands. But if you could use the register windows to gain a performance advantage in a real-time application, you should consider Sparc. Don’t discount Motorola as a player in the RISC business, especially since they inked the Ford deal. Remember, also, that Ford spent two years of active research before deciding to go with the 88K architecture. But for performance reasons, your hands probably wouldn’t consider a high-performance design based around the 680X0 family. Simply put, RISC is faster.

Joseph D. Stubbs
True portables are totally off the wall.

No outlets. No rechargers. No reliance on AC whatsoever. That's true portability. It's what the world is coming to. And it runs on easy-to-replace primary batteries. The next generation promises even smaller, lighter weight, more convenient portables. That depends on you, and you can depend on us.

Duracell is the primary source for primary power. We offer you a world of technical expertise and marketing experience in developing powerful solutions for computers, cellular phones and more. Let us help you select a primary battery system from our broad line that includes alkaline and high power lithium manganese dioxide batteries.

Call us for application-specific data, design-in assistance, or just more information. Our OEM hotline number is (800) 544-5454, Ext. 3281. Or fax us at (203) 791-3273.

True portability is the cutting edge.
And it's in your power.

DURACELL
PORTABILITY IS PRIMARY
GOT VERY FUZZY. VERY FAST.

TOGETHER, MATSUSHITA AND LSI LOGIC GAVE THE NEW PANASONIC PALMCORDER A CLEAR ADVANTAGE: FUZZY LOGIC.

The market: volatile and changing fast. The products: getting smaller. And doing more. The competition: tough. The potential: significant worldwide sales gains from volume production of a superior camcorder.

No wonder Matsushita designers chose to work with LSI Logic to help create the cell-based ASIC chips for the new Panasonic Palmcorder.

Our unique expertise in ASIC design tools and technology not only helped Matsushita make the new Palmcorders dramatically smaller, but helped add remarkable new capabilities as well. Including a new image stabilization system based on fuzzy logic.

And everything was done in record time. From start of design to volume worldwide production, Matsushita and LSI Logic created each of the two key ASIC Palmcorder chips in less than 5 months.

We can do the same for you. LSI Logic offers the design tools, engineering expertise, and worldwide manufacturing capability to help bring your new and improved electronic products to market on time.

And in volume.

Call us at 1-800-451-2742 or write to LSI Logic, 1551 McCarthy Blvd., MS D102, Milpitas, CA 95035.

LSI LOGIC ACROSS THE BOARD

CIRCLE NO. 67
8-DIGIT 10MHz LED
DISPLAY DRIVER
WORKS WITH ANY µP!

New MAX7219 Has Easy-to-Use Serial 3-Wire Interface

Designing 8-digit, 7-segment LED display drivers just became easier. The new MAX7219 has a 3-wire interface and 100ns access time that eliminates external latches and clumsy interfaces. And, the MAX7219's 24-pin SO package considerably reduces footprint size.

The MAX7219 provides 16 levels of digital brightness control with peak LED current set by an external resistor or potentiometer. Individual segment control is even easier, with 7-segment or no-decode digit selection for each of the 8 digits. You can drive eight 7-segment digits, 64 individual LEDs or any combination.

- 10MHz Serial µP Interface
- 1kHz Scan Rate
- Brightness Control—Analog and Digital
- 150µA max Current in Shutdown Mode
- 7-Segment or No-Decode Selectable for Each Digit
- 24-pin Narrow DIP or SO Packages

The MAX7219's easy to use 3-wire µP serial interface drives 16 digits or 128 individual LEDs.

FREE Display Driver Design Guide

Includes: Application Notes  Data Sheets  Cards For Free Samples

To receive your design guide, simply circle the reader response number, or contact Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086, (408) 737-7600, FAX (408) 737-7194.

Distributed by Arrow, Bell/Graham, Elmo, Hall-Mark, Nu Horizons, Pioneer, and Wyle. Authorized Maxim Representatives: Alabama, (205) 830-0498; Arizona, (602) 730-8093; California, (408) 248-5300; (619) 278-0221; (714) 261-2123; (818) 704-1655; Connecticut, (203) 284-1112; Delaware, (302) 778-5353; Florida, (305) 426-4601; (407) 830-6444; Georgia, (404) 447-6124; Idaho, (503) 292-8840; Illinois, (708) 358-6622; Indiana, (317) 844-8462; Iowa, (319) 393-2232; Kansas, (816) 436-6445; Louisiana, (214) 238-7500; Maryland, (301) 644-5700; Massachusetts, (617) 329-3454; Michigan, (313) 352-5454; Minnesota, (612) 941-9790; Mississippi, (601) 939-0438; Missouri, (314) 829-0303; (616) 436-6445; Montana, (303) 292-8840; Nebraska, (308) 436-6445; Nevada, (702) 730-8093; New Hampshire, (603) 329-3454; New Jersey, (201) 428-0600; (609) 778-5353; New Mexico, (505) 930-8093; New York, (212) 428-0600; (607) 754-2171; N. Carolina, (919) 851-0010; Ohio, (216) 699-9224; (513) 278-0714; (614) 895-1447; Oklahoma, (405) 238-7500; Oregon, (503) 292-8840; Idaho, (214) 238-7500; Tennessee, (615) 447-6124; Texas, (214) 238-7500; (512) 830-5622; (713) 789-6426; Utah, (801) 561-5099; Virginia, (804) 494-5700; Washington, (206) 893-9630; W. Virginia, (304) 238-0600; Wisconsin, (608) 276-228; West Virginia, (304) 238-0600; Wisconsin, (608) 276-228; Canada, (416) 238-0666; (613) 225-5161; (604) 276-6735; (514) 337-7540.

Maxim is a registered trademark of Maxim Integrated Products. © 1991 Maxim Integrated Products.

CIRCLE NO. 68
Getting intimate with transistors

Readers of this column will probably be reassured by the fact that—month after month—I'll have only one thing to say: analog is different. What's interesting, of course, is the many ways analog differs. These are as varied as the real world phenomena that produce, or respond to, analog waveforms.

In a control system, for example, input sensors translate changes in temperature, pressure, speed, position, flow rate, light level, etc. into a change in voltage, current or frequency. On the output side of a system, changes in voltage and currents will drive the deflection beam on CRT screens (as such as those found in televisions, computers, radar, or test instruments), magnetize coils (such as those on motors or audio speakers), plant magnetic spots (representing data) on the metal film covering a computer's hard disk, or energize a radio transmitter antenna or a laser beam.

The analog and mixed-signal system elements are those which manipulate currents and voltages and translate them into a digital pattern the central controller—invariably a microprocessor—can use. This makes up only a small portion of a largely digital system. As Charles Gopen, vice-president of marketing at Micro Linear (San Jose, CA) describes the electronics world, analog—the interface to real world phenomena—is the “eggshell” covering the otherwise digital electronics world. As this world expands, the shell gets thinner, says Gopen, but the area it covers grows broader and more varied.

While it makes up an increasingly smaller proportion of the electronics world, any kind of analog design—even a mixed-signal ASIC with small amounts of analog—will be experienced as the inverse of the businessman's “80-20 rule.” You know: spend 80 percent of your time with the 20 percent of your customers who generate 80 percent of your revenues. For digital designers, analog is just the opposite: at best it'll be 10 or 20 percent of your system, but it can absorb 80 or 90 percent of your energies.

Earl Reinkensmeyer, software director for NCR's Microelectronic Products Division (Fort Collins, CO), speculates that the analog portion of a mixed-signal ASIC using NCR's standard cell library, for example, can add two-to-six man-weeks (at up to $4,000 or $5,000 per man-week) to an otherwise routine standard cell design. Part of the reason for this comment NCR product manager Jim Patella, is that the ASIC designer is frequently less sophisticated about analog or mixed-mode simulation. This requires NCR engineers not only to perform the simulations, but also help the customer tune the design to extract the best performance. More often, says Patella, the standard cell design is the starting point for a more-complicated customization project.

A major problem for system designers—especially architecture gurus with largely digital experience—is that analog or mixed-signal designs will force them to get much closer to electronic circuit design then they've likely been before. If you entertain the idea of incorporating the analog portion of your system onto a single ASIC device, along with data converters and digital control logic, you must not only use a different set—but a more complicated set—of design tools. You must also get much closer to the semiconductor fabrication processes than you've been before.

Rather than turning out a GDS-II tape and running it over to the local foundry, your design team will need to get very intimate with your ASIC vendor. This doesn't mean you need to worry about “trenching” or “oxide thickness” or other esoteric concerns of the fabrication expert. But it does require you to understand the differences between linear and digital fabrication technologies—CMOS, BiCMOS and bipolar—and to make appropriate choices between them.

Analog demands intimacy

At its heart, analog and mixed-signal design will force you to get intimate with some things digital designers seldom have to deal with; things you may have learned in engineering school and now forgotten, things the engineering schools may not teach anymore—specifically, how do transistors normally behave? and, how do you get them to behave the way you want them to?

At the risk of oversimplifying everything, let me suggest that there's a fundamental split—a Grand Schism—between analog and digital design philoso-
MIXED-SIGNAL DESIGN

phies and implementations. Digital circuits are basically binary counting circuits, which count up strings or patterns of logical 1s and 0s. Analog circuits—and all mixed-signal circuits will have some analog component—are typically control circuits, providing some control over voltage, currents and frequencies.

This paradigm works to the advantage of the digital designer: He can do his work at a high level of abstraction, remaining relatively indifferent to the means by which this circuit will be implemented. As long as the system manipulates data represented as logical 1s and 0s, it makes practically no difference what you use to represent the 1s and the 0s—just as long as your system can distinguish between them at the necessary speeds. Current-generation VLSI circuits use transistors with submicron dimensions, switching logic states at 33-, 40- or 50-MHz rates.

A 5-V system uses +5 V (actually, anything above 2.0 V) to register a logic “high” and 0 V (anything below 0.8 V) to register a logic “low.” Actually, it makes no difference to the system’s architect how you represent the ls and the os; it makes no difference to the system’s architect or the logic designer whether you use 5 V, 3.3 V, 100 V or 100 µV to register a logic high. In IBM’s earliest computers, 1s and 0s were registered by vacuum tubes driving relays. In the 21st century, it’s possible that light pulses or perhaps biochemical reactions, rather than transistor switches, will execute the digital logical functions.

Digital induced isolation

The digitization of the electronics world—a phenomenon covered in Computer Design’s 30th Anniversary Issue (January 1991)—has effectively buffered the system designer from electronic design. The most advanced design tools, in fact, maintain a separation between system behavior and function and the structure that implements it. This means that digital ASIC designers can use high-level languages—a C++ construct, Verilog or VHDL; a logic synthesis tool such as Synopsis’ or Racal-Redac’s SilcSyn; or a Boolean algebra construct such as Cupl, Abel or Palasm without knowing or caring whether the logic generated will implement a standard cell ASIC, gate array, FPGA, PLD, or a PCB with CMOS or 7400-series TTL logic.

In fact, you can choose how close you want to be to the implementation. You can farm the VHDL file out to a number of ASIC design centers. You can complete the logic synthesis and optimization, the simulation and timing checks, and turn over an EDIF netlist. You can direct the synthesis toward one semiconductor manufacturer’s standard cell library, or another manufacturer’s FPGAs. You have the option of laying out the circuit using automatic place-and-route-tools and delivering a GDS-II tape to a favorite foundry. There are many silicon foundries offering the same, nearly standardized CMOS processes. (The industry is currently rife with overcapacity.) Alternately, the design can be partitioned for PLDs and JEDEC programming files can be created with PC-based tools. As a digital ASIC designer, you can do as much or as little as you want of the implementation. But you rarely have to worry about what the transistors are doing.

The major exception occurs where the system/logic designer is intent on pushing “the performance envelope.” This is usually synonymous with clock speed, although large VLSI chips—those with 50,000 gates or more—will force the ASIC designer to examine complex timing relationships, even at moderate clock speeds. Large off-chip fanout loading, or long interconnect lines, might force the logic designer to consider a shift from a CMOS to a BiCMOS process (one that implants large bipolar driver transistors on the same substrate with the smaller-geometry CMOS logic). Here, the designer isn’t really concerned with the current draw of the output transistors, but their effect on critical timing relationships. A large fanout, for example, will increase propagation delays. But problematic gate loading would likely be revealed by a readily-available timing analyzer and could be corrected by the systems designer in the logic optimization phase—that is, before a process switch is required.

Analog design, in contrast, (and any intensive mixed-signal design will require a great deal of attention to analog), forces the designer to get much more involved with the physical means of implementing a function. Invariably, the analog designer wants control of voltages and currents. This forces him or her closer to those devices on the IC that produce voltages and currents—the transistors and connected components, like resistors, capacitors and inductors—and the semiconductor processes used for making them.

No one process does it all

While submicron CMOS is the darling of the digital world because of its combination of speed, packing density and low-power consumption, the analog world will favor entirely different manufacturing processes. There’s no one process which enjoys the universal appeal of digital CMOS. Crossing over to the analog and mixed-signal world, the choices are linear-compatible CMOS (a different process than digital CMOS), BiCMOS (bipolar drivers on a CMOS substrate), and bipolar (the favored process). Even in bipolar realms, there’s a hierarchy among those processes based strictly on npn transistors, and those using complementary nnp and pnp. (The latter is favored for high-speed amplifier design.) Dielectric isolation and junction isolation are high-end variations on bipolar processes. For those with high-voltage or high-current requirements, there are processes that combine power transistors on the same chip with control logic—generally known as “smart power” processes. Which process is used is usually dictated by the application requirement.

Stephan Ohr is editor/publisher of the monthly newsletter Mixed Signals.
Imagine you had a fully adjustable TTL delay line, accurately programmable from 25 to 400 ns. Would that change the way you control the timing of clock and control signals? It would give you the flexibility you need to get your design in sync with today’s 33, 40, 50 MHz or faster CPUs. It also would eliminate the need to stock a broad range of fixed full-scale devices.

Brooktree’s new BT630 was designed with you in mind. It’s the first CMOS digital delay line that’s adjustable to meet all TTL timing requirements. And it’s packed into a 14-pin plastic DIP package.

Handling small pulse width signals as a percentage of the delay is not a problem for the BT630, nor is specifying leading and trailing edge delay accuracies. You have to play with the BT630 to fully appreciate it. So we’ve created a $39 demo board for just that purpose. Call to get one.

Betcha don’t know the difference between a PC and a Workstation

It’s come to our attention that the industry is lacking a precise definition for separating PCs and workstations. At first we blamed that on the ubiquity of high speed 386 and 486 processors and fast Motorola MPUs used in Macs. Then we pinned the confusion on low memory prices, making every desktop machine a candidate for 8 megs or more. Suddenly we realized that super sophisticated applications software for PCs and Macs was the real culprit.

Guess what? It turns out it’s probably all our fault. Our new BT484 RAMDAC blurs the line between PCs and workstations. It’s a true-color solution loaded with workstation features. But VOA compatible and with a PC-like price.

Sorry to add to the confusion.


The continued evolution of workstation monitor resolution is about to write a new chapter. The evidence: 1600 x 1280 displays have dropped into the $4,000 range, just the price point that made today’s widely popular 1280 x 1024 monitors “acceptable” several years ago.

Besides price—and the fact that higher resolution is an unending “gotta have” for workstation users—1600 x 1280 resolution acceptance is being driven by the growing desktop video/multimedia movement in the U.S. and Europe and, in Japan, by the high-resolution demands of displaying kanji.

Customers using our BT468 RAMDAC are ready for the move to 1600 x 1280. That’s because the frame buffer architecture for 1280 x 1024 and 1600 x 1280 monitors are the same. It’s an easy upgrade path. At 200 MHz or more, with 8:1 MUX and 25 MHz VRAM compatibility, it’s a necessary component for 1600 x 1280 screens. If “early to market” is part of your systems strategy, you may want to take a good look at the readily available BT468.
WE’LL GIVE YOU THE WORLD

... Of Electronic Design

You asked for an integrated set of CAE/CAD design tools which could deliver every aspect of your engineering design needs at an affordable price. CAD Software offers the highest performing design system for your PC. Schematic capture, logic simulation, printed circuit board design, auto-routing, thermal analysis, and computer aided manufacturing are all within the PADS Design system.

Your design begins with PADS-Logic, the only PC-based schematic capture system which has a true multi-sheet database for quick and accurate design capture and data transfer to your PCB design. PADS-Logic has a large circuit capacity of over 1,000 equivalent ICs per design, a Hierarchical design ability with an unlimited number of levels, superb analog design capability, forward and backward annotation, a Part Editor and Graphical Library browsing.

PADS-PCB sets the standard for affordable high performance PCB design. A one mil database, 30 layers, automatic design rules checking, SMD ability, excellent interactive routing, and a set of ECO routines which ensure fast accurate changes, are just some of the features which have made PADS-PCB the #1 selling PC based PCB design system.

NEW! PADS-UNIX operates on the Sun Sparc Station family and contains all of the advanced features of the widely used PADS 2000 product, including schematic capture, powerful component placement aids, and multiple approaches to track routing. This advanced PCB design system can handle the most complex designs, with auto-routers for digital, analog and high speed/critical circuitry, an unlimited design capacity, ERC and DRC checking, intelligent copper pour and T-routing, 0.1µ parts/pads rotation, and much more!

Call CAD Software today for your local Authorized Reseller, or for a no-cost Evaluation Package, and experience the world of electronic engineering design:

GI Software, Inc.
(800) 255-7814
Inside MA
(508) 486-8929
119 Russell Street, Littleton, MA 01460

See Us At Wescon Booth #1428
It seems only a few years ago that a programmable logic device development tool was merely a software program that translated Boolean logic into JEDEC fusemaps. Devices were simple sum-of-product architectures and the big PLD development tool players were Abel and Cupl. Of course, PLD makers also had proprietary software for their own parts, such as Palasm (Monolithic Memories Inc) and Amaze (Signetics).

As earlier, the personal computer is host to more PLD development tools than all other platforms combined. Unlike earlier, though, is the more widespread use of PLDs in system design. Perhaps 75 percent of all new systems designs contain at least one PLD, with most containing several.

More need is more seed, and pioneering PLD development software from newer companies like Accel Technologies, Isdata, Minc, Orcad, and others have made the market more competitive and forced the older and more-mature players to keep up with the times.

Architectures the driving force

Key changes have occurred that make PLDs more popular and forced development tools to be more sophisticated today than ever before. First, parts have become larger to handle more inputs and outputs. Second, I/O lines have become programmable to overcome polarity and register constraints of earlier parts. But most important has been the deviation from the sum-of-products architecture. The generic term FPGA has been coined to describe super PLDs which boast densities up to 20,000 gates, even though many of their architectures in no way resemble a gate array.

The foldback array, for example, used in Signetics and Exar parts is no longer limited to sum-of-products single-level logic. Likewise, the Mach architecture from AMD, the Max architecture from Altera and the UIM architecture from Plus Logic are also capable of multiple levels of logic and deep sequencing, but their architectures more resemble a user-routable circuit board with multiple sum-of-products PLDs. The Xilinx and Actel parts architecturally resemble gate arrays but use internal cell programming to determine specific functions.

As a result, earlier PLD development tools just don't have the capacity to handle the 20,000+ gates that can now be replaced by a single PLD. New tools specifically aimed at FPGA design are emerging and combined PLD/FPGA tools capable of minimizing, optimizing, reducing, partitioning, selecting and fitting are bringing PLD and FPGA design development into the mainstream of modern digital circuit design.

House of mirrors

It used to be that PLD design tools had one way in (Boolean) and one way out (JEDEC) and specific designs were trapped within the confines of a particular tool. Fortunately, this has been left in the past. Today, Boolean entry is always a given, and every PLD/FPGA development tool still provides this most basic of input techniques. Also, schematic capture is a given, with every major PLD/FPGA development tool providing links into third-party or proprietary schematic capture programs. Other commonalities include truth-table input formats and state machine input formats. Some provide waveform entry and specialized languages.

Since VHDL allows the description of arbitrary digital circuits and contains constructs for timing and simulation, it's an ideal candidate for FPGA design, especially since FPGAs all have unique timing and place-and-route constraints. VHDL provides a very high-level descriptive format, bringing PLD/FPGA design into the ranks of ASIC. What's becoming apparent is that VHDL will become the next input format used for PLD/FPGA development. As an input format, it's interpreted, synthesized and minimized to provide one of the many doors into the PLD/FPGA design world.

Also driving VHDL into PLD/FPGA development is the forthcoming version of Mil-Std-454 which requires VHDL for qualified PLDs and ASICs, and the version following this will require the same for unqualified parts as well.

Also emerging is automated PLD/FPGA and device selection. While initially only Minc and
Hewlett-Packard provided this capability on an automated level, other vendors are ramping up to make this a seamless and automated task. While most older and more mature PLD development tools were designed as individual device compilers, today's tools need to handle multiple devices and partition a design. It used to be (and for some still is), that a PLD or FPGA was started with a specific device in mind. The ability to choose a single device or chip sets as alternative approaches is increasingly important as the price premium for using many of today's PLDs and FPGAs is rather high.

This leads to an important trend that has manifested itself—device independent design. Device-independent designs permit the generic logic to be described, compiled, optimized, reduced and simulated before a thought has been given to how the actual design will be implemented. This approach works equally well with PLDs, FPGAs, gate arrays and standard cell ASICs, or even chip sets. As a result, this approach provides a uniform design environment for an engineer who can implement a design in discrete TTL, simple PLDs, complex PLDs, FPGAs, ASICs or any combination of these. Ideally, this also provides the important benefit of migration. With a unified design approach, the same design database can aim at TTL, PLDs and FPGAs for quick, low-cost, low-risk prototyping, design verification, and short- and long-term production.

**Current tools**

While both silicon vendors' and third-party tools are commonly in use, third-party tools are quickly coming to the point where they'll be all that's required. The latest generation of third-party PLD and FPGA development tools utilizes fitters from the silicon vendors. This allows generic software to optimize designs for specific devices. This harmonious arrangement shortens lag time from the new part to product support, increasing the usability and value of the third-party development tools.

The following is a brief overview of four major third-party players that we'll be looking at much more closely in upcoming columns. The products described are listed in alphabetical order according to product names.

**Data I/O and Abel**

Abel from Data I/O (Redmond, WA) is an old-timer that keeps getting younger. Originally a single-PLD compiler, the latest Version 4.0.x is a complete rewrite that specifically addresses today's needs. Currently available in two flavors (Abel PLD and Abel FPGA), the latest Abel adds automated device fitting, improved optimization, partitioning, automatic polarity, don't care generation, and device-fitter software modules from PLD vendors. Device-fitter modules let Abel target designs to Actel, Altera, AMD, Atmel, Plus Logic and Xilinx parts.

Abel works best as a module compiler. Here, individual functional blocks are designed and tested. Blocks are combined later to fill the resources of the devices chosen to house the design. This is primarily because the capacity of Abel is relatively low; it can work with about 500 gates while Abel FPGA can work with about 1,000. Other limitations include a maximum of 25 outputs and 46 product terms.

Abel doesn't support VHDL directly. According to Data I/O, mainstream designers are not yet requiring this. Abel does have indirect links to VHDL through alliances with Cadence and ViewLogic so a customer can satisfy this need today.

Also, the simulator that comes with Abel is a unit delay functional verifier. Timing information for the route dependent devices like the Actel and Xilinx parts must be extracted from within the Actel and Xilinx tools themselves.

**Logical devices and Cupl**

Cupl, like Abel, has been around a long time and has a strong and loyal user base (20 percent of the market). Unlike Abel, Cupl ownership has changed and it's now flying the Logical Devices (Fort Lauderdale, FL) banner.

The current Cupl version 4.2, has matured to meet present day needs. Still supporting its simple and easy-to-use Boolean input format, Cupl also accepts input from third-party schematic capture programs (like Orcad, ViewLogic, and others through EDIF 2.0). Cupl also features simple proprietary syntax format for state machine designs and truth tables. What's more, nested variables, bit field grouping, and index variable features simplify complex equations with common term, address fields and states. In anticipation of need, Cupl also provides VHDL input support.

Keeping up to date, Cupl now supports device partitioning which can automatically split a design into one or more chips. Multiple PLD solutions are supported and the automated device selection accepts user defined constraints such as number of parts in the solution, cost, speed, and erasability. A history-based partitioning scheme is also employed which can reduce the number of different parts needed in inventory.

Device fitters are also used by Cupl which presently supports Actel, Altera, AMD, Atmel, Lattice, National Semiconductor, Plus Logic, and Xilinx.

The simulator that comes with Cupl is a unit delay functional verification tool only. The next release will include timing models which the designer can fill in to include critical path and place-and-route specific timing information.

Cupl generates data in JEDEC format readable by its own and other programmers. Logical Devices has a functional VHDL output generator module but doesn't plan to release it immediately. This option will be of great benefit for designers who need to generate design information in VHDL form. Here, design information from all input formats are combined, minimized, reduced, and VHDL files are generated.

Cupl boasts a capacity of 50,000 gates, large enough to handle any of today's FPGAs. Presently Cupl supports over 2,500 devices (PLDs and FPGAs) and doesn't offer libraries for migration to gate arrays.
Logical Devices has its hands full supporting the FPGAs, it does eventually plan to offer gate array migration late in 1992 or 1993.

**Isdata and LOG/iC**

Isdata (Monterey, CA) tools haven’t been around as long as Abel or Cupl, and are lower in profile with a smaller user base. Since 1983, however, the LOG/iC family of PLD development systems has been servicing the needs of PLD designers with a slightly different approach.

Like other up-to-date tools, LOG/iC supports device-independent designing, optimization, minimization, partitioning, device fitting, device selection (or recommendations in this case), test vector generation, and documentation. Also like the others, LOG/iC lets different input formats mix and has links to popular third-party design tools.

Unlike the others, Isdata provides a large family of different software programs that tackle different tasks. Designers purchase only the specific modules they require for their needs. As designers’ needs expand they add more software modules.

Among the modules are schematic libraries for popular third-party schematic capture programs from Mentor, Orcad, P-CAD, Valid, and Viewlogic. This lets in-place design systems serve as a schematic window into the Isdata software.

In addition to schematic capture, other standard features include Boolean input, truth-table input and state-machine language. A VHDL compiler is now available permitting simulation and synthesis from VHDL source code.

Unlike many other tools, LOG/iC doesn’t provide a timing simulator. Instead, a functional verifier which uses unit delays is provided to test the logical concepts and implementation as well as results from optimization and minimization. To get detailed timing verification the company recommends a third-party simulator such as Susie from Aldec which can readily accept JEDEC files.

The current V3.4 of the LOG/iC software adds over 30 new devices bringing to over 400 the specific architectures supported. The latest versions also add device fitters for the newer PLD and FPGA architectures now supporting Actel, Mach, Max, and Xilinx. Gate array libraries for AT&T, Fujitsu, LSI, Siemens, and VLSI are available and net list files can be generated in the appropriate format to pass these designs along to a gate array vendor.

**Minc and the PLD/FPGA Designers**

The Minc (Colorado Springs, CO) PLD Designer was initially introduced in March 1988 and started shipping that May. When initially introduced, it caused quite a stir, because it brought automated PLD design to a new level of sophistication, all on a PC. Now it’s integrated with the Mentor design environment (on an Apollo workstation), and is also available on the Sun workstations.

The PLD Designer provides a friendly integrated shell which makes using PLDs very easy, even to someone who has never used PLDs or PLD development software before. To an experienced designer, the software lets rapid iterations and tradeoffs be explored and encourages “what if” design optimization.

Currently, the company provides PLD and FPGA Designer packages. Similar in personality and operation, they vary only in capacity, device selection and fitting. Common today, the FPGA Designer takes advantage of device fitters from device makers to best utilize selected devices resources. Presently, Actel, Altera, AMD, and Xilinx fitters are available with more coming.

The PLD Designer claims 10,000 gate capacities while the FPGA Designer claims about 20,000. Both these numbers are highly dependent on the configuration of the PC you plan to use. Both packages require extended memory and a 386- or 486-based machine is highly recommended.

The PLD Designer was among the first to provide an automated and tightly coupled environment for designing, verifying, programming, testing, and documenting PLD designs. The PLD Designer brought together many input formats including standards like Boolean, truth table, state notation, and high-level design language, as well as third-party schematic capture support.

In addition, PLD Designer offers waveform capture as input to synthesize logic, and as input to generate simulation and test vectors. Available now are VHDL input formats which are able to merge with any and all other formats supported.

When all of the design has been entered, PLD Designer performs a logic reduction/factoring pass using options such as factoring techniques, limits to the number of levels of logic and more. The resulting intermediate format is advantageous since now a part can be chosen manually at the last moment, or, automatically partitioned and chosen by the PLD Designer.

Selection constraints for PLD Designer include maximum number of parts, specific manufacturers, package type, technology (CMOS, TTL, ECL), maximum power supply, minimum clock frequency, maximum propagation delay, and more. In addition, each category can be weighed with a factor of importance, further optimizing device selection for a given design. FPGA Designer makes you choose which FPGA you plan to use.

In addition, the PLD Designer integrates a unit delay logic simulator which can test the functional correctness of a design. At this point in time, it doesn’t perform timing analysis, so it can be used solely for functionality. It can, however, accept mouse or keyboard-drawn test vectors from the waveform entry mode.

Jon Gabay is a free-lance editor with extensive design experience. He has written for all of the specialized CAE/CAD publications at one time or another, including High Performance Systems, Engineering Workstations and, most recently, Design Automation.
Introducing...

SysComp—

The Industry’s First Exclusive OEM Systems/Sub-Systems Components Conference & Exposition

A New Marketing Opportunity—
For Vendors of Today’s Systems Building Blocks

THE SHOW
SysComp is the only conference/exposition specifically designed for those with the engineering/technical responsibility for designing OEM systems and sub-systems. These people specify and integrate systems building blocks for commercial, industrial, and military/aerospace applications.

THE TECHNICAL FORUM
Technical solutions and directions involving microprocessor system architectures, OEM systems, OEM software, power sources, interface technology, mass storage, systems packaging and manufacturability—all organized by the senior editorial staff of Computer Design magazine. A career-enhancing personal-development opportunity.

THE AUDIENCE
6,000+ systems designers and engineering managers, plus their concurrent engineering team partners in Silicon Valley. This region graphically represents and reflects the evolution from a parts focus to today’s systems viewpoint.

THE EXHIBITORS
World-wide vendors of critical systems building blocks including software, boards, complex microcircuits, power sources, storage systems, displays, packaging and other ancillary products and services. Product areas include: storage devices, display devices, board-level products, real time/embedded software, I/O devices, OEM computers, backplanes and enclosures, power sources, high performance ICs.

THE MANAGEMENT
Sponsored by Computer Design/PennWell Publishing and managed by Multidynamics, Inc., providing a unique combination of OEM technical ability and conferencing expertise...in cooperation with Defense Electronics.

SYSCOMP/92 WEST—
San Jose Convention Center
San Jose, California
FEBRUARY 18-20, 1992

FOR MORE INFORMATION, CALL, FAX, OR WRITE
Paul LaGris, 3432 Timberlake, Costa Mesa, CA 92626
Phone: (714) 966-1526  Fax: (714) 241-1108

CIRCLE NO. 71
CALL FOR PAPERS

Participate in SysComp/92-West
The OEM Systems/Subsystems Components Conference & Exposition
San Jose Convention Center
February 18-20, 1992

SysComp is the only conference/exposition designed to explore the technical approaches and solutions essential to the timely and cost-effective development of OEM systems and subsystems. This intensive, three-day conference will provide design engineers and design engineering managers—as well as manufacturing, test and QA/QC engineers and managers—with the practical, applications-oriented information they need for the design and integration of microprocessor-based subsystems, mass storage, power sources, displays and other user interfaces, and system software into complete products and systems.

Sponsored by Computer Design/PennWell Publishing
Who will attend SysComp/92-West?

Attendees will be primarily design engineers and design engineering managers involved in the development and integration of OEM systems and subsystems. Given today's emphasis on cost, quality, time-to-market and concurrent engineering, SysComp/92-West will also attract attendees from the ranks of test, manufacturing, QA/QC and purchasing. Simply put, the technical program is aimed at all those engineers and managers who play a critical role in making the performance, cost, quality and time-to-market decisions pivotal to the success of state-of-the-art OEM systems and subsystems in today's competitive markets.

In particular, the SysComp/92-West Technical Program is targeted at engineers and engineering managers who are:

- Involved in the selection and integration of microprocessors, as well as those working with bus architectures (either proprietary or open such as PC/AT/EISA and VME), and who are concerned with the impact of their decisions on the performance, functionality and marketability of the products and systems they're developing.
- Evaluating, selecting and integrating mass storage subsystems (e.g., disk drives, tape drives, optical drives), mass storage controllers and interfaces.
- Evaluating, selecting, customizing and integrating power supplies (switching, linear and UPS), regulators, converters, and batteries into equipment and systems.
- Evaluating, selecting and integrating CRTs, flat panel displays, graphics controllers, graphical user interfaces (GUIs) and other user interfaces into products.
- Evaluating, selecting and integrating software for general-purpose computing (e.g., MS-DOS and Unix-based systems), embedded control and real-time.
- Directing design-for-test, design-for-manufacturability, EMI/RFI, packaging and thermal management efforts, and managing the interaction between system design, manufacturing, purchasing and test.
- Implementing concurrent-engineering programs that bring together design, manufacturing, test, purchasing and marketing to reduce costs, improve quality, cut time-to-market and compete in world markets.

What products are attendees designing?

- Within the computer and peripherals industry, designers are concerned with microprocessor architectures, operating systems, mass storage, display technologies, and input/output devices. And with the proliferation of laptop computers, compactness and ruggedness have become critical design and manufacturing issues.
- Within the telecommunications and networking industry, designers are developing new modems, MUXes, bridges, routers, etc. for LANs and WANs. They're concerned with protocols, standards, and physical and link layer solutions in silicon, modules, and at the board level.
- Within the process control and factory automation industries, data acquisition, motion control and robotic systems are being designed. Many of these are microprocessor based board-level systems and rely heavily on data converters, machine vision, and power handling subsystems.
- Within the military and aerospace industry, engineers are designing fault-tolerant systems, radiation-hardened computers, and hardware that meets appropriate emission specifications. These systems make heavy use of fiber optics and secure interconnects, EMI/RFI suppression techniques, and advanced packaging techniques.
- Consumer electronics engineers are designing low-cost systems that rely on automated assembly, clever packaging, and test—all at the lowest possible cost. Future applications such as HDTV and multimedia will play a major role in the revitalization of the U.S. electronics industry.
What's the focus of the Technical Program?

SysComp/92-West is a three-day systems-oriented conference and exhibition with opportunities for presentations on a wide variety of OEM system-level design and integration topics. SysComp/92-West is intended to bridge the information gap between passive/discrete component shows such as Wescon, and VAR/VAD/end-user exhibitions such as Comdex. The program will combine lectures and tutorials (of varying length) on a broad array of topics critical to the timely and cost-effective evaluation, selection, development and integration of major system components—both hardware and software. Several key areas of concern will be addressed in the Technical Program:

- Microprocessor/system architectures, and their impact on OEM integration.
- Bus architectures, including VMEbus, Multibus II, ISA/EISA, MicroChannel, and Futurebus+ bus, and their impact on OEM integration.
- Power sources, including developments in switching technologies, converters, and batteries, with emphasis on their relationship to the size, cost and manufacturability of electronic/computer products.
- Display and interface technology, including advances in hardware, hardware/software interfaces and graphical user interfaces.
- Mass storage technology and the impact of new developments in media (disk, tape, optical), interface standards, and controllers on system performance, cost and reliability.
- Embedded software programming, with an emphasis on realtime kernels, standards and development tools.
- System packaging, including EMI/RFI control, thermal management, and designing for manufacturability.
- Concurrent engineering and achieving cost, quality and time-to-market goals.

You are invited to submit proposals for presentations in the above areas of interest, addressing specific topics such as:

- Microprocessor architectures and their impact on subsystem design.
- Nonvolatile memory and its applications.
- The system costs of microprocessor selection.
- Embedded PCs as building blocks.
- Backplane bus performance and selection.
- Next-generation bus architectures.
- Design for testability and built-in self test.
- Distributed power systems.
- FDDI and other high-performance interfaces.
- Battery technology and its impact on portable system design.
- Cost vs. performance tradeoffs in displays.
- Emerging mass storage technologies and the impact on system design.
- High-density cartridge tape drives.
- Fault-tolerant and mission-critical software.
- Advances in printed circuit board technology and impact on test and manufacturing.
- Software quality control and maintenance.
- Controlling EMI/RFI and EMI/RFI standards.
- Cost/performance alternatives in electronic packaging.
- Evaluating power supply performance vs. cost.
- High-density packaging and interconnects.
- ICs for power distribution and management.
- Applications of "smart power" technology.
- Flat panel display design, manufacturing, cost, yield and integration.
- Optimizing quality through concurrent design.
- Power-management schemes.
- Power supply reliability.
- Quick turnaround techniques for multi-chip module development.
- Shock, vibration and reliability issues in hard disk drives.
- Optical disk technology and operating systems.
- Ruggedized system design.
- Standards for real-time operating systems and kernels.
- Trends in embedded software and software-development tools.
- System considerations when moving to SMT.
- Testing and evaluating disk drives.
- Display specifications and choosing a display.
- Design-for-manufacturability strategies and solutions.
- Choosing the most cost-effective manufacturing process and contract manufacturing.
- Using multichip modules to shrink product-development time.
- Thermal management and system cooling.
How can you participate?

If you or your organization would like to participate in the SysComp/92-West Technical Program, submit a brief proposal to the Technical Program Coordinator no later than November 8, 1991.

Proposals should be 1- to 1 1/2-pages in length and contain a one-paragraph abstract that summarizes the content and goals of the presentation and a brief outline of the major topics that would be covered in the presentation. Presenters must be technically qualified and able to answer questions from attendees. A short biography of the presenter, describing his or her technical background and accomplishments must accompany the proposal.

Acceptance of proposed presentations will be made by November 15, 1991 and a complete copy of the presentation, including all visuals and graphics, will be required no later than December 31, 1991.

Presentations given at SysComp/92-West will be published in a Proceedings and copyrights shall be assigned to Computer Design.

For more information or to submit a proposal contact:
John Mayer
Technical Program Coordinator
COMPUTER DESIGN
P.O. Box 538
Belmont, MA 02178
TEL: (617) 924-9181
FAX: (508) 692-7780

or

John Miklosz
Editor-in-Chief/Associate Publisher
COMPUTER DESIGN
1 Technology Park Drive
P.O. Box 990
Westford, MA 01886
TEL: (508) 392-2114
FAX: (508) 692-7780

Who are the sponsors?

SysComp/92-West is sponsored by Computer Design magazine, PennWell Publishing. In addition to SysComp/92-West, Computer Design organizes and directs the technical programs for Buscon (East and West) and the Analog & Mixed-Signal Design Conference.

Computer Design is read every month by more than 100,000 engineers and engineering managers designing electronic products that incorporate microprocessors, board-level and OEM computers for use in computers and computer peripherals, telecommunications, test and measurement equipment, data acquisition, control and automation, and imaging, diagnostics and analysis equipment.

In addition to the technical program, SysComp/92-West will feature exhibits by vendors of OEM computers, ICs, CPU boards and other board-level products, mass storage devices, displays, power sources, backplanes and enclosures, software and software development tools. For information about exhibiting at the conference, contact:

Paul Lagris
Exhibit Sales
3432 Timberlake
Costa Mesa, CA 92626
TEL: (714) 966-1526
FAX: (714) 241-1108

Computer Design magazine will be publishing the SysComp/92-West Conference Guide. In addition to distribution at the conference, the Guide will be mailed with the February, 1992 issue of Computer Design. For information about advertising contact:

Tim Tobeck
Associate Publisher
COMPUTER DESIGN
1 Technology Park Drive
Westford, MA 01886
TEL: (508) 392-2116
FAX: (508) 692-7780

SysComp—THE OEM SYSTEMS/SUBSYSTEMS COMPONENTS CONFERENCE & EXPOSITION
Now, up to twice the power of a standard battery.

Gates introduces two new rechargeables that are commanding everyone's attention: Nickel-Metal Hydride and ULTRAMAX™ Nickel-Cadmium batteries.

Ni-MH offers up to 100% more capacity than a standard Ni-Cd battery, while our ULTRAMAX line offers up to 70% more capacity.

And, with this power increase comes unequaled design flexibility, such as longer run time, additional features, or downsizing without having to sacrifice performance. Contact your nearest sales engineer by calling 1-800-67-POWER.

And see why no battery ranks higher.

*The power of great ideas.*

CIRCLE NO. 72
Introducing The New CADSTAR...

IT ALMOST READS YOUR MIND.

CADSTAR's revolutionary new user interface almost reads your mind, anticipating your next move and intelligently defaulting to the most likely action. For example, if you pick a part, CADSTAR lets you move it without selecting an action from a menu. If you pick a connection, you can manually route it instantly. CADSTAR's new Motif style graphical interface has clear, logical menus integrated across all functions. The best part is, you'll rarely need to use those menus! Imagine software so smart, it knows what you want to do next. CADSTAR is easy to learn, and it drastically reduces keystrokes, saving you hours.

The Power Remains
CADSTAR remains the most powerful design software you can run on a PC. Unique features like comprehensive, automatic/interactive routines for placement, gate and pin swapping, and routing give you remarkable design flexibility. Racal-Redac continues to enhance the design technology used by thousands of engineers worldwide. CADSTAR includes:

- Integrated Schematic Capture, PCB Layout, Autorouting, Manufacturing Outputs
- 5,000 part library
- Double sided SMDs
- Curved tracks & copper, teardrop pads
- Copper maximization
- Blind & buried vias
- Toll Free hotline support

Is There A CADSTAR In Your Future?
Call or write for your free CADSTAR demo disk and brochure. See for yourself how powerful, and easy to use, new CADSTAR really is. Call (508) 692-4900.

Racal-Redac, Inc.
238 Littleton Road
Westford, MA 01886-9984, USA
Phone: (508) 692-4900
Fax: (508) 692-4725

CIRCLE NO. 73
Cost, voltage and standards issues retard acceptance of flash

Since its invention in 1983, flash memory has evolved, from initial concept to 2-Mbit parts, faster than any other memory semiconductor. The key benefit of flash is in providing designers with non-volatile memory that can be reprogrammed without removing it from the circuit. While the same benefits are possible from either EEPROM or battery-backed SRAM, flash memories are less expensive than either of these solutions. Dataquest figures project the total flash market to reach $1.5 billion by 1995. While flash memories are expected to capture new design wins, as densities increase and prices fall, designers remain reluctant to use them.

Three uses for flash

In general, designers are most likely to be interested in flash for one of three reasons: as a replacement for EEPROM or battery-backed SRAM; as a solid-state disk, to replace a hard disk; or as a replacement for standard UV-EPROM in low-chip count embedded applications.

Today, flash has found its way into many applications including cellular telephones, medical instruments and as a storage area for BIOS in personal computers. A few systems are already using flash as a solid-state disk, replacing a hard disk as the mass storage device. The fastest growing area where flash is being used is in PC memory cards.

Now in a standardized form factor, memory cards are expected to benefit from the high volumes associated with the rapidly growing portable computer market. Of all the memory semiconductors available today, flash is the most appropriate for memory cards. "As far as user modifiable memory is concerned, there's really only two choices: battery-backed SRAM or flash," says Bill Densham, director of PC enhancements at Poqet Computer (Santa Clara, CA). "At the same density, however, SRAM is more than two times the cost. End-users love flash because it has a great cost/ performance ratio in terms of dollars/Mbyte. But it needs to get much lower."

Denscham was the engineering manager that brought Poqet's first computer to market. Poqet's computers depend on memory cards for their operation.

At first blush, flash memories appear suited for any application that requires EPROM density and EEPROM's ability to be reprogrammed without removal from a system. Flash memories available today are based on the technology of either EPROMs or EEPROMs, with price and capabilities falling between the two. Upon close examination, however, designers are finding that using flash has drawbacks. While most agree that flash faces a bright future, many current and potential users of flash are reluctant about designing flash into their next product.

What's behind this skepticism? One reason is the lack of second sources. Many designers are frustrated at the slow rate at which flash memory manufacturers are setting standards for flash. And while most makers of flash chips are now using a standard pinout, manufacturers have yet to firmly agree on any standard method for programming flash memories. Furthermore, many designers expected flash prices to have fallen below EPROM prices by now, but have been disappointed. Although flash prices continue to drop, they are still far above EPROM prices. Finally, many designers who would have used flash in their design haven't because of flash's 12-V requirement for reprogramming.

Wanted: Standards

Radisys (Beaverton, OR) made use of flash memory in its line of embedded PCs for VMEbus. It used 1-Mbit flash chips from Intel (Folsom, CA) in the design of one of its daughterboard modules—a solid-state disk in a 3-x-6-in. form factor. Although the Intel 1-Mbit flash satisfied the design requirements for size and ruggedness, Radisys designers didn't like being tied to a single source. "The flash manufacturers have done a very poor job at standardization," says Steve Cooper, director of sales at Radisys. "Each flash chip is slightly different. Each uses a different programming method. That means that we can't switch to another vendor's chip without a board re-layout. So you're committing to a single source. It's unfortunate that there's been so much in-fighting."

For designers at Vocal Technologies (Santa Clara, CA), a manufac-
<table>
<thead>
<tr>
<th>Model</th>
<th>Organization</th>
<th>Read access time (ns)</th>
<th>Write time per byte (µs)</th>
<th>Power consumption</th>
<th>Program/erase voltage (V)</th>
<th>Endurance (cycles)</th>
<th>Packaging options</th>
<th>Price</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Advanced Micro Devices</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 301</td>
</tr>
<tr>
<td>Am28F256</td>
<td>32k×8</td>
<td>90</td>
<td>10</td>
<td>30mA/100µA</td>
<td>12</td>
<td>1,000</td>
<td>DIP, PLCC</td>
<td>$12.10 (100s)</td>
<td>—</td>
</tr>
<tr>
<td>Am28F512</td>
<td>64k×8</td>
<td>90</td>
<td>10</td>
<td>30mA/100µA</td>
<td>12</td>
<td>1,000</td>
<td>DIP, PLCC</td>
<td>$15.05 (100s)</td>
<td>—</td>
</tr>
<tr>
<td>Am28F010</td>
<td>128k×8</td>
<td>90</td>
<td>10</td>
<td>30mA/100µA</td>
<td>12</td>
<td>1,000</td>
<td>DIP, PLCC, TSOP</td>
<td>$22.05 (100s)</td>
<td>automatic program and erase operations</td>
</tr>
<tr>
<td>Am28F020</td>
<td>256k×8</td>
<td>90</td>
<td>10</td>
<td>30mA/100µA</td>
<td>12</td>
<td>1,000</td>
<td>DIP, PLCC, TSOP</td>
<td>$39.15 (100s)</td>
<td>same as above</td>
</tr>
<tr>
<td><strong>Atmel</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 302</td>
</tr>
<tr>
<td>29C256</td>
<td>32k×8</td>
<td>120</td>
<td>156</td>
<td>80mA/300µA</td>
<td>5</td>
<td>1,000</td>
<td>DIP, LCC, PLCC, TSOP</td>
<td>$11.40 (100s)</td>
<td>single supply 5V read and write, 64-byte page write and erase</td>
</tr>
<tr>
<td>29C257</td>
<td>32k×8</td>
<td>120</td>
<td>156</td>
<td>80mA/300µA</td>
<td>5</td>
<td>1,000</td>
<td>DIP, LCC, PLCC, TSOP</td>
<td>$11.40 (100s)</td>
<td>same as above</td>
</tr>
<tr>
<td>29C010</td>
<td>128k×8</td>
<td>120</td>
<td>78</td>
<td>50mA/100µA</td>
<td>5</td>
<td>1,000</td>
<td>DIP, LCC, PLCC, TSOP</td>
<td>$26.50 (100s)</td>
<td>single supply 5V read and write, 128-byte page write and erase</td>
</tr>
<tr>
<td><strong>Catalyst Semiconductor</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 303</td>
</tr>
<tr>
<td>CAT28F512</td>
<td>64k×8</td>
<td>200, 250</td>
<td>10</td>
<td>50mA/50µA</td>
<td>12</td>
<td>1,000</td>
<td>PDIP, PLCC</td>
<td>$11 (1,000s)</td>
<td>bulk erase, speed programming</td>
</tr>
<tr>
<td>CAT28F512VS</td>
<td>64k×8</td>
<td>200, 250</td>
<td>10</td>
<td>120mA/100µA</td>
<td>5</td>
<td>1,000</td>
<td>PDIP, PLCC</td>
<td>$29 (1,000s)</td>
<td>sector erase</td>
</tr>
<tr>
<td>CAT28F010</td>
<td>128k×8</td>
<td>120, 150, 200</td>
<td>25</td>
<td>30mA/100µA</td>
<td>12</td>
<td>1,000</td>
<td>PDIP, PLCC</td>
<td>$18 (1,000s)</td>
<td>bulk erase, speed programming</td>
</tr>
<tr>
<td><strong>Dense-Pac Microsystems</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 304</td>
</tr>
<tr>
<td>DP2128M8Y</td>
<td>131×8</td>
<td>120, 150, 200, 25</td>
<td>25</td>
<td>50mA/20µA</td>
<td>12</td>
<td>10,000</td>
<td>Stacked LCC module</td>
<td>$60 (100s)</td>
<td>available December ’91</td>
</tr>
<tr>
<td>DP21024X16H3</td>
<td>1M×16</td>
<td>120, 150, 200</td>
<td>25</td>
<td>55mA/320µA</td>
<td>12</td>
<td>10,000</td>
<td>Stacked LCC module</td>
<td>$550 (100s)</td>
<td>same as above</td>
</tr>
<tr>
<td><strong>Exel Microelectronics</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 305</td>
</tr>
<tr>
<td>28F256</td>
<td>32k×8</td>
<td>120</td>
<td>250</td>
<td>30mA/1mA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, TSOP</td>
<td>$8.50 (100s)</td>
<td>Intel-compatible, samples available now</td>
</tr>
<tr>
<td>28F010</td>
<td>128k×8</td>
<td>120</td>
<td>250</td>
<td>30mA/1mA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, TSOP</td>
<td>$14.85 (100s)</td>
<td>Intel-compatible, samples available May ’92</td>
</tr>
<tr>
<td><strong>Hitachi America, Semiconductor &amp; IC Div</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HN29C101</td>
<td>128k×8</td>
<td>120, 150, 200</td>
<td>200</td>
<td>30mA/20µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, TSOP</td>
<td>$15.50 (100s)</td>
<td>single pulse erasing and programming with status polling</td>
</tr>
<tr>
<td>HN28F101</td>
<td>128k×8</td>
<td>120, 150, 200</td>
<td>25</td>
<td>30mA/20µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, PSOP, TSOP</td>
<td>$14.50 (100s)</td>
<td>command mode interface, automatic chip erase with status polling</td>
</tr>
<tr>
<td><strong>Intel</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 306</td>
</tr>
<tr>
<td>28F256A</td>
<td>32k×8</td>
<td>120, 150, 200</td>
<td>10</td>
<td>10mA/50µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC</td>
<td>$7.25 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>28F512</td>
<td>64k×8</td>
<td>120, 150, 200</td>
<td>10</td>
<td>10mA/50µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC</td>
<td>$8.30 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>28F010</td>
<td>128k×8</td>
<td>120, 150, 200</td>
<td>10</td>
<td>10mA/50µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, TSOP</td>
<td>$12.80 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>28F020</td>
<td>256k×8</td>
<td>150, 200</td>
<td>10</td>
<td>10mA/50µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, TSOP</td>
<td>$19.50 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>ISM001FLKA</td>
<td>512×16</td>
<td>120, 200</td>
<td>16</td>
<td>20mA/0.4mA</td>
<td>12</td>
<td>10,000</td>
<td>SIMM</td>
<td>$137.50 (1,000s)</td>
<td>standard 80-pin module</td>
</tr>
<tr>
<td>28F101BX</td>
<td>128k×8</td>
<td>120, 150</td>
<td>15</td>
<td>30mA/100µA</td>
<td>12</td>
<td>10,000</td>
<td>PDIP, PLCC, TSOP</td>
<td>$16.65 (10,000s)</td>
<td>block erase, automated algorithms, SRAM-compatible write interface</td>
</tr>
</tbody>
</table>
OEM PRODUCT UPDATE

The Canon family of OEM Laser Beam Printer Engines comprises the largest installed base in the laser printer market. This success has been built on Canon's well-documented reputation for reliability and low maintenance, innovation and high quality images.


As an OEM associated with Canon, you'll work with a leader in laser technology and engine reliability. You'll get the product and technical support you need to serve existing customers and respond to emerging market opportunities.

For more information, call 1-800-323-0766. Or write to Canon USA, Inc., OEM Operations, Printer Division, One Canon Plaza, Lake Success, NY 11042-1113.

LBP-LX Laser Beam Printer Engine
A compact, affordable printer engine ideal for desktop applications. Utilizes the disposable EP-L cartridge. Available in both Video (external OEM controller) and PCB (internal OEM controller) models.

LBP-SX
The most popular laser beam printer in the world. Clamshell top cover permits easy access to paper path and disposable EP-S image cartridge. Available in Video and PCB models.

LBP-20
A heavy-duty laser beam printer for large-format printing. Modular design allows multiple product configurations.

LBP-TX

LBP-DX
Our largest-format laser beam printer. Outputs high-quality photographs, half tones and line art prints on vellum or paper. Ideal for engineering and graphics production. Handles 500-foot rolls of 24" wide paper or cut sheet sizes up to D (24" x 36 ").

Product specifications subject to change without notice. Canon and the Canon logo are registered trademarks of Canon, Inc.

CIRCLE NO. 75
One critical issue in designing with flash parts is the high voltage required to program them.

The question. Many memory card applications fall into this category. Since 12 V is impractical in portable systems, users generally cannot make changes to the flash memory card while they're on the road.

Not all flash memories require a 12-V programming source. Atmel (San Jose, CA), Catalyst Semiconductor (Santa Clara, CA) and Texas Instruments (Dallas, TX) all offer flash devices that generate the necessary programming and erase voltages internally. As a result, these parts only require 5-V supplies for programming. Unlike other flash memories, however, these parts have two transistors per cell, rather than one. This results in a bigger cell, making the chips more expensive than if they were based on single-transistor cell flash architectures.

Atmel's 29C010 is an example of 5-V flash. This 1-Mbit device offers a page-write cycle feature which includes automatic erase and takes only 10 ms to complete the cycle. With 128 bytes in a page, in effect each byte writes in roughly 78 µs. In comparison, other flash memories take about 10 ms to write each byte. The 29C010 writes, therefore, about 1000 x faster than other flash parts.

Because the 29C010 is programmed one page at a time, it's not necessary to write the whole chip at once. If desired, only a small amount
Just a few FAST examples:

**DVME-601**
- Smart, fast A/D coprocessor from $1995
- Local 68010 CPU, 256K memory
- 16S/8D channels, 12-16 A/D bits
- RS-232 serial port, counter-timers, digital I/O
- Fast "no-programming" command executive

**DVME-611F**
- 14-bits, 250 KHz A/D from $1750
- 32S/16D A/D channels
- 2 D/A's optional, software PGA
- Expandable to 256 channels

**DVME-614**
- 1 MHz DSP/FFT "front end" from $2395
- 4 channels with optional simultaneous sampling
- 4096-sample FIFO memory
- 12-14 A/D bits, choice of speed

All boards include software, a comprehensive user's manual, and applications support.

DATEL, Inc., 11 Cabot Boulevard, Mansfield, MA 02048 (508)339-3000 FAX (508)339-6356

For FREE brochure call 800-233-2765
When considering DSP, take...
its own flash memory card, which contained the industry's first 2-Mbit flash chips in TSOPs (thin small-outline packages).

Intel's other focus will be on flash memories for minimum chip embedded applications and for updateable BIOS in PCs. The 28F001BX, Intel's latest flash offering, exemplifies this trend. Also called a "boot-block" flash, this 1-Mbit device features an 8-kbyte boot-block section. This section has a hardware lock-out feature to ensure data security and integrity. The remainder of the chip is partitioned into two 4-kbyte parameter blocks, and one 112-kbyte main block. Available in two configurations, the device is compatible with microprocessors that boot from high memory, such as the 80486 or i860, or those that boot from low memory, such the i960KA/KB or Motorola's 68000 family.

In the last few months, some of the decisions that designers have to make about flash have become easier, according to Steve Grossman, director of marketing for memory products at Advanced Micro Devices (Sunnyvale, CA). "Last year there was a lot of concern about which flash part to use," says Grossman. This situation improved somewhat last September when AMD started offering flash parts with an Intel-like command register architecture. Now, several other vendors appear to be headed in the same direction. When a de facto standard is settled on, many expect a second tier of flash vendors will enter the market and become compatible sources for flash.

Reprints of any article or advertisement appearing in Computer Design may be ordered from: June Bozarth, CSR Reprints, PennWell Publishing Company, P.O. Box 1260, Tulsa, Oklahoma, 74101, 1-800-331-4463 or 918-835-3161 Ext. 379.

Minimum order: 100 black and white copies, 500 four-color copies.

a look at the full Spectrum.

At Spectrum Signal Processing we’re putting DSP to work with a full range of OEM and development solutions.

We begin by working with you at every step of your design. We utilize the industry’s most complete line of DSPs, buses and interfaces and provide all of the development tools and technical applications support you’ll ever need. Then our Quality Management Program ensures that we build quality in.

What this means is a tailored DSP solution that works immediately and easily – whatever your application. Including telecommunications, military, medical monitoring and diagnostics. Even digital audio, multimedia and array processing.

So call today for your free catalog to see our spectrum of DSP Development Tools and OEM Solutions: 1-800-663-8986 (U.S.) or 604-438-7266 (Canada). And let us help you put DSP to work.
Two-chip set implements C-bus II spec

Following hard on the heels of its popular C-bus multiprocessor bus architecture, Corollary has debuted its next-generation design. Dubbed C-bus II, it's a fully symmetric bus designed to support multiple buses in a single system. To speed the creation of products based on the architecture, the company has announced that it will sell a two-chip implementation of the C-bus specification dubbed Simpl (Symmetric Integrated MultiProcessor Logic).

C-bus II doesn't compete with industry standard buses such as EISA or MicroChannel. Rather, C-bus II is a cache memory bus only, designed to bridge to other buses so that a complete system can use one of them for I/O. The backbone of the C-bus II architecture is the C-bus II itself, a multiplexed, synchronous, 64-bit backplane bus capable of transfers up to 250 Mbyte/s. The bus can support 16 modules, each of which can support up to two CPUs.

C-bus II has only six types of memory transactions to simplify the design of boards based around it. The four cached memory transactions include read, evict, read exclusive, and evict exclusive; the two I/O transactions are I/O read and I/O write. C-bus II also supports split transactions to prevent slow devices from consuming large amounts of the bus bandwidth. There are also split memory transactions for particular memory-mapped devices with caches.

An initial version of the Simpl chip set provides an interface between 50-MHz 486s and C-bus II. The entire C-bus II specification is implemented in two ICs: a cache bus controller (CBC) chip and a data path exchange (DPX) chip. One CBC and two DPXs are required per single CPU board. The CBC provides integrated cache and bus management control facilities and interfaces directly to the 486. The DPX interfaces to the C-bus II. Together, these chips can support a direct-mapped second-level cache of 256k to 1 Mbyte, along with the 486 internal cache. In addition, a built-in third-level cache inside the DPX prevents cache evictions on common tasks such as block moves.

Because of the few chips needed to implement a system, designers can put two CPUs and their caches on a single board, as shown. Simpl normally consists of one CBC and two DPXs. A two-CPU board requires two CBCs and two DPXs as well as a second cache RAM and cache tag memories. Support for other processors is on the way. As a member of ACE (Advanced Computing Environment), Corollary says it will build a future version of the chip set to work with MIPS processors as well.

The system software for Simpl, developed by Corollary, is the SCO MPX kernel and is available from the Santa Cruz Operation (SCO). It's a modification to the standard Unix kernel that provides fully symmetric operation. The SCO kernel automatically detects the number of processors and spreads the work load over those processors, while retaining binary compatibility with SCO Unix.

Dave Wilson
As design engineers and managers you know that the higher speeds and greater complexity of electronic systems are making your jobs more challenging. As clock speeds climb to 50MHz and beyond, analog characteristics become major considerations for digital designs. In addition, demands for mixed-signal technology have increased in the consumer, automotive, and telecom markets. According to Technology Resource group, 40% of all ASICs will be mixed analog and digital by 1994.

**Analog and mixed-signal design issues are the most challenging area of design engineering. Until now you've been on your own...**

**Announcing the First Annual**

**ANALOG & MIXED-SIGNAL DESIGN CONFERENCE**

Finally, there's a source for objective and up-to-date information on analog and mixed-signal design. This technical conference, sponsored by COMPUTER DESIGN Magazine, features over 45 lectures and workshops dedicated 100% to your needs as an analog designer. Nowhere else will you find so much information, so much technology and so much expertise all under one roof.

**High-Quality Workshops**

Respected engineers will offer high-quality information that you can immediately use to help you complete your design projects more quickly, creatively, and elegantly. You'll learn about analog and mixed-signal simulators, different design techniques, analog implications of high-speed systems, and much more in workshops such as:

- Transmission-Line Effects in High-Speed Design
- Mixed Analog/Digital Design, Modeling, Simulation, and Test
- Designing with Worst Case and Monte Carlo Analysis Techniques
- Solving Convergence Problems in SPICE
- Modeling Device Performance Over Temperature
- And much, much more.

**Practical, Hands-on Instruction**

For years you've been subjected to oral press releases from vendors under the guise of objective panel discussions. The ANALOG & MIXED SIGNAL DESIGN CONFERENCE is different. You'll find in-depth, practical and real-world information from well-known practitioners—experts who will give you knowledge you can bring to the workstation tomorrow!

**Who Should Attend?**

The Analog & Mixed-Signal Design Conference is dedicated to the unique needs of mixed-signal design. If you're an analog design engineer, a digital designer who must address the analog implications of high-speed design, or an engineering manager, you should attend this conference.

**Question Authority**

The Analog & Mixed Signal Design Conference Vendor Products Exhibition features booths crammed with the latest in analog and mixed-signal design tools. As questions arise about different products or problems, you can go directly to the vendor authorities on the exhibit floor for answers. They will be on hand to let you try out and compare products, give you a clear grasp of the practical tools available, and tell you where to look for new avenues of information exchange. And the convenient Silicon Valley location gives you access to the best and the brightest in the design community.

As an attendee at the Analog & Mixed-Signal Design Conference you'll learn how to improve your design skills, how to increase your productivity, and where to turn in order to ensure design success. All in three days, all under one roof.

Join your colleagues this October in Santa Clara. Launched with your needs in mind, this in-depth, technical conference promises to be one of the most significant industry events of the year!

**Please send me complete information on the First Annual Analog & Mixed-Signal Conference.**

I'm interested in [ ] Attending  [ ] Exhibiting

Name ____________________________
Title ____________________________
Company _______________________
Street __________________________
City, State, Zip __________________
Phone/FAX ______________________

Analog & Mixed-Signal Design Conference, P.O. 7843, San Francisco, CA 94120-7843

CD10/91

For more information call:
Angela Hoyte at (415) 905-2354
or FAX at (415) 905-2630

Sponsored by: COMPUTER DESIGN Magazine
Produced by Miller Freeman, Inc.
P.O. Box 7843, San Francisco, CA 94120-7843.
Comm chip set handles Ethernet and token ring

ChipsLAN is the first LAN chip set capable of handling both Ethernet and token-ring protocols. Two CMOS ICs comprise a multiprotocol LAN controller (the 82C581) and a multiprotocol LAN serial interface (82C585). They're designed to work with an Intel-compatible NEC V30H microprocessor that handles the media access control (MAC) services and other data-control functions such as protocol handling and DMA.

In an Ethernet environment, the ChipsLAN devices support media rate data transfer between network media and host memory. For token ring, they can provide data transfer rates up to 20,000 (64 byte) frames/s. They support Ethernet on thick-, thin- and twisted-pair media and token ring on shielded and unshielded twisted-pair cables.

The 82C581 interfaces to an 80386 local bus or an AT bus. It communicates with a host CPU via a shared window in a private memory space and is designed so it can function as a bus master while transferring data directly between host memory and the network. It also manages a FIFO data buffer of programmable size between 256 bytes and 64 kbytes, which can compensate for varying system bus latency.

The 82C585 multiprotocol LAN serial interface chip provides the interface between the physical network media and the 82C581. LAN selection is achieved under software control. The 82C585 has an attachment unit interface (AUI) for 10Base-5, 10Base-2 and has a built-in 10Base-T transceiver. Built-in Manchester encoder/decoder and constant-gain phase-locked loop (PLL) circuits provide the decoding and recovery of clock and data for receiving and the encoding for transmitting. Software pre-equalization and a second selectable PLL for jitter reduction on token ring are also built-in.

Two Application Programming Interfaces (APIs) are provided. The host application programming interface (HAPI) is the software interface used by the host processor to communicate with the 82C581 and 82C585. A communications processor application programming interface (CPAPI) lets users' programs share the V30H processor that executes firmware implementing MAC layer functions. Such programs are written in assembly language and can provide product differentiation through such features as added network management capabilities or on-board processing. Software drivers to interface ChipsLAN to Netware, LAN manager and NetBIOS are also provided by Chips and Technologies.

The ChipsLAN chip set will be available in sample quantities by the end of the fourth quarter. Prices for the product will be set at that time. The 82C581 will be packaged in a 208-pin PQFP and a 68-pin plastic-leaded chip carrier. The 82C585 will be packaged in a 120-pin PQFP.

—Dave Wilson

ChipsLAN at a glance

- First Ethernet/token ring chip set
- Built in 10Base-T interface
- Software programmable configurations
- Built-in V30H interface
- Full duplex operation

Chips and Technologies
3050 Zanker Rd
San Jose, CA 95134
(408) 434-0600

Trademark Information
UNIX is a registered trademark of AT&T Bell Laboratories.
PAL is a registered trademark of Advanced Micro Devices, Inc.
SMART-POWER is a registered trademark of Nartron Corp.
CDA and BurstRAM are trademarks of Motorola, Inc.
SCOPE and ASSET are trademarks of Texas Instruments, Inc.
IRIS POWERVISION is a trade-mark of Silicon Graphics, Inc.
RealTimeX is a trademark of Concurrent Computer Corp.
Zone Bit Recording is a registered trademark of Seagate Technology, Inc.

In direct mail marketing, testing is the name of the game. PennWell’s Computer Design list is worth a test. Use a sampling of our list for as little as $475. It’s a small price to pay when thousands of dollars are at stake.

PennWell Lists
Names you can count on.
Call 1-800-962-4669
Ask Deanna Reburo for good names
1421 South Sheridan • Tulsa, Oklahoma 74112

OCTOBER 1991 COMPUTER DESIGN
WHO?
Do you use connectors or accessories? Do you design, manufacture, or sell connectors? Do you supply connector materials? If you have answered yes to any of these questions, you should be a part of the International Institute of Connector and Interconnection Technology and The San Diego Symposium.

WHAT?
The International Institute of Connector and Interconnection Technology, known by its members, friends and supporters as IICIT, is a professional organization representing all facets of the connector industry: end users, manufacturers and material suppliers. Members of IICIT include product, design and quality engineers, as well as marketing, purchasing and management personnel.

WHY?
IICIT offers a unique forum for education and discussion. The yearly symposium and monthly local chapter meetings offer a chance to meet with other connector users and with vendors to learn about the latest advances in interconnection technology and to exchange ideas.

JOIN US!
The San Diego Symposium features technical papers, tutorials, forums, Trade Show '91 and numerous other activities. The 24th Annual Connectors and Interconnection Technology Symposium will have increased emphasis on the needs and the accomplishments of the end users of interconnection products.

The San Diego Symposium will be a profitable and worthwhile experience for users and vendors alike. We invite you to chart a course for future success at The San Diego Symposium.

For More Information
Contact Lowell Labertew
(619) 279-4089
Automated PCB design tools often meet their match when they’re faced with a complex placement and routing task. As a result, experienced designers scoff at the idea of using an automated tool for such a critical part of a circuit board’s design. One of the main complaints about these tools is its lack of intelligence when placing components on a board. The resulting route can take an inordinate amount of system time to complete and sometimes produces an inefficient and expensive design.

Valid Logic Systems hopes to answer some of these complaints with the Allegro Placement Evaluator, a tool that automatically analyzes the routability of PCBs, multiwire boards, hybrids and multichip modules (MCMs). The tool can analyze designs of up to 48 signal layers and highlight potential trouble spots where excessive nets are likely to contribute to congestion. Using this data, a designer can perform “what-if” analyses to determine the optimum placement of a design for routability by Valid’s Insight router.

According to Valid, the Placement Evaluator is different from competitive tools that are based solely on manual interpretation of histograms representing rats nest density. These tools require an engineer to judge routability based solely on this visual information. “The traditional approach is often inaccurate because the rats nest rarely has any relationship to routing constraints,” says Tom Leonard, member of the technical staff at Valid. “To perform a realistic evaluation, a designer must consider the things that a router will use during the route, like design rule checking, otherwise you’re not really evaluating a placement for routability.”

Using the Insight router parameters, feature sizes (tracks, vias and pads), actual spacing, and electrical constraints as inputs, the Placement Evaluator creates a density route report as a color map that’s overlaid on the routing channels. Each color represents a density range and colors are assigned to overflow areas—locations where there are too few available channels for the router to complete the number of projected connections. In addition, a trace map can identify the nets most likely to travel through congested areas. This lets designers evaluate the routability of a design during various stages of component placement and experiment with different placement set-ups.

**Considering alternatives**

Tradeoffs such as increasing the number of layers, moving components versus swapping pins and comparing etch widths against various numbers of layers can be evaluated during layout. According to Valid’s figures, a six-layer design costing about $102 a board could be routed on four layers costing $71.68 per board.

Valid has also enhanced its Insight routing system with more than 3,000 new rule options within the expert system, which let it recommend router sequences that utilize the algorithms more efficiently. The router’s grid calculation capabilities include a direct path option that forces it to seek the straightest path with the fewest vias. Among the new algorithms that have been added are a new pattern router and a delay router that routes high-speed signals to user-specified delay values.

The Insight router assists in parameter-setting and ensures that the system’s multiple routing algorithms (costed maze, pattern, delay, rip-up, and retry) are sequenced and used efficiently. Users specify a few directives, such as spacing rules and line widths, and Insight sets the routing parameters to provide an efficient route.

Both the Insight router and the Placement Evaluator are part of Valid’s Allegro 5.0 PCB design tool suite. Allegro is available on Sun, Digital and IBM workstations and is priced from $12,000 to $50,000, depending on configuration.

---

Mike Donlin

<table>
<thead>
<tr>
<th>Placement Evaluator at a glance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automatically analyzes routability of PCBs, multiwire boards, hybrids and MCMs</td>
</tr>
<tr>
<td>Analyzes designs up to 48 layers</td>
</tr>
<tr>
<td>Creates density report as a color map overlaid on routing channels</td>
</tr>
<tr>
<td>Colors are assigned to overflow areas where routing is impossible</td>
</tr>
<tr>
<td>Runs on Sun, Digital and IBM workstations</td>
</tr>
<tr>
<td>Part of Allegro 5.0 which sells for $12,000 to $50,000 depending on configuration</td>
</tr>
</tbody>
</table>

Valid Logic Systems
2820 Orchard Pkwy
San Jose, CA 95134
(408) 432-9400
Circle 361
It's no bigger than this ad (6U VMEbus to be exact). It doesn't suck power like less efficient controllers. It's RISC-based for super performance. It connects single or dual attached stations from a single VME slot. It supports a variety of media, from fiber to twisted pair. It's ANSI X3T9 FDDI standard compliant. It's certified by the Advanced Networking Test Center™ and the University of New Hampshire Interoperability Lab (Interphase is a charter member of both).

And,

**IT'S AVAILABLE...RIGHT NOW.**

The Interphase V/FDDI 4211 Peregrine is at work *right now* in some of the industry's leading open systems networks. Put Interphase high performance expertise to work for you.

Call or FAX us today for information about Interphase FDDI solutions, including VME and Multibus controllers, the new fiberHUB FDDI Concentrator and the FDDI System Designer's Kit. We've also got proven Ethernet and Token-Ring products to tell you about.

*(214) 919-9000  
FAX: (214) 919-9200  
In Europe:  
(44) 869-321222  FAX: (44) 869-247720*

**INTERPHASE CORPORATION**

© 1991 Interphase Corporation. Specifications subject to change without notice. Interphase is a registered trademark of Interphase Corporation. Advanced Networking Test Center is a trademark of Advanced Micro Devices, Inc.

**CIRCLE NO. 82**
YOU'RE INVITED... TO TAKE ADVANTAGE

of the Leading Regional Peripherals Conference
featuring new technology presentations and product displays
Take your Advantage now.

Request your Complimentary Invitation and Computer Peripherals ICC Agenda

**UNIFIED STATES**
- Newton, MA - 9/5/91
- Tysons Corner, VA - 9/12/91
- Dallas, TX - 9/26/91
- Raleigh, NC - 10/3/91
- Portland, OR - 11/6/91
- Irvine, CA - 1/7/92

- Ft. Lauderdale, FL - 1/14/92
- San Jose, CA - 2/4/92
- Nashua, NH - 4/8/92
- Minneapolis, MN - 4/23/92
- Austin, TX - 5/14/92
- London, England - 9/12/91

**EUROPE**
- Copenhagen, Germany - 9/17/91
- Frankfurt, Germany - 9/24/91
- Barcelona, Spain - 10/2/91
- Amsterdam, Holland - 1/16/92
- Munchen, Germany - 1/21/92
- Milano, Italy - 1/23/92
- Paris, France - 1/28/92

If you are involved in the purchase, design, or specification of peripheral products, you should be here!

Provide your conference selection by returning this section by Fax or mail.

Dataquest / ICC
3151 Airway Avenue, # C-2
Costa Mesa, CA 92626

Place your business card here - Copy - Then fax this sheet back to us.

FAX: (714) 957-0903
TEL: (714) 957-0171

CIRCLE NO. 83
**NEW PRODUCT HIGHLIGHTS**

### VXI-based test system targets application-specific solutions

A VXIbus-based system called S760VXI from Schlumberger Technology tackles traditional bottlenecks in instrument interfaces via a dual operating system, framework-based approach. A dual-processor design, the S760VXI provides real-time program execution and control of VXI instrumentation through a 25-MHz 68030 processor and a VXI slot 0 controller.

According to Schlumberger, the degradation of data manipulation processes, which is customary in single-processor systems, is eliminated by providing real-time computational capability in the same chassis as the VXI instruments. Two operating systems, Unix and VxWorks, let each perform tasks for which it’s best suited. In addition, real-time distributed processing at the backplane provides more accurate and synchronized measurement timing than the use of traditional IEEE 488 or MXI interfaces.

The newly introduced system functions within Schlumberger’s Computer-Aided Test Engineering (CATE) framework, which provides a range of interactive point tools for test management and program development. For mixed-signal testing, a new tool, the Instrument Workbench, has been introduced into CATE. The Instrument Workbench is an object-oriented, graphical environment for managing, programming and debugging VXIbus and IEEE instruments.

The S760VXI is priced from $75,000.

---

<table>
<thead>
<tr>
<th><strong>S760VXI-based tester at a glance</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• Hosts a 25-MHz 68030, slot 0 controller</td>
</tr>
<tr>
<td>• Real-time distributed processing eliminates instrumentation interface bottlenecks</td>
</tr>
<tr>
<td>• Two operating systems, Unix and VxWorks, each perform tasks for which it's best suited</td>
</tr>
<tr>
<td>• All systems operate within the CATE framework—a bidirectional design-to-test link which provides interactive point tools for test management</td>
</tr>
</tbody>
</table>

---

Schlumberger Technology
1601 Technology Dr
San Jose, CA 95110-1397
*(408) 453-0123*

Circle 354

---

**There's a Better Way to Develop Compatible Real-time Cross and Target Code.**

The struggle over development platforms is over. And the fight to make code from both platforms compatible has ended. Now the code you develop on the SUN, PC, HP or DEC, is the same as the code you develop on your 68K target system.

The Pdos real-time development operating system is virtually identical for cross and target development. So the code you compile on one system is the same as the code you compile on another system. It’s interchangeable. It has the same functionality. And should your application target requirements change in the future, simply move the code to the new target.

Write or call now for more information on how Pdos can make your compatibility problems disappear. 1-800-YES-PDOS (937-7367)

1450 WEST 820 NORTH
PROVO, UTAH 84601
TEL: 801-375-2434
FAX: 801-377-3850
EMAIL: pdos-info@Eyring.COM

**PDOS Puts Power in Your Products — For the Present and the Future.**
A window-based ROMable user interface system for real-time and embedded applications running under the OS-9 and OS-9000 operating systems lets users design not only text-based user interfaces, but color graphics-based control panels with custom gauges, controls and indicators as well. The GS-9 system from Gespac (Mesa, AZ) is designed especially for the real-time multitasking character of OS-9 by Microware (Des Moines, IA). It consists of three major components: a window file manager (WFM) and library, along with a graphics I/O manager and its support library; the G-View application editor, used for the design of graphical user interfaces; and G-Desktop, which acts as a general file manager and user interface for OS-9.

The WFM and its libraries are at the base of G-Windows. The G-View application builder uses WFM and its graphics and I/O libraries as the building blocks for custom user interfaces and WFM forms the basis of the G-Desktop shell—itself a G-Windows application. A basic window consists of a frame and several “gadgets,” graphical elements that are used to pass information to an application or to dynamically display the state of a variable. Basic gadgets move and resize a window, reduce it to an icon or terminate the application that’s running in the window. Each window supports full VT-100 terminal emulation so that any OS-9 program normally written for a text terminal will run under G-Windows unmodified.

G-View is the application used to develop G-Windows user interfaces which are then integrated into application programs. The main tools for doing this are the edit window and gadgets. With the edit window, a user may set up static graphic elements such as text, raster images, lines, boxes, circles, arcs, etc. The user can also bring in gadgets from a growing gadget library supplied by Gespac, make new gadgets by combining existing gadgets, or write custom gadgets. Gadgets supplied by Gespac include: single bar graph with multiple limit regions and colors; raster image-based toggle buttons and LEDs; single pen strip chart; radio buttons, X-boxes, needle gauges and many more. In addition, a versatile, configurable X-Y plot gadget lets the user set up dynamic plotting of data in a wide choice of formats. Gadgets appear to a C program as standard C structures.

For input gadgets such as buttons, toggles or slider controls, application programs are alerted to user input via callback functions. A C function within the applications can be named from within the G-View editor or at run time. The gadget will automatically call the C function when the user clicks the mouse on the gadget.

G-Windows is hardware independent because it's supported by a number of VME and G-64 bus boards. It supports resolutions up to 1280x1024 pixels on color monitors and also Gespac’s GESVIG-4 LCD panel controller. When used under OS-9000 on an 80386 or 80486 system, it requires a VGA display.

G-Windows is priced at $2,950 for the G-View development environment. Each application requires a run-time copy of WFM which licenses for $250 in single quantities with substantial volume discounts.

---

Tom Williams

G-Windows at a glance

- Fully ROMable
- Runs on OS-9 and OS-9000 on 680X0 systems and under OS-9000 on 386/486 systems
- Full multitasking, all windows can be updated at once
- Support for multiple fonts, including Japanese
- Window file manager only 160 kbytes
- Library of customizable gadgets for user interface design
- Runs on a variety of color or monochrome graphics boards

Gespace
50 W Hoover Ave
Mesa, AZ 85210
(602) 962-5559
Circle 352
Your application is first in line with the MVC 16-line Async Commux. It's got processing capacity to spare, thanks to a 16 MIPS RISC, so system power goes to your users — not I/O.

Character processing and buffering is managed on-board by our RISC, so driver calls and host overhead are kept to a minimum. All 16 lines can operate at 38.4 KBaud. That's over 61,000 characters per second throughput, double the rate of other VMEBus async controllers.

The MVC's advanced features benefit both the integrator and programmer. Port and VMEbus parameters are soft-configured and set line-by-line. Modem control is standard. Full software support is also included, along with diagnostics and a Streams driver.

Advanced memory architecture and high-speed buffering eliminate overruns and port domination. Memory is expandable from 128KB to 1MB, so the MVC handles today's requirements and future application needs.

With over 11 years experience producing advanced storage, communications and memory products, Macrolink delivers the powerful and flexible MVC in 8 and 16 line configurations. Call us today. We won't keep you waiting.

Macrolink Inc.,
1500 North Kellogg Drive,
Anaheim, California 92807.
Phone (714) 777-8800,
FAX (714) 777-8807.

CIRCLE NO. 85
A 48-bit time tag is used to mark buffer along with the signals from the processor pins. The user can, therefore, view the reconstructed execution stream and correlate it to these 32 external signals to examine events leading up to or resulting from program execution.

The Excel 930 includes a feature essential for today's highly integrated microprocessors—the ability to reconstruct the execution stream from on-chip cache memory. By using the control information supplied by the Sparclite processor along with software developed by Step, the emulator can trace the execution of programs with the cache on. The designer, therefore, can debug code that may run entirely within the chip's 4 kbytes of on-chip cache.

The Excel 930 supports multiple hardware and software breakpoints. The five hardware breakpoints can be set up for instruction address, data address, data value or external-range break conditions. The two data address breakpoints can be configured as data address and/or a combination of address and value or a data address and value range. The hardware breakpoints will trigger on data-write values out-of-range. The 16 software breakpoints can be set by putting halt instructions at specified locations.

A system expansion bus is provided for addition of future product enhancements. Such future enhancements include a high-speed memory interface that lets designers debug ROM-resident code when the target isn't yet fully functional, a performance analysis package, and logic analyzer features such as multilevel triggering and store control.

The Excel 930 emulator provides an interface to the X-Ray source level debugger from Microtec Research (San Jose, CA). X-Ray permits debugging of optimized C code in a window environment. Among other things, it can start and stop execution with complex software breakpoints at both the C source and assembly level and monitor data variables at each breakpoint. It also provides an on-line C interpreter for source-level code patching without the need to leave the debug session and recompile.

The Excel 930 is being offered at an introductory price of $15,875 and is available 60 days ARO.

— Tom Williams

**Excel 930 at a glance**

- Nonintrusive operation up to 40 MHz
- Cache execution trace
- Hardware and software breakpoints
- 32 user-defined inputs
- Logic analyzer interface
- X-Ray source debugger interface
- Remote debugging capability via Ethernet
- System expansion bus
- 8k or 32k trace buffer

**Step Engineering**

661 Arques Ave  
P.O. Box 3166  
Sunnyvale, CA 94088  
(408) 733-7837  
Circle 353
ATTENTION
ENGINEERING EXECUTIVES,
PROJECT MANAGERS
AND
DESIGN ENGINEERS:

This November there is only one place to evaluate the competitive advantages of programmable logic, ASICs, memories, DSPs, discrete devices, A to D convertors, analog and digital ICs and other semiconductor devices from a wide variety of vendors:

The Semiconductor Show at WESCON.

And only one place to evaluate the competitive advantages of PC-based EDA tools from leading manufacturers:

The EDA Show at WESCON.

Don’t miss this once-a-year opportunity to see the latest advances in semiconductors and EDA tools, as well as test and measurement instruments, passive components, production materials and supplies, and engineering services. At the largest event for senior executives, project leaders, and electronics engineers:

November 19-21, 1991
Moscone Convention Center
San Francisco, Calif. USA

Those who know, go. For a preview program with a complete exhibitor list, technical conference schedule, short course synopsis, and special event itinerary, call 1-800-877-2668 or complete the coupon below and fax or mail today.
Board offers high-performance DSP for STD bus

One of the industry's first general-purpose STD digital signal processors—and the unqualified first STD 32 board—offers OEMs a wide selection of I/O options for either a stand-alone, single-board computer or as an intelligent control coprocessor board. Based on the 27-MHz DSP56001 processor from Motorola (Austin, TX), Ziatech's ZT89CT30 DSP board is designed to perform specialized signal processing operations as well as I/O management of a high-speed serial interface. The only other STD DSP board offering comes from WinSystems (Arlington, TX) and features the AT&T DSP32C floating-point processor.

As an I/O control processor communicating with a master processor on the STD or STD 32 Bus, Ziatech's DSP board talks to the master through designated I/O addresses. Eight I/O-addressed registers in the DSP chip are mapped into a jumper-selectable location in the main system's I/O address space.

Multiple DSP boards can be used in a single system for added processing power by jumpering each board so that it's selected when addressed at a unique set of 16 I/O addresses. The DSP chip occupies the first eight addresses and the on-board, slave-priority-interrupt controller redundantly occupies the second eight. The processing of the DSP chip isn't impaired by the master CPU's access to these addresses, nor is it put on hold during these accesses. The registers inside the DSP chip act like dual-port memory, buffering the chip from process interruption.

The 56001

The heart of Ziatech's board is Motorola's 24-bit 56001 DSP. Its instruction set is geared to perform DSP algorithms for processes such as fast Fourier transforms, digital filters, signal correlations, vision processing, and other mathematical functions that can take advantage of fast integer arithmetic.

One advantage of the 56001 with a 24-bit data path rather than the 16-bit data path of most other integer processors, is it provides a full 144 dB of dynamic range. Since intermediate results are held in 56-bit accumulators, it offers over 330 dB dynamic range for intermediate results. The wide dynamic range is useful in many signal-filtering applications as well as in audio- and speech-processing applications.

Though the power behind the DSP board is its processor, the flexible I/O makes it useful in a broad variety of applications outside of traditional DSP. The board offers a serial channel (with an RS-232 or RS-485) which may be synchronous or asynchronous.

Ziatech has produced the industry's first STD 32 board. The ZT89CT30 DSP is designed to perform more than just specialized signal processing operations.

and jumpered to be DCE or DTE. In the asynchronous mode, a clear-to-send input is available.

A 24-bit parallel I/O interface uses Ziatech's proprietary interface IC to connect an Opto 22 rack to the board using an adapter card or special cable. These bi-directional I/O signals can sink up to 12 mA when configured as outputs and have 100k-Ω pull-up resistors. In addition to the serial and parallel I/O, the board includes an iSBX expansion interface socket so OEMs can customize the card for specific applications.

The interface uses either 8- or 16-bit data and has limited DMA support. The iSBX can be interrupt/DMA driven and can execute much faster than other SBX interfaces if the software programs let the DSP chips have fewer wait states. The iSBX socket supports hundreds of conventional iSBX, off-the-shelf modules, or for highly specialized applications, OEMs can tailor their own options.

Multiple options

Ziatech's ZT89CT30 is available with a variety of options including a high-capacity, back-up battery for the on-board SRAM; I/O cables; an iSBX prototyping board; and a number of memory selections. The 56001 has a 32-word (words are 24 bits in the 56000 world) bootstrap ROM for loading the user's application from the on-board PROM or the master CPU on the STD bus. The DSP chip also has a 512-word program memory and preprogrammed ROMs with law and A-law (linear expansion tables and a full, four-quadrant sine-wave table.

Three JEDEC 32-pin sockets for static RAM will accept either 32- or 128-kwords of SRAM which lets users store up to 32 kwords of program instructions and 48 kwords of X-address data memory and Y-address data memory. To achieve zero-wait states, 32-kbyte parts must have access times less than 25 ns while 128-kbyte parts can slide by with 35-ns access times.

Available for immediate delivery, the ZT89CT30 is priced at $1,050 in single quantities. A development kit including the board, 128 kwords of SRAM, the debugger, and down-loader is priced at $1,450.

—Warren Andrews
High-Powered Lapbook™ Targets Engineers & Multi-Taskers

Dauphin Technology is offering their 1000 series Lapbook™ in three new, muscle-bound configurations for the engineers, programmers, and multi-taskers who need true power and performance.

4 MB RAM + 60 MB HDD @ $2,995
8 MB RAM + 60 MB HDD @ $3,495
8 MB RAM + 80 MB HDD @ $3,795

All this power and more in a completely upgradeable laptop computer with all the power of a desktop in a box that weighs 7½ pounds.

Box? Hardly. The sleek stylish black computer creates a new definition in portable computing.

The Lapbook is only a few inches larger than the standard notebook and fits easily into a briefcase. Those extra inches allow you to change the CPU, hard drive, and memory as your computing needs change.

Options Galore

In fact, Dauphin offers the Lapbook with a complete line of CPUs from a baseline 286 to a full power 486DX, memory to 32 MB, internal or external 3½-inch high-density floppy disk drive, and hard drives up to 120 megabytes. The high-visibility monochrome screen is detachable, and Dauphin will offer an optional TFT active matrix color screen for the

Lapbook before the end of the year. You can also add a modem, external monitor, or external keyboard. The Dauphin 1000 puts full computing power at your fingertips, where you want it when you need it, according to your personal specifications.

And for added convenience, you can power up the Lapbook from standard AC wall power, a rechargeable battery pack, and even standard double A alkaline batteries.

In the classroom and the boardroom, the ability to assimilate, manipulate and disseminate information has become critical to America’s ability to compete successfully in the global marketplace. This is why Dauphin Technology is making portable computing accessible for everyone in The Information Society, from the novice to the veteran computerist.

Dauphin Technology, Inc.

1125 East St. Charles Road • Lombard, Illinois 60148
Telephone: 708.627.4004 • Fax: 708.627.7618
**NEW PRODUCT HIGHLIGHTS**

**COMPUTERS & SUBSYSTEMS**

**VME board hosts 12 DSPs**

In compute-intensive applications, such as telecommunications and neural networking, a lot of floating-point processing has to occur as one chunk of data gets passed from one processor to the next. With this in mind, Communication Automation & Control has announced the VME9U12, a VMEbus board sporting 12 32-bit floating-point digital signal processors. The VME9U12 delivers a peak performance of 300 MFlops and 150 Mips. The board can act either as a VMEbus master or slave.

At the heart of the board are 12 of AT&T’s DSP32C processors. Each DSP has its own local memory comprising 128 or 512 kbytes of zero-wait-state SRAM. Each DSP executes programs and accesses data out of its own local memory area.

The VME9U12 is offered with two daughterboard options. The T1D, a T1 interface, sends demultiplexed T1 data to the VME9U12 and receives multiplexed data from the board. The T1D can accept differential clocked nonreturn to zero (NRZ) data. The card also supports Alternate Mark Inversion (AMI) data, so it can be interfaced directly with a T1 line.

The second daughterboard, called the C12, includes 12 8-bit companding codecs (coder/decoder). The codecs support both μ Law (the nonlinear companding formats for the United States) and A law (the corresponding European format). The C12 also provides 12 balanced I/O channels. The I/O gain for each channel can be programmed independently of one another.

**A matter of timing**

The 12 DSP chips talk with each other and the daughterboards through four on-board buses. Called time-division-multiplexed (TDM) buses, these serial interfaces operate at 16 Mbit/s. Time division multiplexing lets each bus carry data to and from multiple sources simultaneously. Each bus consists of a programmable number of time slots, each of which may be 8, 16 or 32 bits wide. Frames can contain a single or up to 128 time slots. The TDM bus is also available at three expansion ports, allowing multiple VME9U12 boards to be linked.

Through the T1 daughterboard, the TDM buses can be clocked internally or externally. Running at 16.384 MHz, the internal clock can be divided by 1, 2, 4, 8, or 10. The T1 clock operates at the standard T1 clock rate of 1.54 Mbit/s.

Any device (DSP, codec or T1 interface) can transmit data to any or all of the TDM buses during any number of time slots. Likewise, any device can receive data from any of the TDM buses.

---

**Your Old Patched-Up OS is Going Down**

VENIX Industrial Strength UNIX to the Rescue

- Licensed AT&T/USL UNIX System V 3.2/4.0
- POSIX 1003.4 Real Time Functionality
- Fast, Deterministic, Fully Preemptable Kernel
- Embedded Disk And ROM Configurations
- Homogeneous Development And Target Environment
- Build On 3,000+ Off-The-Shelf Programs

VENIX is AT&T UNIX ruggedized for acquisition and control. It’s the only OS that delivers guaranteed real time, enhanced performance and all the UNIX development tools for 386/486 microcomputer users. VENIX can accelerate your product development and provide the stable, open system your market demands. Call (617) 661-1230 for a FREE UNIX Technical Overview.

156 OCTOBER 1991 COMPUTER DESIGN
the four TDM buses during any number of time slots. The source and destinations for each time slot can be reconfigured during the board’s operation.

The four TDM buses are multiplexed onto the DSP’s serial I/O pins. Six local controllers on the board determine which bus is tied to the DSP’s I/O pins during any particular time slot.

The six controllers receive configuration information for each time slot from a centralized TDM serial bus controller. This controller consists of a dual-port RAM and a microsequencer. The host computer writes the TDM map configuration to one side of the bus controller’s RAM. The microsequencer then broadcasts eight 16-bit words via a parallel bus to each of the six controllers. Configuration information is also broadcast to the codec daughterboard and TDM expansion buses.

A library of C-callable functions let designers configure the board from within their applications. The commands enable designers to produce functions that control the TDM buses. Examples of such functions include uploading/downloading TDM configurations to/from RAM, initializing the TDM controller and changing a device’s source/destination status.

Additional software support for the VME9U12 includes an AT&T C compiler, applications library and Unix driver. Also included is a screen-oriented C source-level debugger.

Available now, the VME9U12 is priced at $13,100 with two DSPs and 256 kbytes of SRAM per DSP. It’s also available for $18,800 with 12 DSPs and 128 kbytes of SRAM per DSP. The C12 codec daughterboard costs $3,500. The T1D daughterboard costs $2,000.

— Jeff Child

Compact SCSI / Enet

Mizar’s new MZ 8554 packs maximum I/O into minimum VME space.

The newest addition to Mizar’s expanding line of 3U VMEbus boards is the perfect solution for your system I/O needs. The MZ 8554 provides intelligent, high-speed SCSI and Ethernet interfaces based upon the latest IC technology. Designed for superior system performance, both interfaces provide direct memory access to on-board memory. In addition, both interfaces can execute command sequences independently of host processor intervention, freeing your main CPU from time consuming low-level protocol handling.

The economical alternative to expensive two board solutions, the MZ 8554 meets high-performance I/O requirements for both single-height and double-height VME systems. And, the MZ 8554’s price can’t be beaten!

Support for the MZ 8554 includes drivers for both Microware’s OS-9™ and Wind River Systems’ VxWorks™ Real-Time Operating System.

The MZ 8554 is the perfect complement to Mizar’s extensive line of 3U CPU’s and other peripheral boards. To find out why more and more engineers are turning to VME boards from Mizar, call today.

Mizar. The shortest distance between concept and reality.

1-800-635-0200.
Mask-programmed device integrates up to 40 EPLDs

The Altera N-to-1 mask-programmed logic device can merge up to 40 erasable programmable logic devices that have been used for prototyping and early production into a single MPLD for volume production. Proprietary logic synthesis software guarantees pin, function and timing compatibility between multiple EPLDs and the single MPLD that replaces them, according to Altera.

Moreover, a partial-scan-based test methodology, which detects faults associated with asynchronous as well as synchronous circuitry, guarantees at least 95 percent fault coverage.

The conversion path from EPLDs to Altera's N-to-1 MPLD is a turnkey service. After debugging a design, a user submits design files to Altera for final sign-off and package selection. Altera then converts the design, generates test vectors, analyzes timing, and delivers prototypes within six weeks.

The multipart partitioning capabilities built into Altera's PC-based MAX+PLUS II logic development software, which runs under Microsoft Windows 3.0, facilitate the conversion path from EPLDs to the N-to-1 MPLD. With MAX+PLUS II, a logic design of over 50,000 gates—described in schematics, hardware description language or waveforms—can be implemented without manual design partitioning. After the design is partitioned, designers can program EPLDs for board-level prototyping and then convert to a single masked device to reduce board space, decrease power consumption and lower the cost of the multiple-EPLD solution.

A special logic synthesis program called EMC (EPLD-to-MPLD Conversion) matches the timing between the multiple-chip EPLD and the single-chip MPLD implementations. Altera guarantees that the MPLD will meet the worst-case timing of the multiple-EPLD design. Testability software, based on partial scan techniques, embeds scan test logic into the design and automatically generates test vectors. The testability scheme detects faults associated with register control logic such as register preset, clear and clock logic. Craig Lytle, strategic marketing manager for MPLDs, says that so far, Altera has averaged 98 percent fault coverage on 30 MPLD designs. Of the 30, only one was a purely synchronous design.

Though users would presently be locked into the single foundry Altera uses for its MPLDs, Lytle says that Altera is looking at other foundries. Altera is offering N-to-1 MPLDs as masked options for all of its high-density EPLDs, including members of both Classic and MAX 5000 EPLD families. MAX 7000 family MPLD conversions will be added sometime this quarter.

Design conversion cost for an N-to-1 MPLD varies between $20,000 and $60,000, depending on design size. Unit cost for N-to-1 MPLDs vary depending on the size of the design but averages about six cents per macrocell. A design, for example, that combines half a dozen EPM5032 devices (32 macrocells per device), according to Altera, could be placed into an MPLD with a unit price of $11.50.

Delivery for prototype units is six weeks after final design sign-off. Production units are delivered 10 to 12 weeks after prototype sign-off.

—Barbara Tuck

N-to-1 at-a-glance

- High-volume, low-cost version of EPLD
- Pin/function/timing-compatible with EPLD
- Automatic design for testability
- DIP/PGA/PLCC/QFP package options available

Altera
2610 Orchard Pkwy
San Jose, CA 95134-2020
(408) 984-2800
Circle 357
Now you can provide information about advertised products in an **INSTANT or IMMEDIATELY** *(if a reader can wait another 15 seconds)*

**INTRODUCING COMPUTER DESIGN'S “INSTANT DATA ACCESS” (“IDA”)... AND IT’S FREE TO CONTRACT ADVERTISERS!**

**THAT’S RIGHT!** Starting with our December issue, when readers see your product advertised in COMPUTER DESIGN and want more information, they can simply pick up their FAX or Touch Tone phones and call the special “Instant Data Access” number included in your ad. After responding to a series of simple voice prompts, copies of your product data sheets are FAXed directly back to them ... INSTANTLY if they call on a FAX phone, IMMEDIATELY if they call on a Touch Tone Phone and provide a FAX machine number where they want the response sent.

**COMPUTER DESIGN is the only design publication offering this valuable response service to readers and advertisers.**

Readers can still use the Reader Service Card for information. But now they don’t have to wait to get the details they need to make critical design or purchasing decisions. They can get your specs, pricing information, or the locations of a local distributor or technical/engineering sales representative... with just the touch of a few buttons.

**What are the benefits to advertisers?**

**BE IMMEDIATELY CLOSER TO A SALE!**

**GET THE JUMP ON COMPETITION**

**BE SURE PROSPECTS ARE GETTING CURRENT, RELEVANT INFORMATION!**

**GET ALL THE INFORMATION YOU NEED FOR MORE EFFECTIVE FOLLOW-UP!**

**AND ENJOY SIGNIFICANT SAVINGS!**

- Eliminates the in-house expenses of request processing, as well as the handling and mailing of response materials.
- Reduces postage costs.
- Cuts down on (or eliminates) the need to produce and inventory many different response materials.

**How much does it cost?** Nothing to 12x contract advertisers. There is a $350 premium per ad for all other advertisers.

The service includes all request processing, an unlimited number of 2-page FAX responses, and a weekly list of all those requesting your product literature. (If you wish to provide more than the basic 2-page response package, the cost is $150 for each additional page.)

**How do you take advantage of this exclusive new service?** Simply let your COMPUTER DESIGN sales representative know that you want to include the new “Instant Data Access” number in your scheduled ads from now on.

**What could be easier, faster, or more valuable?**

**DON’T HESITATE!** Call your COMPUTER DESIGN sales representative INSTANTLY! Or IMMEDIATELY! ... if you need a moment to think it over.
Fault simulator uses cycle-based algorithm

The ADAS fault simulator from start-up ADAS Software employs a proprietary algorithm based on parallel differential fault simulation to achieve fast simulation time and reduce hardware memory requirements. With the new fault simulator, engineers can verify test coverage on a desktop workstation without an additional hardware accelerator, according to ADAS. The fault simulator, which handles gate-level as well as mixed gate- and transistor-level designs, accepts a standard gate-level netlist and test vectors and then generates diagnostic reports to help users identify undetected, potential detect and solid detect faults.

The ADAS fault simulator takes full advantage of today's digital ICs, which have circuit behaviors well-defined within each clock cycle, says Dr. Wu-Tung Cheng, vice-president of research and development at ADAS. The ADAS algorithm includes dynamic fault grouping to simultaneously simulate multiple faulted circuits; group identity techniques to achieve fast restoration of good values after each fault propagation; active and inactive faults to prevent eventless fault simulation; intelligent fault injection to accelerate overall simulation time; and efficient fault ordering to minimize fault events.

For reduced system memory requirements, the ADAS fault simulator records only the difference between each faulty machine and the master copy of the good machine at circuit memory elements such as latches and flip-flops. This recording mechanism can save up to an average of 90 percent of system memory usage, claims ADAS, when compared to concurrent fault simulation. The cycle-based fault simulator also lets users run large circuits without partitioning fault lists. ADAS claims that the run time for circuits with more than 5,000 gates can be 50 times faster than traditional concurrent fault simulators.

“Our fault simulator has just finished a test case with 100,000 gates from SMOS Systems in just 16 hours,” reports Joe Leung, vice-president of marketing, “whereas it might have taken weeks to finish this test case if concurrent fault simulation had been used.”

The ADAS fault simulator produces a fault dictionary with a full report of user-definable fault-simulation information. Users can generate reports on selected faults and nodes for detailed fault analysis.

The cycle-based fault simulator supports RAMs, ROMs and bus structures. ADAS plans to embed
The ADAS fault simulator takes a netlist and test vectors and generates diagnostic reports for users to analyze. Users can simulate large circuits without partitioning fault lists.

The ADAS Fault Simulator is available now at a cost of $25,000 for a single-user license on a Sun workstation.

— Barbara Tuck
POSITIONS WANTED

Free 1" ad to subscribers seeking full-time employment. Just include 50 words of copy and your subscription label. We'll run your ad in 2 consecutive issues. Available to non-subscribers or consultants/companies at $125 per column inch.

Mail your position wanted ad to:

POSITIONS WANTED
One Technology Park Dr
PO Box 990
Westford, MA 01886

SALES & MARKETING SPECIALIST: Specializing in fast sales and marketing growth and management. Track record of high profits and explosive growth in sales and new market penetrations. Heavy technical background in computers, telecommunications and other high tech fields. Fully equipped home office if required. Call Ralph at (817) 430-4229 until 8:00 pm central time.

HARDWARE/FIRMWARE GURU: Helped startups before, can help yours. Outgoing, innovative BSEE w/10+ years experience in digital logic design (Xilinx, Abel, Cupl, Plus Logic, ASICs on Mentor Graphics), microprocessors (68000, 8051), DRAM architecture and timing, A/D and D/A, real-time programming for embedded applications, CAO (OrCAD, AutoCAD), MS-DOS, Unix and most high level languages seek a challenging position with a Silicon Valley start-up. Call Gus at (415) 969-3838 (day) or leave a message at (607) 753-8295.

ANALOG GURU: 20+ years design/applications of data acquisition, instrumentation, microprocessor interface, telecom, datacom, RF and microwave. Numerous publications. Gifted technical writer, speaker. Don Jones (214) 348-8729.

HARDWARE/SOFTWARE SYSTEMS ENGINEER: BSEE, BSCS, MBS >30 yrs experience-RF, MW, Digital, ATE, design, test & integration, specification/requirements analysis, MIL-STDs, VAX/VMS, HP1000, PCs, military & aerospace systems and products. R. Small, 27523 Diane Marie, Saugus, CA 91351. (905) 298-5038.

HARDWARE ENGINEER: Experienced in analog and digital design. Have designed using Z80 microprocessors and National microcontrollers. PC board layout and schematic capture. Use MS-DOS. Designed instruments and systems. Willing to relocate West or Southwest. Full time position or contract work. Harry Ford (503) 292-3072.

V.P./DIRECTOR-LEVEL MARKETING MANAGEMENT: 14+ years successful strategic/functional marketing (hi-tech) experience with boards (STDbus, Multibus, VMEbus) and systems. Assertive/creative style. Companies include H/P, Intel, and Force. MBA in international/consumer marketing. BS in computer architecture. Geographical preference is San Francisco (South Bay). Will consider other. Step (415) 659-8739.

SOFTWARE/HARDWARE ENGINEER: B.S. in computer engineering. Looking for a position involving both hardware and software, such as embedded systems, digital, real-time, or systems engineer. Strong C/Assembly programming. 68000 and 80x86, digital hardware, and interpersonal skills. Relocatable east. Prezor, Box 92073, Rochester, NY 14692.

HARDWARE/SOFTWARE ENGINEER: Intelligent, hard worker, with 18 years experience, desires career marriage with a company that could utilize my skills in hardware design or doing real time embedded programming on your products using C or assembler in MS-DOS or UNIX operating systems, will relocate. Please call David at (405) 657-3240.

DEPT MGR/DIRECTOR/VP: 17 years of experience in VLSI product development (design), manufacturing, P & L, business turn-around, planning and administrative skills. Strong technical, practical and profit oriented leader with excellent people skills. Call Jan (408) 741-5546.

SALES ENGINEER or SALES MANAGER: Demonstrated success with high-tech components, equipment, systems, datacom/telecom, networks, services. Distribution and direct sales experience in 15 Southeastern states, calling on management, engineering, specifiers, purchasing, BS-degree. Strong "hands-on" technical training/experience. Peter Alexander, PO Box 95711, Duluth, GA 30136, or call (404) 945-6950 (Atlanta).


ENGINEERING VP/MANAGER: 20+ years of Hi Tech design and management experience in bus related products (Multibus I & II, VME), computer peripherals (tape drives, laser printers, and IBM consoles). A strong business oriented engineering manager who knows how to produce a reliable, manufacturable, and testable product on schedule and in budget. (619) 944-0261.

DEPT MGR/VP-DIRECTOR: 20+ years engineering, program management, product development, marketing and manufacturing experience in the defense communications and electronics industry. Department-level leadership, administration, P & L, and planning expertise. Polished presentation, people, customer-interface, closing, and business turn-around skills. BSEE, MSc MGM. Call Al (407) 773-2472.
ENGINEERING and DIAGNOSTICS

ENG: Bachelors in computer science, Masters in math. Over ten years experience in: hardware design (hand-held computers, floating-point processors, peripheral controllers), software design (graphics and image-processing drivers/firmware, factory and field diagnostics), logistics planning (failure rate analysis, spares pricing, maintenance procedures). Will relocate. Joseph, PO Box 8340, Redlands, CA 92375-1540.

HELP WANTED

HARDWARE ENGINEERS: BSEE Design mother boards using 32 bit Intel CPU. Experience in Digital Systems/Circuit Design. Experience with design of AT compatible systems. 3+ years experience.

SOFTWARE ENGINEERS: BSCS/BSCE Experience with BIOS for 32 bit Intel CPU. Write programs to interact with the BIOS. Do compatibility tests on the mother boards. 3+ years experience.

Send resume to Alan Yong
DAUPHIN Technology, Inc.
1125 E. St. Charles Road
Lombard, IL 60148.

IT'S IN THE CARDS

More Leads, More Action, More Sales

Our readers are proven buyers of:

Computer Systems 93,256
Systems Boards 84,066
Integrated Circuits 77,922
Design/Development Equipment 85,312
Memory/Storage Equipment 72,237
Software 88,949
Terminal/Input-Output Equipment 81,894
Communications Equipment 70,342
Components 75,802
Test Equipment 65,035

Smart buyers depend on COMPUTER DESIGN DIRECT ACTION CARDS

Call Sue Shorrock:
at 800-225-0556 or 508-392-2185

COMPUTER DESIGN Card Deck Circulation Increased to 100,000

AT NO EXTRA COST

COMPUTER DESIGN has increased the distribution of its Direct Action Card Decks by 10,000 — at no extra cost to you. This totals over 100,000 design and development qualified engineers and engineering manager subscribers from COMPUTER DESIGN Magazine's newly expanded U.S. and Canadian circulation base.

Circulation — 100,000 Design and Development Qualified
Including:
71,000 Engineering Managers
29,000 Design Engineers

Now, More Engineering Managers Than Any Other Deck!

COMPUTER DESIGN Direct Action Cards have always been top-performers for new product introductions, catalogs, literature, mailing list compilation, and lead generation. Now, with extra reach, COMPUTER DESIGN Direct Action Cards are even better. And best of all, these 10,000 new prospects are free!

1991 Direct Action Cards Schedule

<table>
<thead>
<tr>
<th>Mailing Date</th>
<th>Insertion Order</th>
<th>Materials</th>
</tr>
</thead>
<tbody>
<tr>
<td>January 1</td>
<td>December 3</td>
<td>December 4</td>
</tr>
<tr>
<td>March 1</td>
<td>February 1</td>
<td>February 4</td>
</tr>
<tr>
<td>April 1*</td>
<td>March 1</td>
<td>March 4</td>
</tr>
<tr>
<td>May 1</td>
<td>April 1</td>
<td>April 4</td>
</tr>
<tr>
<td>June 3*</td>
<td>May 1</td>
<td>May 3</td>
</tr>
<tr>
<td>July 1</td>
<td>June 3</td>
<td>June 4</td>
</tr>
<tr>
<td>September 2</td>
<td>August 1</td>
<td>August 5</td>
</tr>
<tr>
<td>October 1*</td>
<td>September 2</td>
<td>September 4</td>
</tr>
<tr>
<td>November 1</td>
<td>October 1</td>
<td>October 4</td>
</tr>
</tbody>
</table>

*Special Marketing Directed Decks with special pricing.

1991 Rates:

1x ........ $2,080
2x ........ $1,945
4x ........ $1,650
6x ........ $1,445

2nd Color:
Std add $200
PMS add $300

For more information, production assistance, or to place an order, call Sue Shorrock at 800-225-0556 or 508-392-2185 or FAX us at 508-692-7780.

For information on 1990 Rate protection and multiple Cards Per Pack discount.

(E)PROM/PLD PROGRAMMERS

Low Cost, High Performance solutions for users of programmable ICs. BYTEK offers logic & memory programmers for Design, Production, Field Service & Engineering Labs. Stand-alone units offer RS232 & Parallel Port for quick data transfer. 3.5” Disk Drive for easy updates. FREE Warranty & Updates for 1 yr. Models $495. (US) Call for Catalog: 800-523-1565.

BYTEK Corporation
543 NW 77th St., Boca Raton, FL 33487 (407)994-3520 FAX: (407)994-3615

CIRCLE NO. 156

RUNS C OR QUICKBASIC TM Programs

Powerful 16-bit computer directly executes EPROM's containing any C or BASIC. EXE file. NO LOCTOR'S Software includes multi-tasking, multi-drop comm. PDI control, OROMUX™

10, 12, 16 MHz '80C186
CMOS design
512K RAM
384K EPROM
STD BUS Expansion
COM1 RS232/485
COM2, LPT1
RTC Avail
EOM Avail

1011 Grand Central Ave., Glendale, CA 91201
(818) 244-4000 FAX: (818) 244-4246

CIRCLE NO. 169

STD BUS PRODUCTS

8 & 16 Bit CPUs
Peripherals & Card Cages
Custom Design
Worldwide Service
OEM Discounts
Guaranteed Delivery

Zwick Systems Inc.

17 Fitzgerald Rd., Suite 104
Nepean, Ontario, Canada, K2H 9G1
Tel (613) 726-1377, Fax (613) 726-1902
Representatives Required!

CIRCLE NO. 172

Rack Mounted Computers From Industrial Computer Solutions

Passive Backplane (14 Slots) Or Standard Motherboard (8 Slots)
Custom Configuration
16” Rack Mountable
16 Gauge Steel
300 Watt UL Listed Power Supply
4 Device Bays (3 Behind Front Door)
Only 17” In Depth

Call Or Write For Complete Information:
COM 2, INC.
30 West Hamilton Avenue
Englewood, NJ 07631
Tel: 201-816-9022 Fax: 201-816-9720

CIRCLE NO. 167

CIRCUIT BOARD DESIGN & DEVELOPMENT

Free 1992 catalog of instrumentation products for PCs, workstations, and more. Features IEEE-488.2 interfaces and software, plug-in data acquisition boards, VXbus controllers, DSP hardware and software, and signal conditioning accessories. Application software for complete acquisition, analysis, and presentation of data, including graphical interfaces. Application tutorials and training classes also detailed.

National Instruments
6504 Bridge Parkwa, Austin, TX 78730
(512) 794-0100
(800) 433-3488 (U.S. and Canada)
Fax: (512) 794-8411

CIRCLE NO. 171

PADS SETS THE STANDARD

for CAE/CAD design on Personal Computers

Complete thru-put logic capture and board design functionality including:
• A true multi-sheet database for Schematic capture with hierarchical design capability
• Both automatic and interactive PCB layout tools
• Most complete set of autorouters for Analog, Digital and SMD designs
• Cam outputs including database ASCII in and ASCII Out format
• NEW! PADS-2000, board designs with no system limits. 1 micron database, copper pouring, T-routing. Workstation capability at PC prices! Call today for a free demonstration package, and for your local Authorized PADS Reseller

CAD Systems Inc.

P.O. Box 208, Santa Fe, NM 87504
Tel:207-342-1999 Fax:207-342-2099

CIRCLE NO. 173
OTHER FEATURES TOO NUMEROUS TO MENTION HERE.

SINGLES-WIDTH CARD. SPEED THROUGHPUT RATES UP TO 59 KHZ.

INTELLIGENCE: MANY PREPROGRAMMED MODES. INPUT FILTERS.

DENSITY: UP TO 16 AID INPUTS & 8 FIFO 1/0 BUFFERS & MANY OTHER FEATURES TOO NUMEROUS TO MENTION HERE.

ROBOTROL CORP.
925 W. San Martin Ave., PO Box 990
San Martin, CA 95046
(408) 683-2000
CIRCLE NO. 175

SBX ANALOG I/O
GET A COMPETITIVE EDGE!

DENSITY: UP TO 16 A/D INPUTS & 8 D/A OUTPUTS ON A SINGLE WIDTH CARD. SPEED: THROUGHPUT RATES UP TO 59 KHZ. INTELLIGENCE: MANY PREPROGRAMMED MODES. INPUT FILTERS, PROG. GAIN AMPS, SAMPLE-HOLDS, FIFO 1/0 BUFFERS & MANY OTHER FEATURES TOO NUMEROUS TO MENTION HERE.

PCXI INDUSTRIAL COMPUTERS

EISA AND AT BUS, RACKMOUNT INDUSTRIAL COMPUTERS. MODULAR, INTERCHANGEABLE, MULTI-VENDOR INDUSTRIAL PCs. NOISE, EMISSIONS, POWER, GROUND, AIRFLOW & COOLING ARE SPECIFIED & VERIFIABLE. ALL PC FUNCTIONS, FROM CPU (386/386SX/486) TO POWER SUPPLIES, ARE ENCLOSED & PROTECTED IN METAL-SHIELDED ENCLOSURES, WITH FRONT PANEL CONNECTORS.

RAPID SYSTEMS
206-547-8311
CIRCLE NO. 176

FULLY INTEGRATED, RACK MOUNT AND RUGGED SUN SPARC WORK STATION

STANDARD FEATURES INCLUDE:

- SPARK ENGINE 2 CPU WITH 16MB RAM
- 210MB HARD DISK, 150MB TAPE DRIVE
- 64MB CD-ROM, REMOVABLE HARD DISK
- 144MB FLOPPY, 2 RS-232 AND 8 BUS PORTS
- SCSI-2 AND ETHERNET INTERFACE
- 16 INCH RACK MOUNT COLOR MONITOR
- KEYBOARD, MOUSE AND SUN OS 1.1

FOR CUSTOM CONFIGURATIONS AND FURTHER DETAILS CONTACT: IBIS SYSTEMS INC.
6842 NW 20TH AV, FT. LAUDERDALE, FL 33309
305-978-9225 FAX: 305-978-9226
CIRCLE NO. 177

EPROM PROGRAMMER

$750

8 20 Key Keypad 40x4 LCD
ZIFs

QUICK SIZE: (1 MB) EPROMS IN 40 sec.
- Standard sizes in -driven
- 45-232 parallel in & out ports
- Binary, Intel hex, & Motorola S formats
- 100 user-definable macros
- Information, call (916) 924-8037
- Single price $150

NEEDHAM'S ELECTRONICS
4539 Orange Grove Ave. • Sacramento, CA 95841
CIRCLE NO. 178

SYSTEM SHOWCASE

Xilinx Users!

Reduce Design Time with the X-Rammer

This compact, inexpensive device uses your configuration information, in a standard EPROM, to emulate a Xilinx XC1736 Serial PROM during debug and verification.

- Speeds development
- Eliminates wasted serial PROMs and supply problems
- Simplifies the management of experimental designs
- Eliminates the need for Xilinx programmer during debug

Works with the XACT software you already have. Can be used with an EPROM emulator to create a downloadable setup. Capacity 512K bits. Call, write, or FAX for info:

SPHERE DIGITAL
1057 Doverncourt Rd.
Toronto, ON M6H 2X7
Tel: (416) 949-1890
Fax: (416) 949-1102
CIRCLE NO. 179

68HC11

PC-based emulator for 68HC11

SEE EDM 3900

See us in our Western Booth S-980

NOHAL CORPORATION
(408) 985-3180

Ariel's MM-96 for ISA/EISA and V-96 for VMEbus unleashes the power of Motorola’s DSP96000. They combine lightning-quick speed, large memory array, versatile I/O with 120 Mbyte/sec total bandwidth, and almost unlimited signal-crunching potential via Ariel's two high-speed expansion buses. Call Ariel for more information.

Ariel
The DSP Authority
Voice: 908-249-2500, Fax 908-249-2123
DSP BBS: 908-249-2124
Email: ariel@ariel.com
Ariel Corporation
433 River Rd., Highland Park, NJ 08904
CIRCLE NO. 183

CIRCLE NO. 179

CIRCLE NO. 180

CIRCLE NO. 181

PALs, PEELS, GALs, MICONs

$495

and up

- Supports ROMs, PAL devices, Gal devices, Bipolar PROMs, plus MICONs & E/PROMS
- Accepts HEX, ITAC and binary,
- 16K bit wide in/out
- In-line special instructions
- Information, call (916) 924-8037
- Single price $150

Order today
Call 800-448-8500

A V O C E T
SYSTEMS, INC.
CIRCLE NO. 182

A R I E L
DSP96000
BOARDS
DELIVER
100 MIPS

STANDARD FEATURES INCLUDE:

- SPARK ENGINE 2 CPU WITH 16MB RAM
- 210MB HARD DISK, 150MB TAPE DRIVE
- 64MB CD-ROM, REMOVABLE HARD DISK
- 144MB FLOPPY, 2 RS-232 AND 8 BUS PORTS
- SCSI-2 AND ETHERNET INTERFACE
- 16 INCH RACK MOUNT COLOR MONITOR
- KEYBOARD, MOUSE AND SunOS 1.1

FOR CUSTOM CONFIGURATIONS AND FURTHER DETAILS CONTACT: IBIS SYSTEMS INC.
6842 NW 20TH AV, FT. LAUDERDALE, FL 33309
305-978-9225 FAX: 305-978-9226
CIRCLE NO. 177

RACK PANELS

Create your own custom panel - the only tool you need is a screwdriver!

- Start with L-com's UNIVERSAL 1/2 X 1/2" Rack Panel

Add up to 6 Sub-panels (unlimited for over 50 styles)

Bench or Rack Mountable option.

You have just created exactly the rack panel you need! SAVES time, money, and your back!

AGENTS WANTED

L-com

1705 Giap St., N., Aptos, CA 95003
Fax: (408) 949-1102
Tel: (408) 949-1890
CIRCLE NO. 180

CIRCLE NO. 178

CIRCLE NO. 181
Analog and Digital Input/Output modules for computers

Easy to use analog and digital input and output modules connect to any computer. Up to 64 channels of analog (8 and 12 bit), digital (TTL to 280 volts), or BCD per module. IEEE488, RS232, RS422, and RS485 interfaces are available. This multidrop system will support up to 25000 I/O points over several miles. Works with any computer language.

Connecticut microComputer, Inc.
PO Box 186
Brookfield, CT 06804
(800) 426-2872 (203) 354-9395
CIRCLE NO. 184

PAL/PROM Programmer Adapters
- Any EPROM programmer designed for DIPs can be converted to accept LCC, PLCC, and SOIC sockets in seconds!
- To program, just insert an Adapt-A-Socket™ between the programmer's DIP socket and the circuit to be programmed.
- Designed to fit all types of EPROM programmers, including Data I/O 120/121A, Stag, Logical Devices, etc.
- Quick turnaround on custom engineering services, if needed. For a free catalog, contact:

Emulation Technology, Inc.
2344 Walsh Ave. Santa Clara, CA 95051
Phone: 408-982-0660 FAX: 408-982-0664
CIRCLE NO. 185

FREE!
100-PG. CATALOG!
Our new catalog is filled with great buys on thousands of computer products!

- PCs
- Motherboards
- Monitors
- Drives
- Keyboards
- Modems
- Cables and Connectors
- Printers
- Software
- Programmers
- Prototyping products
- Test equipment
- ICs & Much more!

Call for a free 100-pg. catalog
800-538-5000

CIRCLE NO. 187

New literature is available on a new, low-cost monitor that is being introduced by Walker Scientific Inc. of Worcester, Massachusetts for measuring potentially hazardous low level electromagnetic field radiation generated by power lines, TVs, VDTs, appliances and other electrical equipment. Walker's ELF-50 Field Monitor is a hand-held instrument that measures the extra-low-frequency (ELF) electromagnetic field radiation generated from any 50Hz or 60Hz device. Easy to operate, users just switch it on and place it where an ELF is suspected, then a 10 segment LED display will illuminate to indicate the level of radiation present.

Featuring two switch selectable measurement ranges: a low range from 1 to 512 milligauss and a high up to 51.2 gauss. Walker's ELF-50 Field Monitor sells for $179.95 (list).

For more information contact:
Walker Scientific Inc.
Rockdale St., Worcester, MA 01606
(508) 852-3674
CIRCLE NO. 188

1991 UPCOMING ISSUES

MONTH   SPECIAL REPORT   TECHNOLOGY FOCUS   PRODUCT FOCUS

November 1  System simulation and verification   High-density ASIC packaging — Jeff Child
Wescon   and verification   Multiprocessing in real-time — Tom Willams
ITC

December 2  Migrating PLDs to full ASICs   Accelerators to boost standard-bus performance
Barbara Tuck   Warren Andrews

8- and 16-bit microcontrollers

STM CPU boards   Jeff Child

High-resolution A-D converters   Jeff Child

*Circuit Readings Study Issue

Penn Well Publishing Company • One Technology Park Drive • Westford, MA 01886 • 508-992-0700
CIRCLE NO. 190
By 1994, over 40% of all ASICS will be mixed analog and digital. The skyrocketing demands for mixed-signal technology in consumer, automotive and telecom markets will mean big profits for those positioned to meet the challenge.

Finally, there’s a source for objective and up-to-date information on analog and mixed-signal design. The Analog & Mixed-Signal Design Conference features over 45 lectures, workshops, and tutorials dedicated to 100% of your needs as an analog or mixed-signal designer. Nowhere else will you find so much information, so much technology and so much expertise under one roof.

- Learn how to bring mixed-signal design to market more quickly
- Find innovative solutions to your toughest design problems
- Know the capabilities and limitations of analog and mixed analog/digital ICs, ASICs and CAE/CAD tools
- Learn secrets to boosting your productivity from the best in the business
- Find cost effective ways to implement high-speed digital, mixed-signal, analog designs

October 30-November 1, 1991
Santa Clara Marriott
Dear Designer:

The Analog & Mixed-Signal Design Conference is dedicated to the unique needs of mixed-signal design. If you are an analog design engineer, a digital designer now tackling mixed-signal designs, a digital designer who must address the analog implications of high speed circuits, or an engineering manager, you should attend this conference.

This targeted technical conference, sponsored by Miller Freeman Inc. and Computer Design magazine, features over 50 lectures, workshops and tutorials dedicated to 100% of your needs as a mixed-signal designer. It's the only conference to focus exclusively on practical solutions to mixed-signal problems...and we've worked hard to make sure you get the information you're looking for.

Nowhere else will you find so many solutions to your mixed-signal design problems all under one roof—solutions that will help you complete your design projects more quickly, creatively, and elegantly. Journals and textbooks have their place—but at the Analog & Mixed-Signal Design Conference you’ll learn more in three days than you could through months of research.

During three days at the Analog & Mixed-Signal Design Conference, you’ll find insights and solutions suited specifically to your needs. Choose from the widest array of lectures, workshops, panel discussions, tutorials, and vendor information available at a single event. You’ll have access to the most powerful tool in the marketplace—information—from the most widely respected professionals in the art and science of mixed-signal design.

Cordially,

John Miklosz
Associate Publisher/Editor-in-Chief
COMPUTER DESIGN
Hear From Industry Experts

CONFERENCE SCHEDULE

WEDNESDAY, OCTOBER 30
9:00 am - 10:00 am Keynote Address
10:00 am - 8:00 pm Exhibits Open
10:00 am - 11:00 am Coffee Break
11:00 am - 12:00 n Lectures
12:00 n - 2:00 pm Lunch
2:00 pm - 5:30 pm Half-Day Tutorials
2:00 pm - 3:00 pm Lectures
3:00 pm - 3:45 pm Coffee Break
3:45 pm - 5:30 pm Workshops
3:45 pm - 4:45 pm Lectures
6:00 pm - 8:00 pm Reception

THURSDAY, OCTOBER 31
8:30 am - 12:00 n Half-Day Tutorials
8:30 am - 10:15 am Workshops
10:00 am - 6:00 pm Exhibits Open
10:15am - 11:15 am Coffee Break
11:15 am - 12:15 pm Lectures
12:15 pm - 1:45 pm Lunch
1:45 pm - 2:45 pm Lectures
2:45 pm - 3:30 pm Coffee Break
3:30 pm - 5:15 pm Workshops
3:30 pm - 4:30 pm Lectures

FRIDAY, NOVEMBER 1
8:30 am - 12:00 n Half-Day Tutorials
8:30 pm - 10:15 pm Workshops
10:00 am - 1:45 pm Exhibits Open
10:15 am - 11:15 am Coffee Break
11:15 am - 12:15 pm Lectures
12:15 am - 1:45 pm Lunch
1:45 pm - 2:45 pm Lectures
2:45 pm - 3:15 pm Coffee Break
3:15 pm - 4:15 pm Lectures
No matter what program of classes you choose, you’ll come away with fresh insight on the subject matter. That’s because all the speakers share one thing: a commitment to excellence in design. Faculty members have been chosen for their contributions to the industry, their problem solving abilities, and their personal vision of the future. They’ll offer in-depth, practical and real-world information you can bring to your design and development projects tomorrow.

**Brainstorm With Faculty and Peers**

One of the best ways to learn is by sharing ideas with your peers. And one of the key benefits of attending the Analog & Mixed-Signal Design Conference will be the insight you gain through this exchange. Workshops and informal receptions will provide an interactive opportunity for you to question leaders, comparing problems and experiences with your colleagues. Take advantage of the people resources that will be gathered at the Santa Clara Marriott during the conference by making lunch or dinner plans with others. And plan to attend our opening reception Wednesday evening where you will have the chance to meet faculty, fellow attendees, vendors, and the editors of *COMPUTER DESIGN* magazine.

**Try Out The Latest Technology**

The Analog & Mixed-Signal Design Conference will also be the site of the largest, most highly targeted exhibition of analog and mixed-signal design tools. Over 40 companies will exhibit the latest in mixed-signal ICs and design tools. As questions arise about different products or problems, you can go directly to the vendors on the exhibit floor for answers and solutions. Be sure to attend the Wednesday evening reception so you’ll have plenty of time to explore and test all the latest products and tools on display. The industry’s best will be there—and you’ll be ready to discuss how their solutions might help solve your special design problems. The list of exhibitors when this catalog went to press includes:

- ABB HAFO
- ANACAD
- Analog Devices
- ASIC Technology & News
- Contec Microelectronics
- Crystal Semiconductor
- Dazix/Intergraph
- Epic Design
- Gould/AMI
- Harris Semiconductor
- Mentor Graphics
- Meta-Software
- Motorola
- Racal-Redac
- Saronix
- SimExel
- Sipex
- Source Engineering
- Technology Information Publishing
- Texas Instruments
- Valid Logic
- Zeelan Technologies

And there are many more to come!

**Take The Conference Back To Work**

As an attendee, you’ll receive the complete 200-page bound proceedings including overviews and case studies from all the conference sessions (excluding panels). The Analog & Mixed-Signal Design Conference Proceedings is a powerful educational tool all by itself. You’ll find yourself referring to it throughout the year seeking answers to your mixed-signal design problems.

**Join Your Colleagues this October in Santa Clara**

Launched with your needs in mind, this in-depth, technical conference promises to be one of the most significant industry events of the year. Don’t miss this opportunity to strengthen your skills and increase your designing power. Secure your spot today!

**Harris’ Jonathan E. Cornell To Open Conference**

The first annual Analog & Mixed-Signal Design Conference will be launched at 9:00 a.m., Wednesday, October 30, with a keynote address by Jonathan E. Cornell, a senior vice president of Harris Corporation. Cornell, an “old analog hand,” will give conference attendees his insights into the impact of mixed-signal ASIC technology on system design, on system designers and on the markets they’re designing products for.

Cornell joined Harris in 1968 as an analog designer and since then has held various technical and managerial positions within the Semiconductor Sector and was vice president/general manager of the Analog Products Division. He was named senior vice president/sector executive in 1983 and promoted to Semiconductor Sector president in 1989. According to VLSI Research, Harris has become the largest mixed-signal ASIC supplier in the U.S.—an achievement in large measure due to Cornell’s vision and leadership.

Cornell also holds positions on the board of directors of the Semiconductor Industry Association and Sematech. He is a member of the IEEE and on the engineering advisory board of the University of California at Berkeley and the University of South Florida.


**FACULTY**

**Craig Aine**  
is an Applications Engineer at Signetics, a subsidiary of North American Philips. His responsibilities include applications support for digital audio and telecom products. He holds a BEE from California State University, Sacramento.

**Christian Caillon**  
obtained his engineering degree from the Conservatoire National des Arts et Metiers of Paris. He is currently R&D Manager for mixed A/D semicustom for SGS-Thomson Microelectronics.

**Dr. Hal Alles**  
is General Manager of Simulation & Test Division at Mentor Graphics. He holds a BS in Physics from Case Institute of Technology, Cleveland, Ohio, and a PhD in Physics from the University of Oregon.

**Jack Armijos**  
is with Siliconix.

**Dr. Guido Arnout**  
is General Manager & Vice-President of the Physical Design Systems Division at Silvar-Lisco. Prior to this position, Guido was Vice-President of Engineering. He received his MSEE and PhD from the University of Leuven, Belgium.

**David Buchanan**  
is a Strategic Marketing Engineer for high-speed digital-to-analog converters and related products at Analog Devices' Computer Labs Division. He is involved in product planning, market strategy, applications, customer contact, and data sheet development. He has a BSEE from the University of Virginia.

**Joe Buxton**  
is an Applications Engineer at Analog Devices/PMI.  
He has worked extensively on Spice op amp models, writes application notes and datasheets, and helps customers resolve their circuit and design problems. He has a BSEE from the University of California, Berkeley.

**Dr. Mojy C. Chian**  
is currently leading the Modeling and Advanced Simulation group at Harris Semiconductor. He has a BSEE, MSEE, MS in applied math, and a PhD in Electrical Engineering from Florida Institute of Technology. He is also an adjunct professor in the EE/CP department at the Florida Institute of Technology.

**Mark Chadwick**  
is the Product Marketing Manager of Mixed-Mode Simulation for Analogy. He previously was an Analog System Designer with Eaton Corp. Chadwick holds a BSEE from Colorado State.

**Peter Ehlig**  
is a member of the technical staff at Texas Instruments. He was the lead architect of the TMS320C5X family of DSPs and is currently responsible for custom DSP design. He holds a BS in Mathematics and a BS in Electrical Engineering from the University of Houston.

**Carlo Cini**  
heads the Audio & Automotive IC Design Department in the Dedicated Products Group of SGS-Thomson Microelectronics. He has responsibility for the design department that specializes in power ICs for industrial and computer peripherals. Carlo graduated in Electronics at the Instituto Tecnico Leonardo da Vinci in Pisa.

**Dr. Geert DeVeirman**  
received his PhD in electrical engineering from the University of Minnesota and has been a senior design engineer at Silicon Systems since 1988.

**Rich Davis**  
is Regional Technical Manager for Valid's Northwest Region. Prior to his present position, Rich was Corporate Applications Manager for Analog Design Tools.

**Don Cassidy**  
is responsible for definition of CAE/CAD tools and automation of the analog design process within NCR Microelectronic Products. He holds a BSEE from Colorado State.

**Dr. Akis Doganis**  
is Vice-President of Research and Development at EES. He received a BS in Physics from Aristotleion University in Greece, and MS in Systems Science and Mathematics from Washington State University and the DEE from Stanford University.

**Christian Caillon**  
is with Texas Instruments.

**Jim Dekis**  
is a senior member of the technical staff at Maxim and is responsible for new product research and design. His previous experience includes CMOS design at Teledyne Semiconductor and bipolar design at Fairchild. He did graduate work at Santa Clara University and holds a BSEE from Rutgers.

**Wanda Garrett**  
is the development of simulation and modeling software. He holds a PhD in electrical engineering with a minor in computer science from Stanford University. He has contributed over 30 articles to technical journals and conferences, and has authored a book titled "FET Modeling for Circuit Simulation."

**Jack Armijos**  
is with Siliconix.

**Michael G. Donlin**  
is an Editor with Computer Design magazine covering CAE/CAD Tools. He holds a BA from Merrimack College.

**Peter Denyer**  
is a Product Marketing Manager in Mentor Graphics' Simulation & Test Division, responsible for the integration of third party and commercial simulators into the Explorer Lsim framework. He holds a BSEE from the University of Toronto.

**Dr. Mojy C. Chian**  
is R&D Manager for mixed AID semicustom for SGS-Thomson Microelectronics.

**Dan Curran**  
is an Applications Engineer at Analogy National des Arts et Metiers producls. He calios support for digital audio and telecom products. He holds a BSEE from Stanford University.

**Dr. Dileep Divekar**  
is Director of Simulation and Modeling at CAE Division, Contec Microelectronics where he is responsible for the development of simulation and modeling software. He holds a PhD in electrical engineering with a minor in computer science from Stanford University. He has contributed over 30 articles to technical journals and conferences, and has authored a book titled "FET Modeling for Circuit Simulation."

**Wanda Garrett**  
is an Applications Engineer at Analogy National des Arts et Metiers producls. He calios support for digital audio and telecom products. He holds a BSEE from Stanford University.
FACULTY

Bill Gazeley
has an MSEE from Oregon State University.

Alan E. Gorlick
is a consultant who specializes in solving complex problems in finance and sales for high tech electronics companies. He is also on the faculty of the University of St. Thomas, St. Paul, MN. He received his BSEE from Rensselaer Polytechnic Institute.

Jim Griffeth
is a Business Unit Director of the Simulation & Test Division at Mentor Graphics. Jim holds an MBA from Harvard University and a BSEE from Brown University at Providence, RI.

Dr. Max W. Hauser
has designed commercial solid-state circuits since 1971. He holds degrees in electrical engineering from the University of California at Berkeley and MIT, and has taught IC design at Cornell University.

Richard Hester
is with Texas Instruments.

J. Richard Hines
is a Silicon Sensor Engineer for Micro Switch, a division of Honeywell. He holds a BA in math from the University of Colorado and a BSEE from Arizona State University.

Dr. Lawrence Horwitz
has been on the faculties of New York University, the Polytechnic Institute of Brooklyn, New Jersey Institute of Technology and Rutgers University. Horwitz has a PhD in Electrical Engineering from New York University.

Steven E. Hunt
is a Linear Applications Engineer for National Semiconductor in the fields of data acquisition, power management and motion control. He received his BSEE from the General Motors Institute.

Keith Jack
is a strategic product planner for Brooktree and is responsible for new product definition of VLSI products for the emerging desktop video market.

Paul Jennings
is currently European Director with Electrical Engineering Software. He received the BSc from North Staffordshire Polytechnic and worked for a PhD at Imperial College, London. From 1983 to 1988 he was a Lecturer in VLSI Design at the University of Bath.

Sarah Kallara
has been involved with the development of the Signal Processing WorkSystem for Comdisco Systems. He received a BSEE from University of Calcutta, India and an MSEE from Tennessee Technological University.

Dr. Hans W. Klein
received the MS Eng. and the Dr.-Ing. (PhD) for his work on analog and mixed analog/digital integrated circuits from the Rheinisch Westfälische Universität Aachen. He is a member of the IEEE, and has published over 20 papers in the fields of circuit design, design systems and design management.

Herb Kneiss
is with the Media Components Group at Signetics/Philips. He holds a BSET from California Polytechnic State University.

Dr. Ken Kundert
is the architect of the Spectre general-purpose circuit simulator at Cadence. He holds a PhD in Electrical Engineering and Computer Sciences from the University of California, Berkeley. He is also the author of “Steady-State Methods for Simulating Analog and Microwave Circuits.”

Kerry Lacanette
is the Data Acquisition Applications Manager for National Semiconductor Corporation, with responsibility for A-D converters, D-A converters, voltage references, switched-capacitor filters and sample-and-hold circuits. He has written and collaborated on several technical articles and books. He received his MSEE from University of California, Santa Barbara.

Judy Lee
is a Product Specialist at Valid Logic working with analog and mixed-signal automation tools. Judy holds a BSEE from the Georgia Institute of Technology.

Robert E. Leonard
is the Product Marketing Manager for component products at Datiel. He received his BSEE degree from Northeastern University and has been with Datiel since 1974.

Dr. Andrew Marshall
received his PhD in 1984 and is currently involved in mixed-signal CMOS design for automotive application at Texas Instruments.

Michael K. Mayes
received his BSEE and MSEE from San Jose State University. Since 1987, he has worked as a circuit design engineer at National Semiconductor in the field of A-D converters.

Jean-Yves Michel
received his MS in Electrical Engineering from Ecole Centrale de Lyon, Lyon, France in 1977. He is now a Principal Engineer in the Data Acquisition IC Design Group at National Semiconductor.

Joseph A. Mielke
is a Senior Applications Engineer with Integrated Measurement Systems, Inc. He holds a bachelors degree from the University of Minnesota and is a member of the IEEE.

Guy M. Morency
is currently active in macro/behavioral modeling for circuit level simulation. He received his BSEE and MSEE from the University of South Florida.

Hassan Nosrati
is with Dazix as a Staff Consultant. In recent months his primary focus has been the development of Diabalo. His prior experience includes work at Fairchild and Philips in electronic design automation research and development.

Stephan Ohr
is Editor and Publisher of “Mixed Signal,” a monthly newsletter devoted to analog and mixed-signal technology and business issues. He holds a BSIE from Newark College of Engineering, and an MA from Rutgers.

Sangil Park
holds a PhD and is currently with Digital Signal Processing Operations at Motorola in Austin.
Stephen Parks
is currently the Manager of Marketing and Applications for the mixed-signal group at AT&T Microelectronics. His experience includes product design and engineering for semicustom and ASIC products. He holds a BSEE from Lafayette College and an MSEE from Lehigh University.

Dr. Raj Raghuram
has a PhD in Electrical Engineering from Stanford University. He was professor of electrical engineering at the Indian Institute of Technology, Kanpur, India, and a visiting professor at Trenton State College, NJ. He has authored over 30 papers and is author of the book, “Computer Simulation of Electronic Circuits.”

Dr. Jean Remy
received MS and PhD degrees from the Universite Catholique de Louvain, Belgium. He is currently with the Anacad Department SGS-Thomson Microelectronics, working on mixed signal circuit simulation and multilevel simulation.

Gus Richard
is a Senior Research Analyst for VLSI Research Inc’s “Mixed Signal ICs” subscription service. He holds an MS in Physics from Purdue University and a BS in Physics from the Rochester Institute of Technology.

Thierry Roullier
Field Applications Engineer, has been an analog FAE with Valid Logic since 1987. Prior to joining Valid he was an analog design engineer with Aerospatiale.

Santanu Roy
is an Application Engineer at National Semiconductor, supporting microcontrollers for a wide variety of applications such as anti-lock brakes, motion controls, disc drives, cordless telephones, and consumer electronics. He holds a BSEE from Jadavpur University, India and an MSEE from Memphis State University.

Jonathan L. Sanders
is a Product Specialist for simulation and mixed-signal simulation with Valid Logic’s CAE Division.

Jeffrey Scott
holds an SMEE degree from MIT and is currently a design engineer at Crystal Semiconductor. He has designed a number of analog/digital ICs for a variety of mixed-signal applications.

Dick Simko
has a strong career in memory design, holding more than 20 patents. A founder of Information Storage Devices (ISD), he is its Vice President of Engineering and Chief Technical Officer. He holds a BSEE and an MSEE from Ohio State University.

Michael J.S. Smith
is a professor of electrical engineering at the University of Hawaii.

Mark Stansberry
is the founder of Cypress Information Resources, a technical and market research firm specializing in integrated circuits and CAE. He obtained his BSEE from San Jose State University, and has worked as an Applications Engineer and an ASIC Applications Engineer.

Lee L. Stoian
is Director for Data Acquisition Design and Linear Design Automation for National Semiconductor. His current responsibilities cover the development of data acquisition products and mixed-signal design automation. He holds an MSEE.

Michael Tu
is a Senior Electronics Engineer at Valid, working with the analog modeling group. He holds a BCS and an MSEE from Santa Clara University.

Barbara Tuck
is an Editor with Computer Design magazine covering ASICs and ASIC design tools. Before joining Computer Design she wrote extensively about analog technology and design.

Shannon Tyson
is an Analog Design Engineer, NCR Analog Applications, with NCR Microelectronic Products, responsible for system design, IC design, simulation, and layout of customer designs. Shannon holds a BSEE from Texas A&M.

Naished Vashi
is currently Marketing Manager for Cirrus Logic’s mass storage business unit. His previous experience includes peripheral circuit design for DEC, Versatec and Fairchild. He holds a BSEE from Gujarat University in India, an MS in Computer Engineering from Boston University and an MBA from the University of Phoenix.

Dick Simko
is a Product Specialist for simulation she wrote extensively about analog technology and design.

Shannon Tyson
is an Analog Design Engineer, NCR Analog Applications, with NCR Microelectronic Products, responsible for system design, IC design, simulation, and layout of customer designs. Shannon holds a BSEE from Texas A&M.

Naished Vashi
is currently Marketing Manager for Cirrus Logic’s mass storage business unit. His previous experience includes peripheral circuit design for DEC, Versatec and Fairchild. He holds a BSEE from Gujarat University in India, an MS in Computer Engineering from Boston University and an MBA from the University of Phoenix.

Dr. Eric Wildi
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Paul K. U. Wang
is President, CAE Division, Con tec Microelectronics. He was a professor at Mankato State University, Minnesota, and the University of Cincinnati, Ohio, where he taught electrical engineering. He has authored over 50 papers on simulation software and hardware.

Bruce Webster
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Eric Wildi
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Paul K. U. Wang
is President, CAE Division, Con tec Microelectronics. He was a professor at Mankato State University, Minnesota, and the University of Cincinnati, Ohio, where he taught electrical engineering. He has authored over 50 papers on simulation software and hardware.

Bruce Webster
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Ronald Vogelsong
is a Principal Engineer with the Modeling & Advanced Simulation group at Harris Semiconductor. He has a BSEE/MSEE and PhD in Electrical Engineering from the University of South Florida in Tampa, Florida.

Dr. Ronald Vogelsong
is a Principal Engineer with the Modeling & Advanced Simulation group at Harris Semiconductor. He has a BSEE/MSEE and PhD in Electrical Engineering from the University of South Florida in Tampa, Florida.

Dr. Paul K. U. Wang
is President, CAE Division, Con tec Microelectronics. He was a professor at Mankato State University, Minnesota, and the University of Cincinnati, Ohio, where he taught electrical engineering. He has authored over 50 papers on simulation software and hardware.

Bruce Webster
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Paul K. U. Wang
is President, CAE Division, Con tec Microelectronics. He was a professor at Mankato State University, Minnesota, and the University of Cincinnati, Ohio, where he taught electrical engineering. He has authored over 50 papers on simulation software and hardware.

Bruce Webster
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.

Dr. Paul K. U. Wang
is President, CAE Division, Con tec Microelectronics. He was a professor at Mankato State University, Minnesota, and the University of Cincinnati, Ohio, where he taught electrical engineering. He has authored over 50 papers on simulation software and hardware.

Bruce Webster
is Manager of System Applications at Teradyne’s Boston-based Industrial/Consumer Division. He currently focuses on computer-aided test development software. Bruce received his BSEE from Worcester Polytechnic Institute.
Hierarchical Design Using a New Mixed-Signal Simulation Technique
Raj Raghuram, F. Balisteri, Dileep Divekar and Paul Wang
A new approach to native-mode, mixed-signal simulation is presented that lets a designer simulate an entire system without the need for artificial partitioning of the system. This approach provides for a hierarchical description and simulation of both the digital and analog portions of a circuit from the behavioral level, gate or analog macromodel level down to the transistor level. Designers can concentrate on one subsystem at a time until all subsystems are designed and verified and then simulate the entire system at the behavioral level. Phase-locked loop and communication system designs are used to demonstrate the applicability of the approach.

DSP Simulation of Mixed-Signal Systems
Sarath Kallara
The performance of a purely analog system such as a feedback servo system can be simulated and improved using double-precision DSP functions, once the analog transfer functions of all the blocks in the system are known. For example, the erratic step response can be greatly reduced by adding a compensator in the feedforward path. This presentation discusses the modeling of such a compensator as a purely digital system comprising an ADC, an optimized digital filter and a DAC, thereby making the system mixed-analog-digital in nature.

Analog Memory in Cellular Telephone Applications
Dick Simko and Joe Jarrett
A low-power analog memory device lets cellular telephone users record conversations with their handsets. Functioning like a solid state tape recorder, current devices record 16 seconds of speech within a 3.4 kHz bandwidth. (Longer storage capacity is possible, although with a lower sampling frequency.) This application takes advantage of the analog memory's internal microphone pre-amplifier and AGC, and its ability to drive a 16-ohm speaker directly. The analog solid state memory device is a forerunner of "analog emulation" technology—the application of primarily digital techniques to solve primarily analog problems.

Safe Operating Area: Interfacing to the Real World
Andrew Marshall, J. Devore, T. Efland, C. Jones, J. Mings and T. Summerlin
The Safe Operating Area (SOA) defines a condition or set of conditions of permissible voltage and current stress on a semiconductor device during operation. In this lecture, the SOA performance of output device types for various mixed-signal IC processes are discussed, along with process enhancements for improved performance, design considerations, application needs and automatic testing of SOA. A comparison of SOAs under different load conditions is presented, with descriptions of the effects of device structure on SOA.

An Overview of Oversampling Data Converters
Max W. Hauser
Oversampling is important in A-D and D-A conversion, permitting high resolution with inexpensive components, simplified antialiasing and reconstruction filtering, and accelerated design cycles for custom mixed-signal ICs. This lecture emphasizes the practical concerns of designers accustomed to more traditional (i.e., nonoversampling) ADCs and DACs. It focuses on signal acquisition and regeneration; the theory of oversampling, including quantization noise, frequency-domain operation and noise shaping; antialiasing and reconstruction filtering; multibit vs. one-bit noise shaping; and performance limits.

Mixed-Signal Market
Mark Stansberry
Unscrambling the Sampling Data Converters
Divekar and Paul Wang
Hierarchical Design
A new approach to native-mode, mixed-signal simulation is presented that lets a designer simulate an entire system without the need for artificial partitioning of the system. This approach provides for a hierarchical description and simulation of both the digital and analog portions of a circuit from the behavioral level, gate or analog macromodel level down to the transistor level. Designers can concentrate on one subsystem at a time until all subsystems are designed and verified and then simulate the entire system at the behavioral level. Phase-locked loop and communication system designs are used to demonstrate the applicability of the approach.

Unscrambling the Composite Image
J. Richard Hines
Spice and its derivatives are the bulwark of analog and mixed-signal circuit simulation. But the key to Spice lies in the quality of the device models. This tutorial will examine device models in Spice 2G6 for passive and active components (a bandgap reference will be used as an example); new device models in Spice 3E, such as GaAs amplifiers; building more complex models: extending 2G6 and 3E built-in models in standalone Spice, with a saturated NPN output transistor and a silicon sensor used as examples; extending 2G6 and 3E built-in models with additional software, preprocessor programs, commercial models and modeling digital building blocks; and proprietary enhancements to Spice and approaches to modifying source code.

Monolithic ADCs
Lee L. Stoian and Kerry Llacanette
The advances in digital technology (and, in particular, digital signal processing) have increased the need to understand and use ICs that allow microprocessors to interface with the analog world. This tutorial covers the state-of-the-art in monolithic A-D converters (ADCs), emphasizing the various architectures and tradeoffs. Covered are the key specifications, architectures, features and applications of the most widely used converter types: integrating, successive approximation, flash,
and multistep/subranging. Delta-sigma converters are also discussed as well as algorithmic, pipeline, parallel/pipeline, folding and interleave.

**Lectures 2:00-3:00**

**033 Power Supply Design for Portable Systems**

Jim Dekis

A primary requirement for portable systems is rechargeable batteries and efficient, low-loss power supplies. Voltage regulators and dc-dc converters must be highly efficient and these components must be highly integrated to minimize power supply size and weight. Overall power supply efficiency can be increased by reducing the supply voltage requirement from +5 V to +3 V and by power monitoring to shut down parts of the system that are inactive. This presentation provides helpful pointers for minimizing power supply components and maximizing battery life.

**034 Digital Video Encoding Standards and Techniques**

Herb Kneiss

The process of converting video analog to digital data requires more than high speed A-D conversion technology. Various video broadcast and recording formats must first be implemented as luminance and chrominance vectors. These, in turn, must be converted to RGB or lookup table formats. This requires expertise in high-speed A-D conversion, digital multistandard color decoders, digital color space converters, and digital encoders. This lecture details how to implement video functions digitally, without degrading the analog signal.

**035 Microstepping of Hybrid Step Motors**

Steven E. Hunt and Santanu Roy

Recent advances in smart power drivers and sophisticated DACs make microstepping practical. Microstepping taps the latent analog nature of step motors and so requires control and drive electronics that are more analog in nature than traditional state machine and low-side switch schemes. This session details a complete microcontroller-based system for control of (hybrid) step motors and covers all aspects of the design, from theory to practical applications. Special emphasis is placed on the impact of device characteristics and specifications on system performance.

**036 Integration of DSP and Data Acquisition Functions: Chip and System-Level Considerations**

Peter Ehlig

High-precision data-acquisition circuits present new challenges when integrated with high-speed DSPs. System-partitioning issues also play an important role in determining the most cost-effective mixed-signal solution. This presentation focuses on when and why integration of high-performance DSPs, A-D and D-A functions is technically feasible and economical. The considerations involved in integration are discussed within the context of several common DSP applications.

**037 Digital Noise Management Techniques to Realize 16-Bit A/D/A Converter Performance**

Jeffrey Scott

The design challenges and tradeoffs facing both silicon and system designers wishing to integrate CD quality digital audio signal processing into the PC/workstation environment are legion. The central concern is the prevention of high-frequency digital noise from assuming the alias of audio band signals at the sensitive A/D conversion boundary. This lecture examines the techniques for the management of digital noise that threatens to limit the conversion accuracy of highly integrated systems.

**Workshops 3:45-5:30**

**041 Impact of Mixed-Signal Simulation on Design Methodology**

Hans W. Klein

There’s a growing demand for mixed analog/digital circuits and the CAD support needed to make design tasks more efficient and less error prone. This workshop describes the essentials of a modern mixed-signal design system along with the essentials of a modern mixed-signal design methodology. It looks at what tools are really needed, what is realistic to expect in the near future, and how one should go about matching tools and design methodology. Practical examples of the challenges and trade-offs provide insight into real mixed-signal issues related to multiple power sources, crosstalk minimization, libraries, simulation, layout, etc., and explain why design methodology and design systems are so tightly coupled.

**042 Analog Switches and Multiplexers**

Jack Armijos

CMOS transistors make natural switches and multiplexers. They have low power dissipation in the unused or quiescent state, and low on-resistance. But analog switch selection involves a consideration of breakdown voltages, switching speeds, and crosstalk between adjacent channels. In this workshop, the relevant specifications for analog switches are discussed. Special emphasis is placed on some of the newer applications of analog switches and muxes, such as video crosspoint switching or automotive power supply regulation.

**Lectures 3:45-4:45**

**043 Understanding Semicustom Alternatives**

Ken Fields

Semicustom analog designs can be implemented in tile arrays, standard cells or full custom and each requires tradeoffs in performance, development time and cost. This lecture presents a discussion and comparison of these approaches with special emphasis placed on the component modeling, circuit design, simulation, layout and packaging issues associated with analog ICs implemented in tile arrays.

**044 Designing Front-Ends for Voice Band Modems**

Mike Yeung

The front-end modem circuits operating in the voice band must perform a variety of analog and digital functions. A data pump, for example, transforms digital data into modulated analog signals and vice versa. This lecture will discuss some of the problems that arise in implementing the necessary high-speed modem functions, the design and simulation tools available, in particular, Mentor Graphics' Lsim, and provide a circuit with 30 poles of filtering, 40 op amps, three DACs and two ADCs and over 8,000 equivalent gates of digital logic as an example.
THURSDAY MORNING
Tutorials 8:30-12:00

051 Issues in Mixed-Signal ASIC Design
Don Cassidy, Shannon Tyson, Dan Curran and Bill Gazeley
The integration of analog functions onto an IC raises many questions for system designers who only have a board- or system-level perspective. This tutorial presents mixed-signal system and PCB designers insights into the advantages and disadvantages of a mixed-signal ASIC implementation, process and technology choices and trade-offs, device specification, evaluating libraries, design methodologies, simulation, layout, device testing and board-level considerations. These issues are presented within the context of real applications examples.

052 Understanding Data Converter Frequency Domain Specifications
Bob Leonard
The advent of sampling ADCs with internal sample-and-hold makes it possible to establish precise frequency domain specifications for these converters. This tutorial aims to provide designers with a comprehensive understanding of frequency domain specifications as they apply to precision ADCs. Covered are the time/frequency domain and FFTs, sample-and-hold, aliasing, signal-to-noise ratios, distortion, in-band harmonics, effective bits, noise/power ratios, input bandwidth, acquisition time, overvoltage recovery, coherent vs. noncoherent sampling, dynamic range, spectral leakage, equivalent noise bandwidth and process loss.

053 Understanding Mixed-Mode Simulators
Mark Chadwick
Diverse approaches exist for building and using mixed-mode simulators, resulting in a broad spectrum of simulation capabilities. All mixed-mode simulators are either native (one algorithm for digital and analog elements) or mixed (using a combination of an analog and a digital algorithm). But there are much more subtle distinctions that are critical. This workshop probes modeling and modeling languages, libraries, partitioning and modeling the interface between analog/digital circuits, and benchmarking.

054 Filter Design
Speaker to be announced
Though one of the most basic analog building blocks, filters are among the most difficult to understand and design. Analog filters are typically made up of passive components, sometimes in conjunction with op amps in a unity gain buffer configuration. This workshop provides an exposure to the basic filter topologies, including Butterworth, Chebyshev, Inverse Chebyshev, Linear Phase, Elliptical and Bessel, as well as high- and low-pass configurations. It includes an introduction to modern DSPs, which provide filter functions close to the mathematical ideal, though at the expense of software complexity.

055 Basics of Power Supply Design
Wanda Garrett
How does a digital designer come up with a steady, dependable 5 V for a logic circuit? This workshop will not turn the logic designer into a wizard of power supply design, but it does cover the basics of transforming ac into ripple-free dc. Special emphasis is placed on the low- and medium-power solutions to on-board distributed power problems, including the use of single-chip switching regulators and dc-to-dc converters. Linear and switching regulator topologies are also discussed and compared.

Lectures 11:15-12:15

061 Spectre: A New Approach to Mixed-Signal Simulation
Ken Kundert
Spectre is a direct method circuit simulator similar in function and application to Spice but written from the beginning in C. Spectre uses the same basic methods—implicit integration, Newton-Raphson, and direct matrix solution—but every algorithm has been implemented from scratch. This presentation will detail how numerical errors are controlled, how larger circuits can be handled at faster speeds, the benefits of dc conversion and transient convergence and provide some benchmark results.

062 Automated Generation and Simulation of Macro/Behavioral Models
Ron Vogelsong, Guy Morency and Moj C. Chian
Recently, macro (circuit-based) and behavioral (functional) modeling have opened a new avenue to circuit simulation. Replacing selected blocks of a large circuit with their macro or behavioral models significantly reduces the simulation time while retaining a comparable level of accuracy. This presentation discusses a collection of tools for automating the generation of macro/behavioral models for circuit simulation. These tools facilitate the generation of macro/behavioral models (using a high-level language) for a wide range of analog and digital blocks. For each block, several levels of models are available, letting designers choose between faster vs. more accurate models.

063 Applications of Sigma-Delta (Bitstream) Converters
Craig Aine
The implementation of complete stereo audio D-A conversion with oversampling, noise shaping, 1-bit DAC and post-filtering op amps can be achieved in several ways. The key differences between bitstream and multibit solutions are explored, with specific emphasis placed on how bitstream devices overcome the problems inherent in multibit designs and on the design issues, such as proper selection of external components and maintaining integrity of digital signals, that are specific to bitstream technology.

064 Optimizing High-Frequency Amplifier Bandwidth
Joe Buxton
Operational amplifiers are continually pushing the limits of bandwidth and speed well into the 100's of megahertz range but this can create problems in preserving op amp's stability without sacrificing bandwidth. This lecture looks at the different areas of instability such as capacitive loading, power supply bypass, input capacitance and lead-lag compensation. Methods of compensation are discussed that will ensure stability under these various conditions.
072 Diablo: An Analog Behavioral Modeling Tool
Hassan Nosratii and Lawrence Horwitz

Diablo is a new analog behavioral modeling tool that works in concert with existing analog toolsets and is intended to significantly enhance a designer's ability to solve complex analog design problems. The Diablo behavioral description syntax builds upon and extends the universally familiar Spice syntax so that it makes no demands on the analog designer to learn a complex language syntax.

073 Simulation Algorithms
Jim Griffeth

All simulators and simulation algorithms trade speed of simulation off against some other parameters: accuracy, detail, generality, capacity, level of abstraction, specialized hardware, etc. This session reviews some popular algorithms with respect to the various trade-offs and how they can be used in the design process. The most practical long-term simulation solution couples multiple simulation algorithms so they can be used concurrently. This session also covers some techniques for integrating multiple analog and digital algorithms into a unified mixed-signal and multi-level simulator.

074 Choosing DACs for Direct Digital Synthesis
David Buchanan

Direct digital synthesis (DDS) is a technique for generating sine waves that is especially well-suited to digital control of frequency. Unlike older techniques that use oscillators to generate waveforms, DDS generates the waveform as a series of discrete digital points, then converts these to analog via a DAC. This lecture provides an overview of a DDS system, the relevant parameters that describe DDS, what characteristics are important to DAC selection, and some of the performance trade-offs that must be made.

075 Complementary Bipolar Processes for High Performance Analog ASICs
Stephen Parks

A junction-isolated process called Complementary Bipolar IC (CBIC) combines high speed and drive capability by building vertical NPNs and PNP with comparable gain and frequency characteristics. This technology offers very high gain-bandwidth products, with low noise, low input capacitance, relatively low power dissipation and high common-mode rejection. Described is the CBIC-U process which offers 4.5-GHz, 12-V NPNs and 3.75-GHz, 11-V PNP, and CBIC-R, a 33-V process offering 250 MHz fT. Future enhancements to the CBIC process are also covered.

076 Managing and Reducing Risk When Selecting Mixed-Signal Tool and Silicon Vendors
Alan E. Gorlick

Because there are dramatically new tools and new methodologies for mixed-signal design, the tool- and vendor-selection process is especially complicated, with uncertain applications and real financial risks. Techniques for structuring transactions and negotiating with vendors to reduce, manage and share risk, finance and procurement processes, conform to budget constraints and retaining flexibility all receive attention in this presentation.

077 Using Spreadsheets for Analog/Digital Design
Michael J. S. Smith

A spreadsheet program is ideal for the complicated "what-if" procedures used in analog/digital design. This presentation shows how to calculate circuit specifications directly, bypassing long and tedious iterative Spice simulations. By using simple fixed layout modules, the possible number of circuits the program can handle is constrained, reducing flexibility, but enormously simplifying design. A layout assembly program can be generated automatically from the computed device sizes and a sized Spice netlist is used to perform circuit simulation to confirm the performance predicted by the spreadsheet. It's even possible to produce a netlist which includes parasitics.

Workshops 3:30-5:15

081 Digitizing Analog Functions
Gas Richard, Moderator

The difficulties in designing and testing mixed-signal ICs are well known and they’re perceived by many as key limitations for an emerging mixed-signal industry. But do the solutions lie in better tools for designing and testing mixed-signal ICs or in the digitization of analog functions? This panel discussion analyzes which approach is best, why and for which applications: what rules should be used for selecting an approach; and how will the digitized analog approach affect future designs. Panelists include representatives from analog and mixed-signal IC vendors.
082 Who really won BCTM?
Stephan Ohr, Moderator

Last year’s IEEE Bipolar Circuits and Technology Meeting (BCTM) featured a “competition” among analog simulation vendors. They were given the task of simulating a 12-bit successive approximation ADC. The design contained 450 transistors and 200 resistors. (2/3 digital) Participants were to each present the minimum conversion time of the ADC, the simulation run time (for one bit and all 12 bits), and the approximations used. Some simulators turned in figures for the complete A-D conversion, while others turned in figures for one only clock cycle. One otherwise fast behavioral simulator functioned slowly on the transistor level, but was the only one to accurately predict conversion time. In this panel discussion, BCTM participants address who really “won!”

083 Who are Mixed-Signal Design Tools Intended For?
Barbara Tuck, Moderator

There seems to be some confusion about which products really address which problems in the area of mixed-signal simulation. This panel discussion looks at the products being used to design complete chips (ASIC, custom or standard product) and who they are intended for, the expert in analog design or the “novice.” The discussion will also cover the products being used to design mixed-signal board-level products and the problems faced in combining standard digital libraries with analog libraries and relying on simulation to verify operation.

Lectures 3:30-4:30

084 Mixed-Signal ICs in Imaging and Graphics
Keith Jack

While the computer CRTs use RGB color space to visualize an image on the screen, scanners and video cameras, on the input side, and new-generation desktop color printers, on the output side, use somewhat different color space representations. RAMDAC systems with interface circuitry, SRAM color lookup tables and triple 8-bit DACs are required to produce a 24-bit RGB output. This paper describes the systems and components which are required to manipulate and control a color image in its journey from scanner or other input to computer graphics screen, and from computer screen to printer.

085 Optimization and Design Centering to Improve Yield and Performance
Akis Doganis and Paul Jennings

Optimization and design centering algorithms, combined with circuit simulation as well as statistical and sensitivity techniques can improve yield and performance of analog ICs. Design variables are automatically determined to match the desired circuit performance to nominal process and environmental conditions while the design-centering algorithms improve the yield of the circuit by accounting for process extremes. An overview of the functional and numerical details of optimization and centering algorithms is provided as well as a three-step methodology for generating the optimum design and achieving improvements in circuit yield and performance.

086 Profile: A Spice-Based Analog and Mixed-Signal Modeling Language
Judy Lee

A new mixed-level simulator, Spice Plus 3.0, incorporates new algorithms and a behavioral language, Profile, to present a new approach to the problem of analog modeling. Profile lets designers write fast, compact descriptions of analog functions using Laplace transfer functions, differential equations, conditionals (IF-THEN-ELSE), state variables, branching and other functions. Difficult models such as DACs, track and hold amplifiers, pulse width modulators, VCOs, and digital filtering functions can be accomplished easily. Several examples and analyses are presented.

087 Digitally Programmable Continuous Time Linear Phase Lowpass Filter for Hard Disk Drives
Geert DeVeirman and Richard Yamasaki

This lecture discusses the filter and equalizer requirements of hard disk drives using constant density recording techniques, as well as a single chip solution suitable for data rates up to 24 Mbits/s. The major building blocks in the read channel are briefly described and the desired filter specifications are addressed in detail. This is followed by a discussion of continuous-time integrated filter design, primarily focusing on the transconductance-capacitor approach. The main difficulties and performance limitations related to the IC process are outlined.

FRIDAY MORNING

Tutorials 8:30-12:00

091 Electrical Effects of Packaging, Connectors, PCBs, MCMs and Backplanes on IC and System Designs
Paul K.U. Wang, Dileep Divekar, F. Balistreri and Raj Raghuram

Transmission line effects result in signal distortion, ringing, overshoot and similar problems because of reflections and crosstalk arising from impedance mismatches, improper terminations or mutual couplings. This tutorial is designed to allow digital/analog designers to become familiar with transmission lines, mixed-signal simulation and the interaction between nonlinear ICs and transmission lines. Available public domain and commercial modeling and simulation programs are reviewed and the strengths and weaknesses of different approaches to transmission line modeling and simulation of ICs and packaging, traces, connectors, PCBs and multichip modules are covered.

092 DSP Techniques in Mixed-Signal Testing
Joseph A. Mielke

This tutorial is an introduction to the verification and test of mixed-signal devices. The major emphasis in this session is on digital signal processing (DSP) techniques used for mixed-signal testing and their implementation in a test system. The techniques presented include Fast Fourier Transforms, histograms, noncoherent digitizing, sampling theory and coherent test methods. The Fast Fourier Transform with coherent testing is presented to find the signal-to-noise ratios and harmonic distortion. The use of histograms and coherent testing to find the offset error, gain error, and linearity errors are also explained.
Workshops 8:30-10:15

093 Simulation and Device Modeling
Stephan Ohr and Mike Donlin, Moderators

No matter what their claims to speed and accuracy, the best analog and mixed-signal simulators will depend on complete and accurate device or ASIC cell models. But not everyone agrees on who should provide these models or what they should include. On one hand, simulation tool vendors will work hard to control their intellectual property. And while behavioral or block-level models are accused of replacing calculated behavior with algorithmic approximations—of sacrificing accuracy for simulation speed—Spice models distributed by ASIC vendors are often neutral to protect proprietary process information. This panel explores how good the available device models might be, and alternatives for filling gaps. Panelists include authorities in modeling and simulation, and some formidable analog and mixed-signal ASIC vendors.

094 How to Work with an ASIC Vendor
Alan Gorlick, Moderator

Several leading ASIC vendors give their views on the most important factors leading toward success in mixed-signal design. The role of technology, design tools, cell libraries, systems-level expertise, and vendor-customer relationships will be prioritized and discussed. Differences between ASIC vendors who interpret their role as primarily “silicon suppliers,” and those who see themselves as “design partners,” will frequently affect the complexity of designs undertaken, the NRE costs, and chances given to first-time success. Panelists will include representatives from Harris, Texas Instruments, NCR, AT&T Microelectronics, and Gould/AMI.

Lectures 11:15-12:15

101 Benchmarks, Benchmarking and Other Forms of Deception
Hal Alles

Every CAE tool is engineered to perform a particular task in a particular way. Digital, analog and mixed-signal simulators are especially difficult to benchmark because a complex set of tradeoffs are required to achieve state-of-the-art performance. A well-conceived benchmark can predict the value of the simulator in a particular design environment while a poor benchmark can lead to a costly mistake. This lecture covers some of the engineering trade-offs made in developing simulators and how benchmarks might hide or expose potential problems. A list of rules, practices and pitfalls is provided.

103 Progress in Developing an Analog HDL
Stephan Ohr

Currently, efforts to construct an Analog Hardware Description Language (AHDL) are driven by a Darpa-funded project to construct a MIMIC (microwave) HDL. This doesn’t necessarily mean that an AHDL will reflect microwave design constructs, but it will reflect the preferences of MHLD committee members; in particular, the desire to link existing analog and microwave tool-sets together through a vendor-independent framework and windows environment. This presentation discusses the latest thinking driving MHL.D.

104 Simulating Phase-Locked Loops in Spice
Thierry Roullier and Rich Davis

Phase-locked loops represent one of the more difficult analog simulation problems because of the wide range of time constants within such a circuit. This paper presents a behavioral modeling technique for analyzing the steady-state operation of phase-locked loops that does not require enormous amounts of computing power. Although the technique can benefit from the use of a behavioral modeling language, it’s not absolutely necessary and the technique is compatible with generic versions of Spice. The advantages and limitations of the technique are discussed as well as workarounds that may be necessary.

105 A Novel Multi-Stage Filter Design Technique for Low Sampling Rate and High-Resolution Applications
Sangil Park and Lew Chua-Eoan

This presentation discusses a real-time implementation of a multistage half-band filter structure to enhance the effective resolution using a general-purpose digital signal processor chip. In particular, a series of six half-band filters is implemented to obtain more than 18 bits of effective resolution from a digital signal with 12-bit dynamic resolution. The number of stages in the decimation process can be adjusted to fit the needs of a specific application and the oversampling methodology can be used to achieve more than 120 dB of SNR.

FRIDAY AFTERNOON

Lectures 1:45-2:45

111 Handling Delay, Noise and Power Problems in ASICs Using Automatic Place and Route Tools
Guido Arnout

Because of time-to-market pressures, the system designer must get involved in the physical design (place and route) of high-performance and mixed-signal chips. This lecture addresses issues of floorplanning to achieve minimum die size when mixing analog and digital circuits; segregation of analog and digital functions to limit interference or noise; automatic power supply routing and tapered supply lines; gridless routing; multiple-width routing and multilayer routing; timing-driven layout and the backannotation needs of mixed analog and digital designs.
112 Analog-Verilog Quasi Mixed-Signal Simulation Model for ADCs
Michael K. Mayes
Separate simulation of the analog and digital blocks in an ADC may lead to undetected design errors at the interface between the two domains. Rather than use a mixed-signal simulator, an analog library of capacitors, resistors, multiplexers, and comparators has been developed for Verilog, a digital simulator. Complex ADC architectures are simulated using Verilog where analog voltages are replaced with vector quantities such as resistor ladders and capacitor arrays. This quasi analog-Verilog simulation model provides the circuit designer with a simple method of architecture verification.

113 Smart Power Processes for LSI Circuits
Carlo Cini
The integration of power driving circuits and complex control logic on the same chip requires a BCD process technology with high density and very low power dissipation. Smart power circuits using such a process become key motion-control components in printers, disk drives and fax machines. In automotive applications, smart power devices serve as engine controls, remote mirror, and passenger climate controls. This lecture describes the characteristics of smart power technologies and provides real examples of circuits that exploit the power LSI approach. In addition, available partitioning options are discussed.

114 Implementing Concurrency in Mixed-Signal IC Design and Test
Bruce Webster
Linking design and test databases can speed product development by allowing test program development to run in parallel with design, rather than waiting for real silicon. The problem of mixed-signal design/test integration is being tackled on two major fronts: top-down test program development in which mixed-signal simulators are being augmented with the ability to model devices against specific types of tests and to transfer the simulation results through coded test program templates; and design/test simulation integration to provide program-defined test events in a format usable by design simulators. This lecture discusses these approaches and the modeling issues they have in common.

115 Simulation of Switched Capacitor Filters
Moji Chien
Modern nonlinear signal processing and conditioning circuits consist of switched capacitor blocks with the clocks and input signals supplied by analog and/or digital blocks. Traditionally, the only viable approach to the nonlinear transient simulation of such mixed switched cap, analog and digital circuits was to use macro/behavioral models for the op amps and switches in the switched cap block and then simulate the entire circuit with a circuit simulator. This presentation reviews these traditional approaches as well as a new switched capacitor analysis algorithm designed to operate in a mixed-signal simulation environment.

116 BiCMOS Processes for Mixed-Signal Devices
Eric Wildi
BiCMOS options go far beyond the much-discussed speed enhancements for digital ICs. This lecture focuses on how to choose the best process for a particular application, including the choice of primarily digital ICs with analog interface, as well as mixed-signal ICs optimized for medium to high-performance analog, which can’t be achieved with a 5-V supply. Issues addressed include noise, thermal interaction, process compatibility and subtle parasitics.

Lectures 3:15-4:15

121 Behavioral Modeling Techniques in the Analysis of a Bipolar IC
Peter Denyer
Behavioral models can mitigate the excessive run times typically encountered in analog-only simulation. These models can also be used to develop a test bench environment, allowing a consistent set of test information to be applied to all levels of abstraction for the circuit under development. This can result in considerable savings in analysis time. As an example, attention is focused on one of the many analysis requirements in the design of a mixed-signal bipolar integrated circuit.

123 ADCs for Microprocessor Systems
Jean-Yves Michel
Designing ADCs inside microprocessor systems is difficult because any analog function requires special attention when mixed with digital functions on the same board. What’s more, ADCs usually require a large overhead of hardware (digital and analog glue circuits) and a large overhead of software because they’re slow and asynchronous. This paper describes the ADCs available, from the bare-bones ADC to the analog interface chip and shows how the latest types can greatly reduce hardware and software costs. These interface circuits, which look more like microprocessor peripherals than converters, reduce the software overhead and offer flexibility and ease of integration.

124 A Macromodel Compiler for Op Amps
Jean Remy and Christian Caillon
A new top-down design methodology provides fast and accurate macromodels for the simulation of large analog and mixed-signal circuits. A one-pass compiler, using parameters extracted from a cell library or detailed data sheet, automatically generates macromodels for large analog circuit blocks, such as op amps, AGCs and VCOs. This top-down methodology offers simulation speed improvements of 5× to 40×. This improvement in simulation speed allows designers to make rapid system-level assessments for the performance of a new circuit.

That’s all for this year, but there will be more in 1992.
The second annual Analog & Mixed-Signal Design Conference will be held on October 28-30, 1992 at the Hyatt Regency San Francisco Airport.

Don’t miss it!
## Program at a Glance

### Wednesday

**Keynote Address** 9:00 - 10:00

- Impact of Mixed-Signal ASICs on Design and on System Designers
  - Cornell

**Lectures 11:00 - 12:00**

- 021 Unscrambling the Mixed-Signal Market
  - Stansberry
- 022 Disk Drive Controllers
  - Vashi
- 023 An Overview of Oversampling Data Converters
  - Hauser
- 024 Hierarchical Design Using a New Mixed-Signal Simulation Technique
  - Raghuram, Balistreri, Divekar & Wang

**Lectures 1:45 - 2:45**

- 020 Impact of Mixed-Signal ASICs on Design and on Cornell
  - Sanders & Tu
- 071 Analog Behavioral Modeling of Op Amps
  - Sanders & Tu
- 072 Diablo: An Analog Behavioral Modeling Tool
  - Nosrati & Horwitz
- 073 Simulation Algorithms
  - Griffith
- 074 Choosing DACs for Direct Digital Synthesis
  - Buchanan
- 075 Complementary Bipolar Processes for High Performance Analog ASICs
  - Parks
- 076 Managing and Reducing Risk When Selecting Mixed-Signal Tool and Silicon Vendors
  - Goriick

**Lectures 3:30 - 4:30**

- 077 Using Spreadsheets for Analog/Digital Design
  - Smith

**Workshops 3:30 - 5:15**

- 081 Digitizing Analog Functions
  - Richard
- 082 Who Really Won BCTM?
  - Ohr
- 083 Who Are Mixed-Signal Design Tools Intended For?
  - Tuck

**Tutorials 2:00 - 5:30**

- 031 Spice Modeling
  - Hines
- 032 Monolithic ADCs
  - Stoian & Lacanette
- 033 Power Supply Design for Portable Systems
  - Deeks
- 034 Digital Video Encoding Standards and Techniques
  - Kness
- 035 Microstepping of Hybrid Step Motors
  - Hunt & Roy
- 036 Integration of DSP and Data Acquisition Functions: Chip and System-Level Considerations
  - Ehlig
- 037 Digital Noise Management Techniques to Realize 16-Bit A/D/A Converter Performance
  - Scott

**Workshops 3:45 - 5:30**

- 041 Impact of Mixed-Signal Simulation on Design Methodology
  - Klein
- 042 Analog Switches and Multiplexers
  - Armijos
- 043 Understanding Semi-Custom Alternatives
  - Fields
- 044 Designing Front-Ends for Voice Band Modems
  - Yeung

### Thursday

**Tutorials 8:30 - 12:00**

- 061 Spectre: A New Approach to Mixed-Signal Simulation
  - Cassidy, Tyson, Curran & Gazeley
- 062 Automated Generation and Simulation of Macro/Behavioral Models
  - Leonard

**Lectures 11:15 - 12:15**

- 063 Applications of Sigma-Delta (Bitstream) Converters
  - Aine
- 064 Optimizing High Frequency Amplifier Bandwidth
  - Buxton
- 065 Advanced Graphics Back-End System Architecture
  - Davoodly & Yin

**Tutorials 8:30 - 12:00**

- 051 Issues in Mixed-Signal ASIC Design
  - Cassidy, Tyson, Curran & Gazeley
- 052 Understanding Data Converter Frequency Domain Specifications
  - Leonard

**Workshops 8:30 - 10:15**

- 053 Understanding Mixed-Mode Simulators
  - Chadwick
- 054 Filter Design
  - TBA
- 055 Basics of Power Supply Design
  - Garrett

**Lectures 11:15 - 12:15**

- 056 Spectre: A New Approach to Mixed-Signal Simulation
  - Kundert
- 057 Automated Generation and Simulation of Macro/Behavioral Models
  - Vogelsong, Morency & Chian
- 058 Applications of Sigma-Delta (Bitstream) Converters
  - Buxton
- 059 Advanced Graphics Back-End System Architecture
  - Davoodly & Yin

**Lectures 1:45 - 2:45**

- 051 Handling Delay, Noise and Power Problems in ASICs Using Automatic Place and Route Tools
  - Amout
- 052 Analog-Verilog Quasi Mixed-Signal Simulation Model for ADCs
  - Mayes
- 053 Smart Power Processes for LSI Circuit Design
  - Cini
- 054 Implementing Concurrency in Mixed-Signal IC Design and Test
  - Webster
- 055 Simulation of Switched Capacitor Filters
  - Chian
- 056 BICMOS Processes for Mixed-Signal Devices
  - Wildi

**Lectures 3:15 - 4:15**

- 057 Behavioral Modeling Techniques in the Analysis of a Bipolar IC
  - Denyer
- 058 ADCs for Microprocessor Systems
  - Michel
- 059 A Macromodel Compiler for Op Amps
  - Remy & Caillon

**Workshops 8:30 - 10:15**

- 101 Benchmarks, Benchmarking and Other Forms of Deception
  - Alles
- 102 CMOS Processes for Mixed-Signal Applications
  - Hester, Hutter, & Lin
- 103 Progress in Developing an Analog HDL
  - Ohr
- 104 Simulating Phase-Locked Loops in Spice
  - Roulier & Davis
- 105 A Novel Multi-Stage Filter Design Technique for Low Sampling Rate and High-Resolution Applications
  - Park
REGISTRATION INFORMATION

REGISTER TODAY AND SAVE

Take advantage of our early bird discounts. Save up to $100 by returning your registration form today. The full registration rate is $495. Early and group registrations earn additional savings on the already low fee:

- Register and pay by October 4, 1991 and deduct $50.
- Register 3 or more people at any time and deduct an additional $50 off each registrant’s fees.

One fee covers everything: admission to the keynote address, your selection of any of the more than 50 lectures, workshops, and tutorials, the product exhibition, hosted receptions, refreshment breaks, course handouts, and a bound copy of the published proceedings.

EARLY REGISTRATION

To qualify for a registration discount, payment (or government purchase order) must be postmarked before the cut-off date. Space at the conference cannot be confirmed until payment is received. We will be happy to take your registration without payment and invoice you for the balance due.

CANCELLATIONS

Cancellations with full registration refunds will be accepted if they are received in writing by October 19, 1991. No shows will be liable for 100% of the registration fee.

WHEN TO CHECK IN

All conference materials including your badge, program, and proceedings should be picked up at the Conference Registration Desk in the Santa Clara Marriott between 7:00 and 9:00 am Wednesday, October 30. Late arrivals can check in through 4:00 pm Wednesday.

3 QUICK WAYS TO REGISTER

You can register any of these three ways:

1. FAX your registration form and class selections to Pat Clarke at (503) 624-2904.

2. CALL Pat to register over the phone at (503) 624-2118.

3. MAIL a registration form to Analog & Mixed-Signal Design Conference c/o Classic Data Systems 17300 SW Upper Boones Ferry Rd. Portland, OR 97224

HOTEL INFORMATION

Stay at the Marriott—Special conference rates of $105 single or double occupancy have been arranged for conference participants at the Santa Clara Marriott. Call the Marriott directly to make your hotel reservations at (408) 988-1500. Please indicate that you are attending the Analog & Mixed-Signal Design Conference to book at the lower convention rates. Rates are guaranteed through October 7, 1991.

Airfare for Less—you or your travel agent may call direct to 1 (800) 433-1790 for substantial savings on American Airlines. Fly American Airlines to the conference and receive 5% off any fare from first class to Ultra Saver—or 40% off any unrestricted coach fare. When booking flights, refer to “Star #S21Z1VN” for the lower rates.

ANALOG & MIXED-SIGNAL DESIGN CONFERENCE OCTOBER 30-NOVEMBER 1, 1991 SANTA CLARA MARRIOTT
ANALOG & MIXED-SIGNAL DESIGN REGISTRATION FORM

REGISTER NOW AND SAVE! THERE’S NO RISK.

Return with label for quick registration processing. Please make any necessary corrections to label address.

☐ Please register me to attend the Analog & Mixed-Signal Design Conference, October 30-November 1, 1991, at the Santa Clara Marriott. I understand that I may cancel anytime before October 20, 1991 and receive a full refund.

Name __________________________ Title __________________________
Company __________________________ M/S __________________________
Address __________________________
City/State/Zip __________________________
Country __________________________
Phone (____) _______ Fax (____)

STEP 1: CIRCLE FEE(S)

<table>
<thead>
<tr>
<th>Payment received</th>
<th>Registration Fees</th>
</tr>
</thead>
<tbody>
<tr>
<td>By Oct. 4, 1991</td>
<td>Single: $445 (a)</td>
</tr>
<tr>
<td>After Oct. 4, 1991</td>
<td>Group*: $395 (c)</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* A group is defined as 3 or more delegates registering simultaneously.

STEP 2: CLASS SELECTION

Please give session numbers from brochure:

<table>
<thead>
<tr>
<th>WEDNESDAY</th>
<th>1st Choice</th>
<th>2nd Choice</th>
</tr>
</thead>
<tbody>
<tr>
<td>11:00-12:00</td>
<td>2:00-3:00</td>
<td>3:45-4:45</td>
</tr>
<tr>
<td>Choose one tutorial (T) or one 2:00 and one 3:45 session</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2:00-5:30</td>
<td>3:45-5:30</td>
<td></td>
</tr>
<tr>
<td>2:00-3:00</td>
<td>3:45-4:45</td>
<td></td>
</tr>
<tr>
<td>3:45-5:30</td>
<td>3:45-4:45</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>THURSDAY</th>
<th>1st Choice</th>
<th>2nd Choice</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30-12:00</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>Choose one tutorial (T) or one 8:30 and one 11:15 session</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8:30-10:15</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>8:30-10:15</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>1:45-2:45</td>
<td>1:45-2:45</td>
<td></td>
</tr>
<tr>
<td>Choose one 3:30 session</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3:30-4:30</td>
<td>3:30-4:30</td>
<td></td>
</tr>
<tr>
<td>3:30-5:15</td>
<td>3:30-5:15</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FRIDAY</th>
<th>1st Choice</th>
<th>2nd Choice</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30-12:00</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>Choose one tutorial (T) or one 8:30 and one 11:15 session</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8:30-10:15</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>8:30-10:15</td>
<td>11:15-12:15</td>
<td></td>
</tr>
<tr>
<td>1:45-2:45</td>
<td>1:45-2:45</td>
<td></td>
</tr>
<tr>
<td>3:15-4:15</td>
<td>3:15-4:15</td>
<td></td>
</tr>
</tbody>
</table>

STEP 3: METHOD OF PAYMENT

Make checks payable to:

ANALOG & MIXED-SIGNAL DESIGN CONFERENCE

☐ check enclosed
☐ bill me
☐ charge my credit card

Card #________________________ Exp. date: ________________
Name on card: __________________ Signature: __________________

STEP 4: DEMOGRAPHIC INFORMATION

1. How many employees work at your company?
☐ a. under 20
☐ b. 20-99
☐ c. 100-499
☐ d. 500 or more

2. What is your purchasing influence for analog/mixed-signal products?
☐ e. evaluate products
☐ f. recommend products
☐ g. specify vendors
☐ h. approve purchases
☐ i. all of the above

3. What industry do you work in? (check one)
☐ j. computers/peripherals/office business machines, CAD/CAE systems
☐ k. government/military/avionics/space electronics
☐ l. communications systems/equipment
☐ m. industrial controls/systems/equipment/robotics
☐ n. automotive/other ground vehicle
☐ o. other __________________________

4. What is your job responsibility? (check all that apply)
☐ p. manage a design team
☐ q. overall company/engineering management
☐ r. member of design team

CANCELLATION POLICY

Cancellations received by October 20, 1991 will be given a full refund. All requests must be in writing. Substitutions are always welcome. "NO SHOWS" will be charged the full registration fee.

Mail, fax, or phone in your registration today!
8-Channel, 16-Bit Analog I/O Board
With Direct Interfaces to Popular Array Processor and DSP Boards

Features
- Up to 100 KHz/Channel Sampling Rate
- Four or eight 16-Bit Differential Analog Inputs
- Optional Four 16-Bit Analog Outputs (Daughter Card)
- Simultaneous Sampling
- Programmable On-Board Sampling Clock
- Convenient VMEbus Access of ADC or DAC Data
- Direct Serial and Parallel Interfaces for Array Processor and DSP Boards

Applications
- Sonar Signal Processing
- Digital Audio
- Vibration Analysis
- Seismic Signal Processing
- Large BW Track And Hold Amplifiers
- Permit Undersampling of Signals (Band Limited) of Frequency up to 500 KHz
- Precision Applications With Matched Channels, Negligible Sampling Aperture Jitter and Low Inter-channel Crosstalk

Ruggedized Version Also Available

CALL US TOLL FREE
1-800-267-9794
Tel: (613)-749-9241 Fax: (613)-749-9461

ICS

COMPUTER DESIGN
Technology and Design Directions

Executive Office: One Technology Park Dr, PO Box 990, Westford, MA 01886
(508) 692-0700 Fax: (508) 692-7780 Telex: 883436
Publisher: David L. Allen (508) 392-2111
Associate Publisher/Editor-in-Chief: John C. Milkosz (508) 392-2114
Associate Publisher/National Sales Manager: Tim L. Tobeck (508) 392-2116
Administrative Assistant: Peg Alexander (508) 392-2112
Marketing Specialist: Betsy Anderson (508) 392-2209
Ad Traffic Manager: Kelly Rice (508) 392-2198
Recruitment Advertising: Tom Murphy (213) 372-2744
Postcards/System Showcase: Sue Shorrock (508) 392-2185
Circulation Director: Bob Dromgoole (918) 832-9213
Circulation Manager: George Andrew (918) 831-9443
List Rental: Deanna Rebbo (918) 831-9551
Reprints: June Bozarth (918) 835-3161

SALES OFFICES

Associate Publisher
Tim L. Tobeck

National Accounts Managers
Eastern/Midwestern Region
Tim Pritchard
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2217
Fax: (508) 692-7780
Telex: 883436

Southwestern/ Northwestern Region
Eric Jeter
19627 1-45 N, Suite 220
Spring, TX 77388
Tel: (713) 353-0309
Fax: (713) 288-8350

Northern California
Diane Palermo
Moorpark Plaza
Suite 300
2444 Moorpark Ave
San Jose, CA 95128
Tel: (408) 292-6837
Fax: (408) 293-5337

U.K./Scandinavia
David Rounding
69 Imperial Way
Croydon, Surrey CR0 4RR
England
Tel: 81-686-7655
Fax: 81-688-2134

France/Belgium/ Southern Switzerland/ Spain/Netherlands
Daniel R. Bernard
10, rue Michelet - B.P. 279
78502 Sartrouville Cedex, France
Tel: 01-39-14-67-80
Fax: 01-39-14-70-14

Strategy Accounts Representatives

Eastern U.S.
Sue Nawaichik
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2118
Fax: (508) 692-7780

Western U.S.
David Singer
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2109
Fax: (508) 692-7780

France/Austria/ Northern Switzerland/Eastern Europe
Johann Bylek
Verlagssizzer Johann Bylek
Stockackerring 63
D-8011 Kirchheim/Muenchen
Federal Republic of Germany
Tel: 89-903-88-06
Fax: 89-904-35-26

Italy
Luigi Rancati
Rancati Advertising
Milano San Felice Torre 5
20090 Segrate, Italy
Tel: 02-70300088
Telex: 326601 RANCAD I
Fax: 02-7532354

Japan
Tohio Egusa
PubliNetwork
C407, 2-22-6
Tsukuda Chuku-Ku
Tokyo 104, Japan
Tel: 03-3536-5404
Fax: 03-3536-5490

Southeast Asia
Taiwan/Hong Kong/Korea/ China/Thailand/Philipines/ India/Pakistan/Singapore/ Malaysia/Indonesia/Australia/ New Zealand
Tom Gorman
CCI Asia-Pacific, Ltd
Suite 905, Guardian House
22 Qi Kwant Rd, Happy Valley
Hong Kong
Tel: 833-2181
Fax: 834-5620

COMPUTER DESIGN (ISSN-0010-4566) is published monthly by PennWell Publishing Company, 1421 S. Sheridan, Tulsa, OK 74112. Second-class postage paid at Tulsa, OK 74112 and additional mailing offices. Editorial offices are located at One Technology Park Dr, PO Box 990, Westford, MA 01886. Subscription Prices: Free to design and development qualified engineers and engineering managers in the U.S. and Canada. Paid to all others. Qualified engineers and engineering managers outside the U.S. and Canada - air shipped - $140 one year. For non-qualified recipients in the U.S. - $88 one year; in all other countries - air shipped - $154 one year. Call (918) 832-9263 for subscription information. Microfilm copies of COMPUTER DESIGN may be purchased from University Microfilms, A Xerox Company, 300 N Zeeb Rd, Ann Arbor, MI 48106. POSTMASTER: Send change of address form to COMPUTER DESIGN, Circulation Department, PO Box 3466, Tulsa, OK 74110. © 1991 COMPUTER DESIGN by PennWell Publishing Company. All rights reserved. No material may be reprinted without permission from the publisher. Officers of PennWell Publishing Information. Microfilm copies of COMPUTER DESIGN may be purchased from University Microfilms, A Xerox Company, 300 N Zeeb Rd, Ann Arbor, MI 48106. POSTMASTER: Send change of address form to COMPUTER DESIGN, Circulation Department, PO Box 3466, Tulsa, OK 74110. © 1991 COMPUTER DESIGN by PennWell Publishing Company. All rights reserved. No material may be reprinted without permission from the publisher. Officers of PennWell Publishing Information. 186 (Including 2 pages of inserts) OCTOBER 1991 COMPUTER DESIGN
No Matter What the Application, SBE Fits.

Matching your high-speed data communications requirements with a quality supplier has never been easier. Whether you're a manufacturer of mini/superminicomputers, workstations or high-performance data communications products, only SBE provides a perfect fit.

Only SBE offers a complete line of intelligent high-performance communications controllers for all major interface technologies: FDDI, Token Ring, Ethernet and High Speed Serial. Only SBE adds premium features, without a premium cost, for the best price/performance in the industry.

Add integrated hardware/software solutions; availability in VMEbus, Multibus and SBus; plus legendary development assistance and continuing product support.

Discover how SBE's intelligent high-performance controllers can meet your LAN and WAN interface requirements. Turn to SBE today.

For fast action, call: 1-800-347-COMM
Germany: 0130-810588
United Kingdom: 0800-378-234

SBE, Inc., 2400 Bisso Lane, Concord, CA 94520
CIRCLE NO. 101
TAKE THE SPEED LEAD.

PAL™ 22V10: 7.5ns.
World's fastest programmable 22V10.
Here is the logic for high-performance systems running up to 111 MHz. Set-up is just 3 ns. Fast logic for fast systems. You get the same high speed and low noise with the 22VP10. It offers additional flexibility, including an I/O feedback path to accelerate state machine applications.

BiCMOS. The first BiCMOS 22V10, from the company that delivered the first CMOS 22V10. ECL core path for record-setting performance. CMOS logic outside the speed path, for low power. The speed of smaller PLDs, the convenience of the popular, flexible 22V10 and field programmable too.

Broad 22V10 PLD family and more. Cypress's 15 ns CMOS 22V10 consumes less power than any electrically erasable alternative. It's just one of a broad range of low-power CMOS PLDs. Also get 28-pin applications-tailored PLDs, and our high-capacity MAX™ PLDs too.

Call Today. Order our PLD Kit and we'll ship it right away. Why wait?
Hotline: 1-800-952-6300.*
Ask for Dept. C11Q.