In search of the high-performance controller
New analysis techniques pave the way for analog simulation
High-resolution monitors fulfill demands of CAD/CAM
The Graphics Engine That Meets Government Standards As Well As Your Own.

Now—your DEC MicroVAX or VME-based systems can meet a full range of critical government standards for high performance graphic workstations, thanks to three new versions of CalComp's hot Formula 1 graphics engine.

These single card Formula 1 solutions are engineered with the same "four on the floor" custom VLSI technology that runs up to four workstations from a single platform. With graphics superiority you can see at a glance.

Zoom, pan and update with turbo-charged speed and high-visibility 1280x1024 resolution. With on-board 32-bit floating point processor, 68020 command processor, display list and six custom VLSI gate arrays as standard equipment. Whatever your software interface is, CalComp has the solution...graphic interfaces from CGI to GKS and language bindings—Ada, C and Fortran.

The powerful Q-bus Subsystem is designed both for the DEC MicroVAX and the new 3000 series. You get a full subsystem package including the Formula 1 card, enhanced for VMS and ULTRIX.

The VME Subsystem starts with an industry standard 6U160 VME card that supports X-Windows and UNIX. CalComp can supply you with VME modules or a total subsystem for integration into your system.

The Formula 1 meets your TEMPEST requirements, too. Choose a subsystem designed for DEC's TEMPEST MicroVAX II, or combine the graphics engine with CalComp's TEMPEST peripherals for your own unique solution. All are designed to meet NACSIM 5100A.

The Formula 1 will meet your standards for price and performance—without sticker shock. You can drive away with an entire Formula 1 Subsystem—card, high-resolution color monitor, keyboard and mouse—starting at $6995. Or choose the card alone, for as low as $3995. Attractive OEM discounts are available.

For more information, call: 1-800-CALCOMP. Or write: P.O. Box 3250, Anaheim, CA 92803.
And when you do hit our books you’ll discover why SMC®’s application specific integrated circuits have been a hit, winning integration into the designs of leading systems manufacturers for over 17 years. Our Components Catalog comprehensively covers the breakthrough microperipheral MOS/LSI and MOS/VLSI circuits that made us the source for solutions in CRT displays, data communications, mass storage devices and local area networks. And they’ve evolved into the SuperCell™ based ASIC design offerings covered by our II and III Micron Customation™ Catalogs... solutions that optimally address your specific application needs. So graduate to the ASIC supplier that’s become a component in the designs of many of the most honored manufacturers—Standard Microsystems Corporation.

SMC® is a registered trademark. CUSTOMATION™ and Super Cell™ are trademarks of Standard Microsystems Corporation.

CIRCLE NO. 2

Dear SMC:
Please honor me with the following free books from your library:

☐ 1988 Components Catalog
☐ 1987 Customation II Micron Standard Cell Catalog
☐ 1988 Customation III Micron Standard Cell Catalog

NAME ____________________________
TITLE ____________________________
COMPANY ____________________________
ADDRESS ____________________________
CITY ______ STATE ______ ZIP ______
PHONE ( ) ____________________________

STANDARD MICROSYSTEMS CORPORATION

35 Marcus Blvd., Hauppauge, NY 11788
Packaging Makes the Difference

If you want your system to look its very best, look to Electronic Solutions. The first thing you'll find is that the beauty we add to your board level system is a lot more than skin deep. It will look better, sell better, and work better in an Electronic Solutions enclosure, for a lot of reasons:

**Engineered Cooling** for maximum performance from the new, high-density cards.

**Built from Experience**: We've been the enclosure experts since board-level systems began.

**Safety and EMI/RFI Approvals** by UL, CSA, TUV(IEC380) and the FCC.

**Off the Shelf or Built to Order**: From simple needs like paint and labeling to complete reshaping for the most unusual requirements—we do it all. Most of the time we have a big head start. See how packaging can make the big difference to your system. Give us a call today on our toll-free numbers.

**Huge Selection of Complete Enclosures**

**Multibus I**
- Tabletop: 4, 7, 10, 12, 15 slots
- 3½'' Rack: 4 slots
- 7'' Rack: 7, 10 slots
- 10½'' Rack: 12, 15 slots
- DeskMate: 7, 10, 12, 15 slots

**VME**
- Tabletop: 3, 5, 6, 7, 12, 20, 32, 40 slots
- 3½'' Rack: 3 slots
- 7'' Rack: 5, 7 slots
- 10½'' Rack: 12 slots
- 14'' Rack: 12, 20, 32, 40 slots
- DeskMate: 5, 7, 12 slots

**Multibus II**
- Tabletop: 6, 7, 12, 20 slots
- 7'' Rack: 7 slots
- 14'' Rack: 12, 20 slots

**We'll FAX you the facts.**
Want the latest data in a hurry? Nothing is faster than Electronic Solutions' new "FAX the FACTS" program. Call our "800" number and give us the information you need from us. We'll FAX it to you immediately.

Electronic Solutions
UNIT OF ZERO CORPORATION

6790 Flanders Drive, San Diego, CA 92121
(619) 452-9333 Telex (TWX): 910-335-1169
Call Toll Free: (800)854-7086
In Calif: (800)772-7086

CIRCLE NO. 3
TECHNOLOGY UPDATES

Computers and Subsystems
NuBus picks up steam as first chips and cards emerge .................. 21
Credit card-sized mother board introduces DOS to embedded systems ............... 25
Advanced peripheral interface finally arrives in VMEbus controller ............. 26

Design and Development Tools
True tester-per-pin architecture enhances IC verification accuracy ........ 28
Compiler provides logic synthesis from hardware description languages ...... 30

Integrated Circuits
Designers debate advantages of EDACs in small systems ......................... 32

Peripherals and Memory Systems
Floppy drive uses optical servo to reach 20-Mbyte capacity ................ 33

TECHNOLOGY AND DESIGN FEATURES

New analysis techniques pave the way for analog simulation
The path to design productivity is wide open for designers who utilize new Spice-based systems, statistical- and stress-analysis programs, and behavioral modeling ..................... 37

COVER STORY
In search of the high-performance controller
A high-performance CPU needs high-performance peripheral and I/O controllers to balance its power. But how do you measure a controller's true performance and make the best selection? .......... 44

Designers' Buying Guide to Peripheral and I/O Boards ......... 57

NEW PRODUCT HIGHLIGHTS

PRODUCT FOCUS
High-resolution monitors fulfill demands of CAD/CAM and desktop publishing .................. 84

Computers and Subsystems
VMEbus single-board computer uses RISC chip for 17-Mips performance .......... 90

Design and Development Tools
16.7-MHz zero-wait-state emulation offered for 68000 microprocessor .... 92

Data Acquisition and Control
Controller implements IEEE 488 functions on IBM PC ATs ................. 94

Integrated Circuits
Single-chip frequency shift keying modem needs no external dialer .... 96

Software
Simulator software package features C source-level debugger .............. 99

Graphics and Imaging
PS/2 frame store houses 2 Mbytes of image memory ......................... 104

Major System Components
5-V input, ±15-V output dc-dc converter guarantees 1-mV output noise ...... 105

Product Briefs .......... 107

DEPARTMENTS/COLUMNS
News Briefs .......... 9
Editorial .......... 14
Advertisers/New Products Index .......... 110
Our new 7.5 ns PAL® device is fast enough to prove that standard logic shouldn’t set the standard anymore. It’s also fast enough to finally let today’s new microprocessors run at the speeds for which they were designed—breathtaking. Raising your standard.

How fast would you like your standard logic? How about faster than any TTL logic around? Even FAST™ or AS? You’ve got it with the 7.5 ns PAL device. And the fact that you can configure it yourself means you can get exactly what you want.

If you want to redesign something, you change the PAL device. Not the board.

Not only is this the fastest way to get high speed logic, it’s also the most practical. One 7.5 ns PAL device replaces two to six standard TTL devices.

Which cuts down on board size. And cuts down chances for a device failure.

<table>
<thead>
<tr>
<th>Combinatorial</th>
<th>FAST</th>
<th>75ns PAL Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>74F83</td>
<td>8.0</td>
<td>10.0</td>
</tr>
<tr>
<td>74F91</td>
<td>11.0</td>
<td>15.0</td>
</tr>
<tr>
<td>Decoder</td>
<td>10.0</td>
<td>15.0</td>
</tr>
<tr>
<td>Register/Latch</td>
<td>10.0</td>
<td>9.0</td>
</tr>
<tr>
<td>Octal Register</td>
<td>8.0</td>
<td>6.0</td>
</tr>
<tr>
<td>Octal Latch</td>
<td>13.0</td>
<td>11.5</td>
</tr>
<tr>
<td>Counters</td>
<td>7.0</td>
<td>11.0</td>
</tr>
<tr>
<td>Four bit Ctr</td>
<td>11.0</td>
<td>13.5</td>
</tr>
<tr>
<td>Eight bit Ctr</td>
<td>10.0</td>
<td>11.0</td>
</tr>
</tbody>
</table>

Which cuts down on board size. And cuts down chances for a device failure.
What to give the microprocessor that has everything.

We suggest the first PAL device that can keep up with it.

The 75ns PAL device runs at 74 Mhz. It can deliver the speed the new high performance microprocessors need. Processors like the 29K, the 386 and the 68030.

This PAL device delivers 25% more speed than any other PAL device.

We even have the fastest 22V10.

Our 15ns 22V10 runs at 50Mhz. That's 10ns faster than anyone else on the market. And it lets you run at twice the rate of the new 25Mhz microprocessors.

We've been shipping 20 pin 10ns PAL devices for eighteen months. And now you can get the new 24 pin 10ns PAL device as well.

There's plenty of service and support to get and keep your project moving. And all our fast PAL devices are available in volume when you need them. Now, for example.

For all the facts about our fast PAL devices, drop us a line. Or call us at (800) 222-9323.

Because you can never be too fast.

Advanced Micro Devices
Monolithic Memories
901 Thompson Place, P.O. Box 3453 Sunnyvale, CA 94088.
Odds are 50-50 your perfect ASIC is a perfect dud the first time you plug it in.
That's why Mentor Graphics lets you combine ASIC and board circuitry in a single simulation.

Trouble in ASIC paradise.

The big day has arrived.
Your first gate array is back from the foundry.
With high expectations, you plug it into your board and power up.
It doesn't work.
Don't feel alone. Over 50% of ASICs aren't operational when first installed in their target system. Even though 95% pass their foundry tests with flying colors.

An immediate solution.

Mentor Graphics shifts these even odds heavily in your favor with our QuickSim™ logic simulator, which lets you simulate both your ASIC and board circuitry in a single run.
With QuickSim, you not only track the internal operations of your ASIC circuitry, but also its transactions with the system at large. If there's a problem, you see precisely where it's located, either inside or outside your ASIC. All in a single, interactive simulation environment, where you can view and graphically "probe" the circuitry created by our NETED™ schematic editor.

Check out our libraries.

Library support is an ideal benchmark to gauge the true worth of an electronic design automation system. The more diverse and plentiful the component modeling libraries, the greater the design capability. It's as simple as that.

By this simple, yet decisive measure, Mentor Graphics brings you unequalled design capability. While other EDA vendors scurry to produce their own ASIC libraries (with little guarantee of accuracy), more ASIC vendors put their libraries on Mentor Graphics workstations than any other. And in most cases, we're the first workstation supported, which means you have the first shot at exploiting new chip technologies.

With Mentor Graphics, you get a breadth of LSI and VLSI component models, both hardware and software based. All of which can be mixed with ASICs in a single simulation that cuts your run time to an absolute minimum.

To be continued.

So much for the present. We're already developing new EDA tools for systems design that will extend to every dimension of electronic product development. From high-level systems descriptions to CASE. It's what our customers expect. It's what we'll deliver.
It's all part of a vision unique to Mentor Graphics, the leader in electronic design automation. Let us show you where this vision can take you.

Call us toll-free for an overview brochure and the number of your nearest sales office.

Phone 1-800-547-7390
(in Oregon call 284-7357).

Mentor Graphics

Your ideas. Our experience.
CHIPS TO CONTROL YOUR HEAD

A Three Chip Set For High-Performance Servo Electronics

Now you can cut head-positioning electronics in high-performance Winchester disk drives down to size—using Silicon Systems' new Servo Chip Set. The 32H567 Servo Demodulator, 32H568 Servo Controller, and 32H569 Servo Motor Driver provide all of the functional building blocks required in a servo channel.

At your finger tips are advanced features like PLL synchronization, offset cancellation, on-track window comparators, motor protection, automatic head retract, and a microprocessor interface that puts you in control. Couple this with our Servo Lab Software and Development Platform, and you can design your servo system in less time and effort than your competition.

The Servo Chip Set breaks down the major obstacles in the development of high-performance Winchester disk drives. With its high level of integration, it provides superior performance and design features for lower power, reduced board space, and lower cost.

Call Now!
(714) 731-7110, Ext. 3575

For more information on this exciting Servo Chip Set and other Microperipheral Products, contact Silicon Systems or your local representative or distributor today. Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680.

silicon systems®
INNOVATORS IN INTEGRATION

"Where we design to your applications."
The vertical-recording cha-cha plays on

It's on again, off again as far as the shipment of real products incorporating vertical-recording technology. In vertical recording, the magnetic domains are perpendicular to the surface of the media and can thus be spaced much more closely together than in traditional longitudinal recording used in present magnetic disks and tape.

Censtor (San Jose, CA) has developed vertical-recording heads and media for Winchester drives, and products using the technology had been expected to appear this summer. Likewise, Toshiba, which introduced a 3½-in. floppy drive with vertical recording based on a barium-ferrite media, suddenly balked at a scheduled announcement of product shipment. In both cases, however, the problems appear to be hassles with initial customers rather than problems with the technologies.—Tom Williams

DEC challenges AT&T with open-system Ultrix

This month's DECworld '88 will provide a platform to demonstrate Ultrix-32 Version 3, an enhanced native-mode Unix-based operating system. This marks the first major operating system introduction to be made by Digital Equipment Corp. (Maynard, MA) since the formation of the Open System Foundation (OSF), a consortium of major computer manufacturers organized to challenge the AT&T/Sun domination of Unix as an industry operating system standard.

DEC's sponsorship of the OSF was a first move toward supporting open operating environments. Ultrix-32 V3.0 lets applications be run on computers from many different vendors—including those from IBM, DEC's major rival. The move to an open operating system came about because customers expressed a need to protect their technological investments but wanted software portability, according to Donald McInnis, vice-president of DEC's Engineering Systems Group.

In addition to meeting OSF Application Environment Specification Level 0, Ultrix-32 V3.0 offers full compliance with the IEEE 1003.1 Portable Operating System for Computer Environments (Posix), the National Bureau of Standards interim Posix FIPS, and the Common Application Environment. It also meets the System V interface Definition Release II, Vol 1, and has added Berkeley Distribution 4.3 enhancements.—Sydney Shapiro

New bus equips AT for multiprocessing

'The next technology to make its way from mainframes to the desktop will be multiprocessing," claims George White, president of Corollary (Irvine, CA). The company has come up with a scheme to facilitate that transition. Corollary has developed a new architecture, code-named ATtack, that lets sophisticated multiprocessing take place on an IBM PC AT platform without sacrificing compatibility with the bus.

The ATtack system is built around a 32-bit data channel and a multiprocessing kernel. Called the C-bus, the data channel lets up to six 80386-based CPU buses intercommunicate at up to 64 Mbytes/s. The multiprocessing kernel, which is derived from, and is binary-compatible with, Xenix, distributes workloads among the different processors. The company is currently pursuing cooperative ventures with leading PC-compatible vendors to bring the architecture to market.—David Lieberman

Agreement links CASE to development system

One of the weak points of computer-aided software engineering (CASE) is its lack of integration with microprocessor development systems. A recent agreement between Interactive Development Environments (San Francisco, CA) and Interact (New York, NY) may help bridge the gap by tying IDE's CASE tools to Interact's development system.

Under the agreement, IDE's Software through Pictures product will become part of the Interact System Design Environment. Software through Pictures includes tools for structured analysis, structured design and documentation. The System Design Environment provides cross compilers, assemblers, linkers, simulation tools and debugging tools. The integrated system will be marketed by LSI Logic (Milpitas, CA), one of Interact's major backers.—Richard Goering

(continued on page 10)
Intel boosts 386 chip performance to 25 MHz

Intel (Santa Clara CA) hopes to break away from the IBM Personal System/2 competition by raising the speed and integration levels of its Micro Channel peripheral chips. Slated for sampling in the fourth quarter with production early next year, the next generation of the 82310 series can handle processing speeds up to 25 MHz. To ease migration for users of older 16- and 20-MHz families, Intel will offer a daughter board housing most of the new functions. A similar migration path is planned for the next generation of 33-MHz products, allowing an engineer to retain at least a portion of the previous generation's design.

—Mike Donlin

Large-scale computers move up to GaAs

IBM will move beyond ECL to gallium-arsenide logic in its next decade's mainframes, according to a report just issued by the International Technology Group (Los Altos, CA). The company's coming architecture, according to the report, will also incorporate reduced-instruction-set computer technology, some form of parallel processing, and a distributed I/O bus structure that uses high-speed peer-to-peer fiber-optics communications. GaAs processing will hit the streets well before IBM's next-generation offering, however, with the GaAs-based Cray 3 supercomputer from Cray Research (Minneapolis, MN) expected to be formally announced sometime next year and with Digital Equipment Corp (Maynard, MA) reportedly also developing a high-speed GaAs-based memory subsystem. —David Lieberman

Logic synthesis addresses ASIC testability issues

Although logic-synthesis tools can generate gate-level logic from high-level descriptions, most don't help with testability. A new product, the Logic Synthesizer from VLSI Technology (San Jose, CA), automatically produces high fault-coverage test vectors for the gate-level logic it generates. This capability can greatly reduce test development time and remove engineers even further from the details of gate-level logic.

The Logic Synthesizer is an enhanced version of VLSI Technology's State Machine Compiler, which generates logic from a state machine language. It can produce an optimized layout for a programmable logic array within an ASIC, or a net list that's implemented in a gate array or standard-cell device.

—Richard Goering

Not-so-fast PS/2 data-acquisition boards meet today's needs

Being faster may not always buy you much. Reacting to customer requests for low-level data acquisition that will match the limited available power of IBM Personal System/2 models now in use for scientific and engineering applications, Data Translation (Marlborough, MA) has introduced two such boards for PS/2 Models 50, 60 and 80.

The lack of the OS/2 operating system for the PS/2 prevents PS/2 models from using their full potential, according to Bernadette Morrissey, product marketing specialist. These initial introductions from Data Translation, although slower than the comparable boards introduced recently by National Instruments (Austin, TX), for example, are adequate for current applications, Morrissey claims.

To overcome real-estate limitations inherent in the small PS/2 board size, Data Translation designed two custom ICs, one to control on-board data transfers and one to serve as an interface to the PS/2's Micro Channel bus. In addition to saving space and thereby making room for additional board features, these chips also reduce power consumption. Data Translation will introduce image-processing boards for the PS/2 in November, according to Morrissey. —Sydney Shapiro

New file system transparently manages scalable I/O

As Intel Scientific Computers (Beaverton, OR) sees it, the prime claim to fame of the hypercube architecture for parallel computing is its inherent scalability. Computing power can be increased simply by adding nodes to the system. This month, the company will introduce a set of new facilities that adds scalable I/O to the equation in its iPSC/2 parallel machine. While a number of other vendors of parallel computers are enhancing their I/O subsystems by replacing a central disk drive resource with banks of small drives—typically with one drive per computing node—Intel's approach is somewhat different.

The company's Concurrent File System makes a mass-storage matrix look like a conventional large disk drive to the user, yet there's no need to queue and coordinate I/O requests. File management is, however, completely transparent to the programmer, who need not concern himself with what data is stored on which drive. —Mike Donlin

Mini-cartridge drives track 3½-in.

Winchester evolution

As 3½-in. Winchesters move well beyond the 100-Mbyte barrier, tape drive manufacturers offering comparable backup potential are striving to follow suit. Look for tape drive vendor 3M (St Paul, MN) to debut its first 100-plus-Mbyte ⅞-in. tape drive in a 3½-in. format this month. The drive records 128 Mbytes on a single extended-length DC2000HD cartridge using a modified extension of the industry-standard QIC-100 data format. On the new unit, 3M has pushed data rates to 98.5 kbytes/s, roughly double the rates of its existing QIC-100 drives. Burst rates reach 750 kbytes/s. —John Mayer
You say you’ve been secretly wishing for a 68030-based UNIX® engine that delivers 4MIPS performance for under $7000?
A Snap.

Introducing the VME Delta Series™ Model 3300. A powerful, open system platform that cuts per-user costs to the bone.

It's a 68030 microprocessor-based workgroup computer that's speed-rated at up to 4MIPS and volume-priced at $6995... the price/performance breakthrough in its class. And it joins the Motorola family of 68030-based technical system platforms that are already recognized as value leaders.

You'll be able to handle up to 20 users on the 3300. And, should the need arise, it gives you a smooth upgrade path to the 3600 and 3800 models. Systems that offer up to 7MIPS and serve over 64 users. All models have open slots to allow for additional boards for your specific solutions.

Plus...your system will be up and running in no time. The VME Delta Series offers over 200 software packages including our own version of UNIX System V Release 3, with more to come. Other solutions range from local area networking to real-time control to fast database management.

So why not get cracking today? Just pick up the phone and call Motorola. And have your wishes granted.

Phone: (800) 556-1234, ext. 230. In California: (800) 441-2345. Or write: Motorola Microcomputer Division, 2900 Diablo Way, Tempe, AZ 85282.

VME Delta Series is a trademark of Motorola, Inc. UNIX is a registered trademark of AT&T.
You’ve put an end to our trepidation

E
evry editor (and publisher as well, perhaps even more so) enters into the redesign of a magazine with great trepidation and a variant of the well-known phenomenon of cognitive dissonance. Every step of the way, you ask yourself, “Will readers be upset with the changes we’ve made?” or, “Are we making the right changes?” or even, “Should we be doing this in the first place?”

The redesign of a magazine is something that editors and publishers don’t take lightly. And they shouldn’t redesign just for the sake of change—the changes that are made have to be made for good reasons. For us, there were two driving forces. The first was to make Computer Design’s appearance more appealing so that readers were more likely to pick it up (looks, feelings and emotions play a big role here, although most technical people don’t like to admit it). Once those readers did pick up a copy, we wanted to make the information inside easier to access.

This issue is the fourth of our “new” Computer Design, and the comments we’ve received from many, many readers have banished any trepidation we may have had. A systems engineer from Detroit, for example, said, “I love it, especially the new cover and table of contents.” The president of a computer company in Minneapolis said, “Love the graphic concept representations on the front cover.” From a neighbor in Dedham, Massachusetts, we heard, “We do like the new, more readable layout. The contents page is much improved. But most important (for the technical area we work in), the information is uniformly clear and concise.”

“I found it much better organized and easier to find articles specific to my interests,” said one reader who didn’t identify himself or herself, while another reader from College Station, Texas, said, “I want to read it again. The new design does make a difference in being able to quickly get the information needed from each issue. Terrific.” Another anonymous reader commented, “The new look is clean, informative and easy to read. Good balance of flashy and traditional.” Right on.

Not only did the comments we received from you validate the objectives of our redesign, but your input also highlighted some of the problems we were struggling with. For example, one reader noted, “You need to demarcate the columns and products better in the New Product Highlights section.” We’re acting on that, and you’ll see the changes in the next issue.

There’s really no way for us to express our thanks to all of the readers who took the time to write in their comments. Except to say, “Thanks,” and offer to buy you a beer if you’re ever in the Boston area. Or the next time you see us at a show or conference—Electro, Wescon, Buscon or DAC, for example—stop by and say hello. We’ll buy you a beer then.
IN VANCOUVER, WASHINGTON, WE'VE JUST ISSUED PERMITS TO BREAK SPEED LIMITS.

How do you keep ninety of the country's hottest design engineers happy? First, give them permission to pull out all the stops. Then give them a place to do it.

That's exactly what we've done at our new Sharp Microelectronics Technology Center in Vancouver, Washington. There we've provided our outstanding staff with the most advanced CAD systems available. And we've backed them with a world-class 1.2 micron production facility in Japan, along with a national network of salespeople and distributors.

The purpose of all this? To aggressively carve a niche for ourselves by creating a select line of high-speed chips. Like the new Sharp LH52252, our 64k x 4 SRAM that operates at 35 ns cycle time and consumes just 100 microamps in standby mode. It's the first of many high-performance products you can expect from our new design center. And it's available right now at Marshall, Milgray, Western Microtechnology, Space Electronics, and Added Value.

If you have specific questions, we invite you to call Sharp at (201) 529-8757. Especially if moving at 35 ns or faster sounds appealing. Because if you like breaking speed limits, Sharp has just the ticket.

Sharp's new LH52252 64k x 4 SRAM

<table>
<thead>
<tr>
<th>SHARP'S NEW HIGH-SPEED CMOS SRAMs</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEVICE*</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>LH52252</td>
</tr>
<tr>
<td>LH52259</td>
</tr>
<tr>
<td>LH52251</td>
</tr>
<tr>
<td>LH52256</td>
</tr>
<tr>
<td>LH5261</td>
</tr>
<tr>
<td>LH5262</td>
</tr>
</tbody>
</table>

IF IT'S SHARP, IT'S CUTTING EDGE.™

CIRCLE NO. 8
It's what you expect from a finely-tuned machine. It's what you get from our 68HC11 cross development toolkit. The toolkit consists of a highly optimized C cross compiler and powerful support tools, a macro assembler and a microprocessor simulator. In short, everything you need for developing C language programs for your Motorola 68HC11 processor. Each product can be used separately, but together they deliver optimized performance that will improve your productivity. That's why all the components of the toolkit have been specifically designed to work together. You don't waste time and effort reformatting files and shifting among diverse tools. And if you are interested in developing and debugging 68HC11 embedded programs in real-time, you can use our toolkit with an emulator from one of today's leading vendors. To experience the performance of our 68HC11 toolkit, and to receive an up-to-date list of compatible emulators, call our toll-free number. 800-225-1030. Within Massachusetts, call 508-692-7800.

WHITESMITHS, LTD.

CIRCLE NO. 9

This issue's cover...

One of the hardest editorial concepts to illustrate is a buying guide or directory. Every idea under the sun has been used at one time or another, with conveyor belts, storage racks and cornucopias probably ranking as the most widely used and worn-out solutions that editors turn to in desperation.

By now, everyone who received the Sept. 1 issue of Computer Design, and the Buscon/East Preview that accompanied it, knows that Buscon/East is being held in New York next month—Oct. 4-6, to be exact. Maybe there was a hook here, we thought, and indeed there was. At one time, every visitor to New York made a point of turning to in desperation.

By now, everyone who received the Sept. 1 issue of Computer Design, and the Buscon/East Preview that accompanied it, knows that Buscon/East is being held in New York next month—Oct. 4-6, to be exact. Maybe there was a hook here, we thought, and indeed there was. At one time, every visitor to New York made a point of turning to in desperation.

The variety of peripheral controller boards being served up today is far more impressive. But then, you need a lot more quarters.

Cover design by Sergio Roffo
THE BROADEST FAMILY OF CONTROLLERS

When it comes to high performance peripheral and communications controllers for the world's leading 32-bit open bus, nothing comes close to Xylogics.

Xylogics' VME controllers give OEMs, systems integrators and sophisticated end users major advantages over competitive products.

Features like full 32-bit support. A large read-ahead caching buffer architecture that eliminates performance degradation due to loss of disk revolutions. A command optimization feature that lets the controller get ahead and be smart about operating system requests. A command queuing design that optimizes controller throughput. 48-bit ECC for today's high performance disk drives. Asynchronous command processing and UNIX support. A single, standard VME board design to reduce backplane space requirements. VLSI design. Self-test diagnostics. And "DYNATHrottle," Xylogics' design breakthrough that increases system throughput by as much as 60%.

These features mean the difference between average VME system performance and the kind of high performance Xylogics' customers need day in and day out.

That's why Xylogics is rapidly becoming the VME peripheral and communications controller of choice. Why settle for less when Xylogics delivers it all?

Find out how Xylogics' high performance, reliability and support can be part of your VME success story. Call or write for information about our complete line of products.

THE PERFORMANCE SOLUTION

Your Partner For Performance

Corporate Headquarters:
Xylogics, Inc.
53 Third Avenue
Burlington, MA. 01803
(617) 272-8140

International Subsidiary:
Xylogics International Ltd.
2A Cofferidge Close
Stony Stratford
Milton Keynes MK11 1BY
United Kingdom
(908) 569444
In the time it takes other graphics engines to draw a few lines...

Texas Instruments TMS 34010 (2%)
AMD Am95C60 (17%)
Hitachi HD63484 (20%)
Intel 82786 (25%)

GeoCad perspective drawing courtesy of Rudolph Horowitz and Associates, Architects.
Simulated performance based on maximum patterned line-drawing rates in an eight-bit color system with a resolution of 1024 by 768.
Of course, performance ultimately depends on system elements like memory speed.
THE FIRST FULLY PROGRAMMABLE GRAPHICS PROCESSOR WITH ON-CHIP ACCELERATION

You can have the fastest calculations in the world but if your system's graphics are slow, your system is slow. National's latest addition to its Advanced Graphics Chip Set — the DP8500 Raster Graphics Processor (RGP) — is the fastest graphics engine on the market.

This 20-Mhz CMOS chip features a bus cycle time of 100 nanoseconds on back-to-back vector and block operations.

It gives you blazing speed in line drawing, BitBLT, fills, polygons, character drawing, and windowing — regardless of the number of bit planes. It also controls screen refresh.

COMPLETE FLEXIBILITY

The RGP gives you the programmability of a general-purpose processor, so you can optimize your system for specific applications. Or differentiate it from your competitors through proprietary algorithms.

The RGP, with our DP8511 BitBLT processing unit, is also the only graphics solution that effectively allows you to select either planar- or pixel-oriented operation on-the-fly. So you no longer have to lock yourself into one architecture or the other.

The RGP handles the very highest-resolution CRTs and printers, including laser printers. And it supports any type of memory.

It also gives you the right "hooks" and the right architecture for moving into 3D and solids modeling applications.

A COMPLETE SET OF CHIPS

Our Advanced Graphics Chip Set also includes:
- two BitBLT processing units
- four video clock generators
- four video shift registers
- three video RAM controllers
- a growing list of video DACs

They're all part of National's unique modular approach — the only approach that addresses the complete graphics pipeline. And the only one with the performance and flexibility you need to carry you into the 1990s.

COMPLETE SUPPORT

We offer a wide range of software tools — including assembler, debugger, librarian, linker, software utilities, graphics kernel packages, and a C compiler package.

Nova Graphics International is providing full support for graphics software standards, including GKS and CGI.

Check it all out for yourself with the DP850EB demo/evaluation board for only $1495. Buy the board and we'll include a coupon good for ten free RGPs on your first order of 100 or more.

To order today, call National Semiconductor at (408) 721-5404. Or for a copy of our system-level comparison brochure, circle the reader service number.
For Long Life.
In the Fast Lane.

Rev-up your system with Hitachi's durable new 382MB driving machine

Who says fast can't last? Not Hitachi. Our new DK514-38 382MB 5.25-inch drive brings you lightning-fast performance with unbeatable reliability.

Sophisticated technology has cut average seek time to a scorching 16ms, and increased the data transfer rate to 1.8MB/sec. Normally, you'd expect such speed to cost endurance. Not with Hitachi. In-house design and production of all major components and the most stringent quality assurance program in the industry give the DK514-38 30,000-hour MTBF.

If your super-micro, mini or workstation demands a drive that can keep up with your processor, and do it over the long haul, our DK514-38 is one machine you can't afford to pass up.

To learn more about this powerful, dependable performer, contact your best partner for mass-storage solutions... Hitachi. We'll show you the right way to drive. Fast.

Fast Action:
To get product literature immediately, CALL TOLL FREE 1-800-538-8157, Ext. 877. In California, 1-800-672-3470, Ext. 877. Ask for literature number PB-514.

Regional Sales Offices: Natick, MA 617/655-5501 • Dallas, TX 214/991-7983 • Brea, CA 714/993-1610 • San Bruno, CA 415/872-1902

Hitachi America, Ltd.
Computer Division
950 Elm Avenue, Suite 100
San Bruno, CA 94066
NuBus picks up steam as first chips and cards emerge

Warren Andrews, Contributing Editor

While the fate of NuBus in the industrial market is still undetermined, there's a growing undercurrent of activity that could bring NuBus from a slow simmer to a boil at almost any moment. The first of the NuBus interface chips has just been introduced by Texas Instruments (Dallas, TX), with more to follow from VTC (Bloomington, MN) and others. And NuGroup, the recently formed trade association of NuBus vendors, is rapidly picking up members.

A technical committee within NuGroup is looking at a number of proposed additions to the specifications that, if implemented, would broaden the appeal and application of the bus. At the same time, members of the IEEE PC-Standards Committee have recommended NuBus as the route to ride for 32-bit personal computers. Finally, NuGroup members are diligently applying pressure on Apple Computer (Cupertino, CA) by extolling the potential of the industrial open-bus marketplace.

Though the 32-bit NuBus was first conceived back in 1979—when there were scarcely 16-bit microprocessors, not to mention 32-bit devices—the way it handles addressing, arbitration and interrupt signaling places the NuBus in the ranks of such “advanced” buses as Multibus II and FutureBus. In addition, the NuBus interface is relatively clean and simple, compared with that of some of the other popular 32-bit buses, particularly VMEbus and Multibus II.

But despite the growing momentum, there are still a number of obstacles to overcome before NuBus can stand alone as a viable competitor in the 32-bit, open-bus market—either as an industrial bus or as the 32-bit PC standard. Except for those used in Apple's Macintosh II, there are few NuBus backplanes or CPU cards at hand. Some fundamental differences between the Intel 80XXX and Motorola 68XXX architectures (primarily byte ordering) will also make it difficult to swap Apple NuBus cards into PC-based NuBus machines (if they materialize).

Interface chips crucial

“It's vital that a bus architecture be supported with the appropriate interface chips,” says Bill Nowlin, vice-president of engineering at National Instruments (Austin, TX) and head of NuGroup's technical committee. He cites how the Micro Channel had designers pulling out their hair trying to squeeze the required functions on the small board before interface chips became available.

With the introduction of its NuBus chip set, TI becomes the first IC vendor to support the bus. The set includes two types of chips: a 32-bit CMOS interface controller (the ACT2440) and a 16-bit BiCMOS address/data transceiver chip (the BCT2420). A typical implementation calls for one interface controller and a pair of transceiver chips. According to TI, the chips replace as many as 45 of the discrete parts now needed for the NuBus interface function.

The chip set contains all the logic required for a master, slave and master/slave interface conforming with the IEEE P1196 spec. The interface controller handles signaling protocols and provides a simple connection to the NuBus backplane. The interface controller contains a master state machine, which performs arbitration and bus locking and unlocking. It also provides status bits for cycle control. In addition, the chip contains a slave state machine to monitor the NuBus status and notify the circuitry of the local board when it's being addressed.

TI's transceiver chip is fabricated in the company's BiCMOS process, which maintains the 24 mA drive required for NuBus while holding standby current to a minimum. It comprises bus transceiver circuits, D-type flip-flops, latches and control circuitry arranged for multiplexed transmission of address and data information across the NuBus. It includes an on-chip comparator to detect a NuBus transfer cycle requesting the local board. While designed to operate with TI's NuBus controller chip, the transceiver operates equally well with other ASIC- or PAL-based controllers.

“The availability of a standard interface solution for the NuBus backplane not only gives designers more room on the board, but dramatically reduces board design cycles,” says Brian Kelly, strategic marketing manager for advanced bus interfaces at TI. Freed from the task of designing interface circuitry, designers have more time to focus on the specific board application and can get a product to market faster.
A second silicon effort

So far, the only other company with NuBus interface chips is VTC, which has completed design of a NuBus interface controller chip for one of its customers, reports product manager Jeff Hutton. He says the controller is similar in function to the one that's offered by TI. VTC will retain rights to bring the chip out as a standard product, according to Hutton. The bipolar process was required because the customer had specific military conformance and speed requirements.

When the chip was designed, says Hutton, there are no immediate plans to bring out the cell in a packaged version.

According to Hutton, the VTC-designed chip—as well as the TI chip—are first efforts at providing some kind of NuBus silicon. Hutton believes that the bus interface will undergo a number of iterations before manufacturers settle on exactly what it is that they want. These and other issues, he hopes, will be ironed out by the technical committee in coming months. Looking at the bus's shortcomings today, Hutton sees little possibility that the interface function will remain the same for very long.

DMA controller possible

To permit the design of more sophisticated applications, TI added more status and control lines to the ACT-2440 than the IEEE P1196 specification calls for. Such functions may loom more significant as the NuGroup technical committee begins to define additions and modifications to the specification. These include enhancements such as defining multiprocessor communication—either memory-based, or message passing using block-mode transfers. Another proposal is the definition of backplane DMA transfers so that a DMA controller would be able to exist on the backplane.

In the present Apple NuBus configuration, there's no DMA controller.

### A Typical ACT2440 NuBus Interface

![NuBus Interface Diagram](image-url)
Hall-Mark makes networking easier with Ethernet Solutions from Western Digital

Hall-Mark and Western Digital have packaged LAN Solutions to make it easy for first time and experienced users to get networking benefits without spending a fortune.

Our Basic Starter Solution, the ETHERNET KIT, includes everything you need to bring 3 PCs on-line—three Ethercard Pluses, one Novell ELS Netware, two 20' cables, two terminators and all the necessary documentation.

If you are wanting to expand existing networks, our ETHERCARD KIT may be just the answer. This package includes three Ethercard Pluses, three “T” connectors and documentation.

Or maybe you’d like to add a single user to your network or upgrade our Basic Starter Solution to 4 users. You need the ETHERCARD PLUS PACKAGE which includes an Ethercard Plus, one “T” connector and documentation.

The Novell ELS Software Package gives you the ability to use ELS Netware with other hardware providing the hardware is compatible. This package is especially helpful to first-time network users.

20’ cables and terminators are also available in cost saving packages from Hall-Mark.

So let Western Digital and Hall-Mark help you to expand your networking capabilities. Call us today for the kit that best fits your needs.
**TECHNOLOGY UPDATES**

### COMPUTERS AND SUBSYSTEMS

To use DMA, an add-in board must be a master; it must take control of the bus and implement its own DMA transfer. This requires the add-in card to have its own DMA controller circuitry and adds to the complexity of the bus interface. At this point, NuBus slave cards have no DMA capability. To work around that, vendors have had to include buffer memory on add-in cards. A DMA controller on the backplane would eliminate the problem.

The NuGroup committee is also looking at defining event cycles in regard to multiprocessing communications. “These are generally software issues that deal with expanding the scope of NuBus to more and larger applications,” says Nowlin.

**CPU cards appear**

Despite all the smoke, there’s been little fire behind NuBus as anything other than an Apple platform. To date, just about all of the NuBus cards available, or under development, are enhancements to the Mac II. Some key events that will force a change, says Nowlin, will be the introduction of stand-alone CPU cards and perhaps passive backplanes. The first such stand-alone card made its debut at MacWorld last month in the form of an Apple format card and backplane from Second Wave (Austin, TX). The card sports a 68000 family processor.

Other CPU cards, though not necessarily stand-alone system cards, have also recently emerged, including two RISC-based cards. One, from Tektronix (Beaverton, OR), uses the Motorola 88000. The coprocessor board boasts a 17-VAX-Mips rating, almost 10 times that of the Mac itself. It gets its performance from a 20-MHz MC88100 CPU and three MC88200 CMMUs (partitioning two caches for code, one for data) and has 8 Mbytes of dynamic RAM.

The other coprocessor board, from YARC Systems (Thousand Oaks, CA), packs a 25-MHz Am29000. The board is expected to reach or top the performance of the Tektronix 88000-based card. Running C, benchmark tests indicate that the YARC board can deliver up to 30,000 Dhrystones. In addition, the company claims that up to four coprocessor boards can be dropped into the Mac II NuBus slots for a potential combined performance of 68 Mips.

**A redefined format?**

Though originally defined as a triple-high, triple-connector Eurocard format, Apple redefined NuBus to fit a PC-sized format, where most of the interest now lies, according to Nowlin. However, he adds, the technical committee would be willing to entertain proposals to redefine the bus to a double-high Eurocard. “Right now, though, there’s no indication that anyone’s interested,” he says. Others peripherally involved with NuBus believe the PC format card will become a commodity item. Until NuBus settles on an industrial card format (preferably 6U Eurocard), they say most industrial card makers won’t participate in the NuBus market.

---

**For the short term, many applications will have to wait until NuBus reaches some kind of critical mass.**

---

The bulk of applications for NuBus have revolved around the Apple Mac II platform as used in anything from desktop publishing to instrumentation and workstation front ends. Obviously the deal penned earlier this year between Apple and Digital Equipment Corp (Maynard, MA) has loosened many DEC front-end applications for Apple machines—so much so, in fact, that the DEC sales force has been authorized to sell Apple machines.

However, says Nowlin, “We’re starting to see an increasing number of people looking at stand-alone NuBus systems for more industrial and test-and-measurement applications.” For the short term, though, many applications will have to wait until NuBus reaches some kind of critical mass. How soon it can develop a strong following of vendors offering a variety of cards will determine when—and if—NuBus will join the mainstream of open-architecture buses.”
Numerous factory-floor control systems, medical instruments and clusters of electronic instrumentation are controlled and monitored by an IBM PC or compatible. Even real-time control systems that use dedicated microcontrollers to monitor critical processes need a user interface, which is often provided by a PC attached to the system. Such systems also require an increasing amount of flexibility for programming at the functional level to retrieve and analyze data that’s been acquired by a real-time system or to set parameters for process monitoring. But PCs are bulky, aren’t protected against harsh environments and represent a cost factor the system designer would like to reduce.

The Wildcard 88, recently introduced by Intel (Santa Clara, CA), lets OEM system designers embed DOS functionality into all kinds of equipment, from consumer products to medical and industrial instrumentation. The Wildcard incorporates all of the core logic found on a 48-in.² IBM PC XT mother board onto a circuit board measuring 8 in.² All connections for I/O, memory, power and control interface are brought out to a 68-pin card edge connector that plugs into a standard high-density single in-line module (SIM) connector. The board space was reduced through a chip-on-board technique in which the IC die was wire-bonded directly onto the circuit board and then covered with a layer of epoxy. This technique was accomplished by using an 80C88 CMOS microprocessor and an application-specific IC designed to incorporate memory refresh, interrupt, timer/counter and clock functions. Clock speed is 7.15 MHz, but is software-switchable to the XT standard 4.77-MHz frequency.

Various approaches use DOS
Although there’s plenty of space on the back of the board, Intel hasn’t incorporated any system memory on the card. There simply was no incentive for the company to include memory, according to product manager Dirk Smits, since Intel no longer makes memories. Memory can be added via SIM memory modules to the system being designed.

The Wildcard carries a socket for a ROM BIOS that’s supplied by Phoenix Software (Norwood, MA) and Award Software (Los Gatos, CA). Since the card is 100 percent XT-compatible, designers will take different approaches to incorporating DOS in their systems. The easiest way, of course, is to include a floppy drive and boot DOS, just like in a desktop PC. That solution, however, is undesirable in portable equipment.

Instead, ROM or battery-backed RAM cartridges can be used, as well as credit card-sized memory cards such as the Star Card from ITT Cannon (Santa Ana, CA) and the Melcard from Mitsubishi (Tokyo, Japan). The latter two options are available in EPROM, ROM and RAM configurations, letting designers mix and match memory and embedded software. These memory cards also have the added advantage of being about the same form factor as the Wildcard.

In addition, there’s a ROM version of DOS, DR-DOS, available from Digital Research (Monterey, CA).

Smits is careful to point out that the embedded PC functionality isn’t intended for real-time control, but is more of a monitor. It lets users interact with the system in terms of familiar DOS functions or some specialized user interface, such as graphics instrument symbols. It also allows programming of system functions, which may include real-time control. In addition, DOS compatibility allows incorporation of off-the-shelf applications, such as spreadsheets, for data analysis in specialized equipment. A lot of software development can also be done off-line on a normal desktop XT or compatible and moved directly to the target equipment.

Intel supplies a prototyping board with connections for a power supply, a keyboard, several SIM connectors and three XT card slots. Presumably, a system designer could prototype his system, develop software and then make the decision whether to use off-the-shelf cards, such as I/O boards or display controllers, or to fold the desired functionality into a more compact special circuit board for the final design.
Advanced peripheral interface finally arrives in VMEbus controller

David Lieberman, Senior Editor

In development since 1980, the Intelligent Peripherals Interface (IPI) was finally completed in 1986, a year that also brought a host of new product preannouncements. It's only now, though, with this month's introduction of the V/IPI 4260 Cougar IPI-2 controller for the VMEbus from Interphase (Dallas, TX) that the new interface has become accessible via an off-the-shelf controller board for one of the popular industry-standard buses.

Why such a delay? “The market stalled dead in its tracks because available IPI disk drives were no faster than SMD drives,” explains Dal Allan, president of ENDL Consulting (Saratoga, CA) and a principal player in the development of IPI. The first-generation IPI-2 drives from Control Data (St. Paul, MN), Fujitsu America’s Storage Products Division (San Jose, CA) and NEC Information Systems (Bloomfield, MA) looked, with their 2.4- to 3-Mbyte/s data-transfer rates, like “warmed-over SMD drives,” according to one observer, and they gave designers little incentive to make a change.

There’s a clear, conservative engineering rationale for the SMD-like transfer rate of early IPI drives, however. They let designers gain experience with the new interface—its command and response structure, for example—without having to simultaneously deal with a heightened data rate. “You want to treat a new interface very cautiously,” says Michael Gamer, product line manager for IPI-2 products at Fujitsu. “The more new variables you crank into a new product, the greater the headache.”

It’s only recently that IPI drives have been shipped in any appreciable volume, and demand for data rates above 3 Mbyte/s still isn’t great, according to Ralph Funk, director of disk marketing at NEC Information Systems. As David Ujita, marketing manager for the Computer Division of Hitachi America (San Bruno, CA), sees it, IPI lacks any significant market growth because its performance capabilities aren’t required. “Few systems can operate with a 10-Mbyte/s storage subsystem,” he says.

The performance edge

The performance edge Why bother with IPI, then, at this point in time? “It’s a clear upgrade path that positions you for future growth,” says Ernest Godsey, Interphase director of product marketing. “The drive manufacturers have said in no uncertain terms that they’re going to blow right past 10 Mbytes/s.” NEC has already achieved a 4.5-Mbyte/s rate, soon to be designed into its IPI drives, by pushing disk bit density out to 32,000 bits/in.; and Control Data has doubled its rate to 6 Mbytes/s by allowing two read/write heads on its drives to read or write simultaneously. “Now that drive vendors are finally cracking the 3-Mbyte barrier,” says Allan, “there’s a good rationale for moving to a new generation of controllers.”

With a few firmware timing changes, the Cougar will be available to accommodate the coming IPI drives. Even at 2.4 or 3 Mbytes/s, IPI be-

The IPI hierarchy

The Intelligent Peripherals Interface (IPI) is a multileveled interface consisting of IPI-1, the physical interface shared by IPI-2 and IPI-3; IPI-2, a device-level, or “system-specific,” interface; and IPI-3, a host-level, or “system-generic,” interface. While IPI-2 and IPI-3 can, but don’t have to, coexist, most of the IPI market activity of the past two years has involved IPI subsystems that package multiple large drives with an IPI-3 interface that hides the device-level interface— IPI-2 or SMD—from the host system, typically a mainframe or minicomputer.

Although IPI is most applicable for large disk drives, Jim Patton, manager of product marketing for Micropolis (Chatsworth, CA), reports that there’s “strong sentiment in isolated places” for an IPI-2 interface on 5 1/4-in. drives. The amount of electronics required to implement an IPI-2 interface exceeds practicality for a small drive, however, and the arrays of small disk drives the company has begun selling are better managed by an intelligent buffered interface such as IPI-3. “We can provide an IPI-2 interface if the customer insists on it,” says Patton, “and that customer is usually a systems house, which typically believes that it can build its own controller better than anybody else.”

Just as early IPI-2 drives haven’t pushed the performance of that interface, most of the early IPI-3 implementations have also taken a one-step-at-a-time approach. While the intelligence inherent in IPI-3 can decouple the host from disk-related operations, most vendors have not taken advantage of this. “While one approach to IPI-3 is very rich and scales the interface to the kind of performance that customers demand,” says Dal Allan, president of ENDL Consulting (Saratoga, CA), “the more common approach scales the interface to the characteristics of the existing operating system.” That is, large computer manufacturers are first putting IPI hardware out on the customer’s floor and will eventually make the software architecture changes the interface allows.

Like the small computer system interface (SCSI), IPI is defined as a general-purpose peripheral interface with the Winchester disk drive as its initial peripheral target. The IPI-2/IPI-3 combination lets some very large and diverse peripheral subsystems be configured— with, for example, as many as eight controllers managing as many as 16 peripherals, for a 128-peripheral system. In the long run, according to Ernest Godsey, director of product marketing at Interphase (Dallas, TX), this capability plus the ability to mix IPI-2 and IPI-3 devices on a single cable will offer unprecedented system configuration opportunities in the future.

“Once there’s a greater variety of IPI peripherals and controllers available, we’ll start seeing people getting very creative in how they organize their total system architectures,” he says.
gan its functional life at the outer reaches of SMD performance. Initially defined with a maximum data transfer rate of 1.8 Mbytes/s, the serial SMD interface has been pushed as far as 3 Mbytes/s over the years by means of ECL driver and receiver technology. Yet, the 24-MHz clock frequency of the most advanced SMD interfaces is something of a strain on the reliable transmission of data. “You have to be very careful with greater margin for error. It can also reliably accommodate far higher transfer rates: up to 10 Mbytes/s as initially defined. The benefits of IPI over SMD, however, extend beyond sheer speed. “I’m afraid that by looking at just the speed differential, the industry is being myopic,” claims Gamerl. “IPI has far more to recommend it than just faster transfers.” IPI, for instance, uses a single 50-conductor cabling scheme compared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.” “To manage eight SMD drives, we’d need nine cable connectors on the controller board,” says Interface’s Godsey, “while IPI needs only one. When you’re talking about a board as small as a VME card, you can’t afford to fill up half the card with connectors.” An IPI link can also reach to about 164 ft, compared to about 50 ft for SMD, giving IPI more configuration flexibility. “Everybody thought file servers would be small devices placed close to a computer,” says Gamerl. “But, for example, with the vast amounts of CAD data they’re being called on to store, they’ve gotten pret-

high-performance SMD as far as grounding is concerned,” says Gene Velaski, field-support engineer at Control Data. “While shielded I/O cables used to be a good idea, with today’s faster clock frequencies, they’re an absolute necessity.”

More than sheer speed

As a double-byte-wide parallel interface, IPI can achieve the same data rates as serial SMD with a far lower clock frequency and, hence, less potential electromagnetic and radio-frequency interface difficulties and pared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.”

“Your have to be very careful with greater margin for error. It can also reliably accommodate far higher transfer rates: up to 10 Mbytes/s as initially defined. The benefits of IPI over SMD, however, extend beyond sheer speed. “I’m afraid that by looking at just the speed differential, the industry is being myopic,” claims Gamerl. “IPI has far more to recommend it than just faster transfers.” IPI, for instance, uses a single 50-conductor cabling scheme compared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.”

“Your have to be very careful with greater margin for error. It can also reliably accommodate far higher transfer rates: up to 10 Mbytes/s as initially defined. The benefits of IPI over SMD, however, extend beyond sheer speed. “I’m afraid that by looking at just the speed differential, the industry is being myopic,” claims Gamerl. “IPI has far more to recommend it than just faster transfers.” IPI, for instance, uses a single 50-conductor cabling scheme compared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.”

“Your have to be very careful with greater margin for error. It can also reliably accommodate far higher transfer rates: up to 10 Mbytes/s as initially defined. The benefits of IPI over SMD, however, extend beyond sheer speed. “I’m afraid that by looking at just the speed differential, the industry is being myopic,” claims Gamerl. “IPI has far more to recommend it than just faster transfers.” IPI, for instance, uses a single 50-conductor cabling scheme compared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.”

“Your have to be very careful with greater margin for error. It can also reliably accommodate far higher transfer rates: up to 10 Mbytes/s as initially defined. The benefits of IPI over SMD, however, extend beyond sheer speed. “I’m afraid that by looking at just the speed differential, the industry is being myopic,” claims Gamerl. “IPI has far more to recommend it than just faster transfers.” IPI, for instance, uses a single 50-conductor cabling scheme compared to SMD’s separate 60-conductor and 20-conductor cabling for control functions and data transfers, respectively. SMD also requires a separate data cable for each disk drive in a subsystem, while IPI lets 16 drives be daisy-chained on one cable. Thus, while state-of-the-art SMD controllers typically manage four drives, the Interphase IPI controller manages eight. “Using a single cable is very cost-effective,” says Gamerl, “and you don’t have the packaging problems of stacking cables side by side and blocking air flow that you have with SMD.”
### TECHNOLOGY UPDATES

#### COMPUTERS AND SUBSYSTEMS

also be implemented in the drive. One noteworthy IPI feature—defect swallowing—lets the drive "leap over" known media flaws, rather than waste disk space and access time by assigning an alternate track.

**One-Mbyte/s-per-pin rate**

Despite limited market activity, IPI hasn’t stood still since 1986 in terms of technical specs. As Allan reports, IPI committees have pushed the transfer rate out to 25 Mbytes/s with existing TTL drivers and receivers and to 50 Mbytes/s with ECL. “We’ve also defined a new 100-pin option to double these rates to 50 and 100 Mbytes/s and defined the ability to add as many extra cables as you want,” he says. “So if you want a 1-Gbyte/s transfer rate, you need 10 cables. Basically, what enhanced IPI can get you is 1 Mbyte/s per pin.”

The extension of IPI to ever higher data rates, however, will eliminate part of its reliability advantage over SMD. “As we pass 10 Mbytes/s,” says Interface’s Godsey, “the signal rate of the cable comes right back up again, so reliability will be a short-lived advantage. If you’re running 24 MHz on a cable, you’re running 24 MHz on a cable. I don’t care if it’s 16 bits wide or single wide or whatever; the physics are the same.”

In the future, SMD reportedly will also be stretched even further, to 32 or 36 MHz or at least to 4 Mbytes/s, according to Control Data’s Velaski. But, Allan cautions, “That’s going to be a tough squeeze. The rise and fall times on current drivers and receivers are pretty tight already, and we’re really squeezed for margin at 3 Mbytes/s. Taking it any further is a risk factor: in a worst-case analysis, it simply won’t work.”

NEC’s Funk agrees. “There may be clever ways to make a 4-Mbyte’s SMD work, but if this involves continuing to decrease cable lengths, it doesn’t sound like a good idea,” he says. “In general, we wouldn’t want to support that because enough major systems people are implementing IPI-2-compatible controllers.”

Hitachi’s Ujita expects to see a lot of IPI action within about three years. “It’s the up-and-coming interface,” he says, “still relatively young and untouched, but with great potential. It’s somewhat analogous to erasable optical disk drives, with an early burst of activity, but without the performance edge to replace an alternative technology.”

Funk expects IPI activity to accelerate within the next few years as accelerating I/O requirements outstrip the practical capabilities of SMD. “As the faster drives and then the controllers come out, there will be an avalanche effect caused by the transfer rate issue and the need for higher I/O throughput,” says Funk. “But even if the rest of the year’s orders for new computers were for IPI-2 drives, in terms of total drives shipped, it will still be three to five years before IPI represents a high percentage of drives shipped. Most new contracts within the last year have been for SMD and will have a shipment life of four to five years. It takes a long time for shipment volume percentages to cross over.”

### DESIGN AND DEVELOPMENT TOOLS

#### True tester-per-pin architecture enhances IC verification accuracy

Richard Goering, Senior Editor

A new IC evaluation system from Hewlett-Packard (Palo Alto, CA) has brought about the formation of another niche in the prototype-verification market. More sophisticated and more expensive than today’s prototype verification systems, the HP 82000 is aimed at designers and foundries who want to do extensive characterization for prototype ICs.

The 82000 is the first IC prototype tester to offer a true tester-per-pin architecture, in which each pin has its own dedicated timing generator. It offers a 200-MHz test rate, a 50-ps timing resolution, a ±250-ps system skew and up to 384 bidirectional channels. Costing about $3,000 per pin, the system is two to three times more expensive than today’s prototype testers, but still less expensive than large production test systems.

“Regardless of where IC verification testers and very sophisticated, high-throughput production testers,” claims Martin Kellner, marketing communications

![The first IC prototype tester to offer a true tester-per-pin architecture, the HP 82000 from Hewlett-Packard has been developed for designers with extensive characterization needs. Priced at around $3,000 per pin, the system features a 200-MHz test rate and a ±250-ps system skew specification.](image-url)
Get your VME project off to a running start.

Introducing Running Start from Force Computers.

It's a package deal.
The deal: Now you can integrate your VME hardware and software in a fraction of the time it used to take. And start writing application software months ahead of your competition.

The package: Running Start, the first integrated software development package for VME. And the perfect complement to our VME/PLUS™ line of high performance products.

Running Start comes complete with board I/O drivers, diagnostic and test code and complete documentation. More importantly, you also get a consistent programming interface across the Force VME line.

With Running Start you can integrate your target system with our VMEPROM software, a real-time, multi-tasking kernel resident in EPROM.

Best of all, with VMEPROM, there's no license and no extra charge.

With the Running Start package and your favorite PC or UNIX workstation, you can quickly develop your applications with VMEPROM and third-party software, including VxWorks, VRTX32, pSOS and C EXECUTIVE.

Thanks to all these options, it's unlikely you'll ever again be bogged down with integration problems. But if you are, there's a whole team of Force engineers waiting to help.

So put your project on the fast track. Call 1(800)BEST-VME and find out more about VME/PLUS and Running Start. And don't forget to ask for our Running Start data sheet and 1988 data book.

VME at its best.

FORCE COMPUTERS, INC.
3805 Winchester Blvd.
Campbell, CA 95008-6257
Telephone (408) 370-6300
Telex 64099 forc-e
CIRCLE NO. 15
manager for HP's Boblingen Instruments Division (Boblingen, W Germany). “Users want to characterize devices as well as verify them. They want to define the limits of their device, vary parameters and get immediate results.”

The introduction of the 82000 follows a great deal of speculation about HP’s plans in the prototype-verification market. The system represents a more integrated solution than HP’s 81810S, which is basically an instrument cluster that includes a data generator, a data analyzer and a dc parametric unit. And the 82000 portends a much stronger thrust by HP into the prototype test market.

1,000 timing generators

IC prototype testers from such manufacturers as Integrated Measurement Systems (Beaverton, OR) and Hilevel Technology (Irvine, CA) offer a shared-resource, or “per-pin,” architecture, in which a limited number of timing generators can be assigned to individual pins. These testers also let voltage drive levels, data formats, masking, inhibiting and tristating be assigned to individual pins. But the 82000 is the only prototype tester offering a dedicated timing generator behind every pin.

The 82000 actually supplies four edge generators for every pin, providing a leading and trailing edge for both drivers and comparators. “That gives us 1,024 timing generators in a 256-pin system,” says Matthias Stahl, product manager for IC test at the Boblingen Instrument Division. “And the same is true for voltage levels—you can individually define high and low voltage for both drivers and comparators.”

Because each pin has its own timing generator, the user can calibrate every channel independently, thus providing better accuracy than that offered by a shared-resource architecture. And information from the logic-simulation environment can be transferred to the tester on a true signal-to-pin basis. “We don’t run into the problem of having 50 different timing requirements from the simulator but only 12 timing generators in the tester,” says Stahl.

HP now provides interfaces to the System Hilo simulator from Genrad (Concord, MA), which is also sold by HP, as well as to simulators from Mentor Graphics (Beaverton, OR) and Daisy Systems (Beaverton, OR). In addition to transferring the data, 82000 software can automatically generate a complete test program with timing, formatting and parametric data.

Compromises at 200-MHz rate

The 200-MHz test rate offered by the 82000 is almost double that of any competing prototype test system, but some compromises are involved. The 200-MHz rate is either multiplexed, which halves the channel count, or it offers a reduced selection of timing formats and doesn’t allow tristate capabilities. A 100-MHz rate is available with no limitations.

While ac and dc parametric capabilities of the 82000 are comparable to other prototype-verification systems, the system’s 50-ps timing resolution offers a new level of accuracy. And its ±250-ps skew specification compares favorably with the ±1-ns skew specifications available on many prototype-verification systems.

The capabilities of the 82000 make it a good candidate for low-volume production test, and HP will address that area as well. For the average application-specific IC designer, it’s probably overkill—but for designers pushing the limits of technology, it could open new horizons for verification and characterization.

Compiler provides logic synthesis from hardware description languages

Richard Goering, Senior Editor

Hardware description languages are great for specifying system-level behavior, but sooner or later the design must be broken down to the gate level. This painstaking process can be dramatically shortened with the HDL Compiler from Synopsys (Mountain View, CA), a new program that allows logic synthesis directly from hardware description languages.

The HDL Compiler now supports the Verilog hardware description language from Gateway Design Automation (Westford, MA) and will support other languages in the future. This compiler acts as a translator for the Design Compiler, a logic-synthesis program introduced by Synopsys in June. Available on Apollo and Sun workstations, the Design Compiler automatically generates gate-level net lists and schematics. It then optimizes net lists for area and timing, and maps logic into specific application-specific IC cell libraries.

Verilog offers design descriptions and simulation from the abstract architectural to the gate level. Synopsys’ HDL Compiler can accept Verilog descriptions at the register-transfer level, which lets engineers behaviorally describe blocks such as counters, decoders and registers. “Designers are comfortable working at the register-transfer level,” says Aart de Geus, vice-president for research and development at Synopsys. “It’s a nice step away from gate-level implementations, yet you still have enough control over the architecture so you can assure high quality.”

Substantial productivity gains

Because it’s much easier to work at the register-transfer level than at the gate level, the HDL Compiler promises enormous productivity gains. It
The HDL Compiler from Synopsys provides logic synthesis from the Verilog hardware description language. An optimized, gate-level net list can be automatically generated from a register-transfer-level description in Verilog.

Synopsys chose Verilog because the language is now popular for designing ASICs, and it has a simulation capability. In the future, however, support for the VHSIC Hardware Description Language (VHDL) will become important. While Verilog is a proprietary language, VHDL is on its way to becoming an industry standard. Since VHDL is an extremely rich language, it may be necessary to identify a subset for synthesis.

In order to develop synthesis from VHDL, Synopsys competitor Silic Technologies (Burlington, MA) recently signed a technology agreement with Vantage Analysis Systems (Fremont, CA), a new company that sells a VHDL simulator. The two companies will provide an interface that will let users describe designs in VHDL and generate gate-level logic with Silic’s Silcsyn product.

Both VHDL and Verilog permit high-level behavioral descriptions, and synthesis will someday be possible at such levels. De Geus speculates that high-level behavioral synthesis will be aimed at specific types of architectures, such as digital signal processing or filters. Meanwhile, register-transfer-level synthesis is an intermediate step that can boost productivity, yet still let engineers control the structural implementation of designs.

lets designers quickly explore alternative architectures and evaluate their impact on die size and timing. In addition, the use of a hardware description language creates an implicit documentation methodology.

In a real-world example, Synopsys synthesized a 3,000-line Verilog description developed by Sun Microsystems (Mountain View, CA) for a 25,000-gate array. The design was optimized for area in one-half hour of CPU time, and the result was 17 percent smaller than the original circuit. Timing optimization is a much more difficult problem, however—it took 10 hours of CPU time, and the results were comparable to those of Sun’s designers.

Synopsys ran into a few problems that delayed the synthesis process. Because the behavioral model wasn’t up to date with the net list, the test vectors didn’t match the simulation results at first. An asynchronous clocking scheme also required extra work. Even so, Synopsys programmers completed in days a process that took Sun several months. “This tool will be much more effective in the hands of the original designer,” says de Geus.

The Synopsys HDL Compiler takes the full register-transfer-level description from Verilog and factors out simulation-specific constructs. Both sequential and combinational logic can be synthesized. The user provides a separate file that specifies, and gives relative weightings to, area and timing constraints.

Synopsys’ HDL Compiler can accept Verilog descriptions at the register-transfer level, a level at which designers are comfortable working, according to Aart de Geus, vice-president for research and development at Synopsys. “It’s a nice step away from gate-level implementations, yet you still have enough control over the architecture so you can assure high quality.”
Designers debate advantages of EDACs in small systems

Ron Wilson, Senior Editor

Error detection and correction circuits (EDACs) for dynamic RAMs are a common feature in mainframe computer memory architectures. Now, larger microcomputer memory systems and new EDAC parts are conspiring to move the technique of memory error detection into the world of deskside and desktop machines. Some designers, however, still question the cost and speed implications of EDACs in small systems.

In smaller systems, memory error detection usually consists of a parity-checking circuit, which simply interrupts the CPU when a byte containing a parity error is read. This feature first became an established fixture in personal computers with the introduction of the IBM PC. "Once IBM does it, everybody has to. So all PC chip sets have parity generation and detection," says Sikander Naqvi, marketing manager at Chips and Technologies (Milpitas, CA).

But PC-sized systems generally don't use more sophisticated, multibit error detection and correction techniques. "The probability of failure is very low in systems with only 2 or 4 Mbytes of memory," explains Naqvi. "In addition, correction isn't generally a big issue in single-user systems. If there's a bit error, the system stops, and the user just starts it up again. There isn't any demand for absolutely failure-free operation."

EDAC improves the odds

Most observers agree that EDAC is overkill for PCs. But the two factors cited by Naqvi—memory size and the cost of a failure—work together to make full correction more attractive in medium-scale systems. Department-level computers, for example, which are now often implemented with microprocessors, can have large physical memories and a great number of simultaneous users. "There's a fundamental fear of rebooting," claims Chris DeMonico, strategic marketing manager for VLSI logic products at Texas Instruments (Dallas, TX). "The reliability of DRAMs has actually improved a great deal. But the number of DRAMs in a memory has increased. More important, when a multiuser system goes down, it can be devastating to a department. So when you multiply the probability by the number of chips and the cost of failure, it can work out to be worthwhile to use EDAC hardware to improve the odds."

EDACs better the odds by correcting the errors that can spontaneously occur in DRAMs. "Noise, supply glitches, even alpha particles can cause a DRAM cell to spontaneously transition from 1 to 0," explains DeMonico. The EDAC helps with this problem via a two-step process. When a word is written into memory, the EDAC generates from the word a pattern of check bits: 7 bits for a 32-bit word, or 8 bits for a 64-bit word. When the word is read out of memory, the EDAC again generates the check bits, and compares the pattern originally stored with the word against the pattern just generated.

If the two check-bit patterns don't match, the EDAC has detected an error, which it can signal to the CPU. But the hardware can go even further. The EDAC can determine from the two patterns which data bit is in error, and then correct the bit.

Flow-through vs. scrubbing

Naturally, there's a price for the service EDACs provide. The error-detection process takes a finite amount of time, and the correction takes an additional 2 or 3 ns. Detection time is a point of competition in the industry, with Advanced Micro Devices (Sunnyvale, CA) claiming to have the fastest 32-bit part—the 29C660—checking in at 16 ns from data in to error detection. Even though AMD's part is claimed to be from 20 to 36 percent faster than its competitors, the 16-ns delay still isn't negligible, and at times forces designers to adopt a less-than-optimal correction strategy.

Advanced Micro Devices uses its 29C660 error detection and correction circuit (EDAC) in a flow-through configuration. In such an arrangement, the EDAC can correct any single-bit memory error before it reaches the CPU, but at the expense of slower memory access time.
Floppy drive uses optical servo to reach 20-Mbyte capacity

Tom Williams, Western Managing Editor

Optical servo tracks 4 microns wide engraved by a laser into standard high-density 3½-in. floppy media are the key to a new data storage technology. A special head carriage assembly and optical servo tracking mechanism combine to serve up a whopping 20 Mbytes of formatted storage on a 3½-in. floppy diskette. That’s what Insite Peripherals (Santa Clara, CA) claims it has achieved with its new “floptical” technology, which is a marriage of standard floppy magnetic recording to optical servo technology for high, Winchester-class track density—1,250 tracks/in., to be exact.

The optical servo tracks separate magnetic recording tracks that are themselves only 40 microns wide. The magnetic tracks contain all sector formatting information and all stored data. The optical tracks are used for servo only. In addition to having vastly increased density, optical servo tracks have the advantage of being indelible—they can’t be erased accidentally, according to James Adkisson, Insite president.

And they don’t rely on totally defect-free media to function. “You can map out bad sectors or data tracks, but you can’t map out servo,” he says.

Most of the mechanical parts of the drive are standard 3½-in. floppy drive parts, such as the stepper and spindle motors, and the frame. Insite has, however, designed a special board for the drive electronics to support the optical servo and has included a small computer system interface controller board with the drive. The parts that are of special design include the read/write head, the LED and photodetector arrangement, and a special voice-coil assembly for fine positioning of the heads.

The head carriage assembly is positioned with a stepper motor, much the same as with a normal floppy drive. But the stepper is used only for gross positioning. Mounted on the carriage assembly is a small voice-coil actuator that moves the head to the tight adjustments required by the drive’s high track density. The infrared LED shines through a hole in the read/write head, and the reflected light travels back through a plastic lens to the photodetector.

The optical positioning system, Adkisson notes, must handle three tasks: performing power-up alignment to compensate for mechanical and thermal variations in diskette media; seeking across tracks; and following tracks to keep the heads exactly positioned over the tracks of the media.

The optical servo tracks engraved into Insite Peripheral's floptical drive not only have increased density, but are also indelible and don’t rely on totally defect-free media to function, according to James Adkisson, Insite president. "You can map out bad sectors or data tracks, but you can’t map out servo," he says.
The Single Board VMEbus Tracer

- Provides all the functions of a Logic State Analyzer, with complex triggering and store qualifiers.
- Preconfigured for the VMEbus, eliminates tedious installation procedure.
- Self-contained unit with its own processor and firmware, operated from a standard ASCII terminal.
- Two serial ports and a transparent mode eliminates need for a separate terminal.
- Extremely user friendly and simple command set, aided by powerful help menu. Trace data presented in a decoded, human readable form.

Logic State analysis
- 2 K Trace of 96 VMEbus signals.
- Bus Master Level stored with each sample.
- Powerful Triggers and Store qualifiers, including Bus Master Level.
- Time Tag showing relative or accumulated time.
- Powerful search in Trace memory.

Performance analysis
- Address distribution of eight user defined ranges.
- Bus Level distribution.
- Total VMEbus utilization.
- Bus Level utilization.

For more information, please contact:

VMETRO INC.
2500 Wilcrest, Suite 530
Houston, Texas 77042
Telephone (713) 266-6430
Telefax (713) 266-6919

VMETRO A/S
Sognsveien 75
N-0855 Oslo 8, Norway
Tel.: (47-2) 39 46 90
Fax.: (47-2) 18 39 38

Personal Test Instruments
CIRCLE NO. 34
rotating diskette. To solve these problems, Insite invented a photodetector in which four square elements are positioned diagonally to the direction of the servo tracks. The diagonal of one element equals the nominal distance between servo tracks. Thus, when a track is centered over one element, it’s not over the element next to it. So the greatest difference in current output between the two elements occurs when a track is directly over one of them. In an ideal alignment, the difference between the two other elements’ output signals will be equal but opposite in phase.

**A self-aligning drive**
The position error signal (PES) derived from processing these different signals is used to correct the head position. But because real media is subject to temperature and manufacturing variations, the optical servo tracks may not be exactly spaced. Their spacing can vary up to a whole magnetic track width (40 microns).

To allow media to be interchangeable and to compensate for variations in both drive and diskette dimensions, the floptical drive incorporates a self-aligning feature. On power-up, the drive electronics senses the variations and, through an alignment algorithm, generates digital values loaded into multiplying digital-to-analog converters to generate a final PES, which compensates for the deviation from the normal track spacing.

In addition to having variations in track spacing, the floppy media and the tracks engraved on it can be distorted out-of-round, and the servo mechanism must be able to follow any such track distortion. This distortion appears to be a major factor limiting the floptical drive’s data-transfer rate. The greater the distortion, the greater the servo mechanism’s ability to respond must be—and the wider its bandwidth must be. So for a given degree of distortion, spinning the diskette faster will also require a wider bandwidth.

The floptical drive spins at 720 rpm—faster than a normal floppy, but well below the 3,600-rpm rate of most Winchester drives. Since the media is magnetically the same as high-density floppies, it records at a flux density of 16,500 flux changes/in., but the higher rotational speed gives the drive a data-transfer rate of 1.6 Mbits/s, better than twice that of floppies. This is done using run-length-limited encoding, which yields an effective 24,000 bits/in.

The company’s 20-Mbyte I325 is the first of a family of drives that with the advent of barium-ferrite vertical recording will eventually reach capacities of 100 Mbytes, according to Adkisson. Barium-ferrite vertical recording takes advantage of a tight lattice structure in the media to concentrate magnetic domains in sharply defined regions. It’s now appearing at 4- and 6-Mbyte capacities in normal 3½-in. floppy drives, and will not only raise the capacity of the floptical drive, but will also improve the data-transfer rate. The 33,000-flux-changes/in. density available from barium ferrite will double the data rate to 3.2 Mbits/s.

**Floptical applications**

Given the characteristics that set it apart from normal floppies as well as from Winchesters and tape, where does the floptical drive fit in the system environment? Adkisson sees several possibilities. One is software distribution. For example, today’s Unix for the Macintosh II is distributed on 70 9½-in. floppy diskettes. A higher capacity media could greatly reduce the burden of distributing huge software systems. Another distribution problem is increasingly found in data bases and graphics, where the bulk of data is also overpowering the capacity of normal media.

Insite also intends to aim the floptical at Winchester backup as well as at archiving and security, where media removability can be an advantage. Another application will be in laptop systems, where the floptical can offer removability and reduced power consumption (the spindle turns only when the drive is accessed), even though the floptical’s data rates are slower than those of Winchesters. Another advantage will no doubt be in price. The initial price of the drive (in OEM quantities) is expected to be $250, with diskettes around $8.

“In the end, we’re going to have to license our technology to a lot of people because we’re trying to establish a standard,” Adkisson says. In addition, Insite has sourced key components outside of Japan in an attempt to give floptical technology a good foothold in the United States. If successful, it could let U.S. industry regain a strong position in the floppy drive arena, which was long ago ceded to Japan.
Fast, Flexible
Cost-Effective
VMEbus
I/O Systems

UP TO 1024 CHANNELS

Whether you need a few channels of analog or digital I/O or a thousand, our new MPV940 board family can give you a quick, compact, and flexible solution for interfacing them to the VMEbus. You’ll also find that our “add on” approach probably offers the lowest cost-per-channel available.

Start With an Intelligent Controller
The MPV940 Intelligent I/O Controller board is the heart of the family. It runs at 10MHz and can act as a stand-alone controller in a VMEbus system, or as a Master/Slave in a multiprocessor configuration. Onboard memory includes 512Kbytes of no-wait state local DRAM, up to 64Kbytes dual-ported SRAM, two EPROM sites for up to 128Kbytes, an onboard debug monitor (pROBE™), three timers, and much more.

Now, Add Your I/O
If you need just a few channels, the MPV940 has two optically-isolated sites in which any of three different daughterboards will fit. For analog I/O, the ACX945A provides 16 analog input channels. The ACX945B gives you that plus four analog outputs. And, for digital I/O, there's the ACX946 with 32 programmable channels.

The combined boards form a small “one-slot” system that’s just right when you need local intelligence and fast response. Especially in hostile industrial environments.

Big System Requirements
For hundreds of channels, you can slave up to 10 of our I/O expansion boards to the MPV940. The MPV941A, for instance, offers 128 analog inputs. The MPV941B matches that and adds another eight analog outputs. For digital I/O, the MPV942 provides 32 programmable channels. Its ACX942 daughterboard adds another 32 input lines to that. The result? Maximum density, minimum cost!

Get the Whole Story
We can help with your total solution. Call or write for applications assistance or a copy of our new catalog. Burr-Brown Corporation, P.O. Box 11400, Tucson, Arizona 85734. Telephone: (602) 746-1111

Burr-Brown Corporation, P.O. Box 11400, Tucson, Arizona 85734. Telephone: (602) 746-1111
New analysis techniques pave the way for analog simulation

The path to design productivity is wide open for designers who utilize new Spice-based systems, statistical- and stress-analysis programs, and behavioral modeling.

Bill Harding
Contributing Editor

Analog design may well be the last bastion of the bench-level electronics engineer. Many analog engineers still scratch something out on paper, calculate a few values, build a breadboard and do testing with familiar lab tools. Analog simulators, however, and the CAE tools that surround them, should go a long way toward expanding design automation in the pure analog world.

Analog CAE has outgrown the mere computerized simulation of familiar lab instruments that characterized its early offerings. Faster engineering workstations let simulators handle larger designs and extract information that wasn't practical a few years ago. Statistical-analysis programs predict manufacturing yields based on component distribution probability. Stress-analysis programs predict system reliability based on the power dissipation of each component. Behavioral analog simulation expands simulation capacity, links analog and digital for mixed-mode simulation, works with transistor-level simulators for multilevel simulation, and allows modeling of nonelectrical functions such as mechanical actions and chemical reactions for total system simulation.

Endless stream of breadboards

In analog design, just as in digital design, the purpose of a simulator is to delay the point at which a breadboard must be constructed, while still providing much of the information that a breadboard would provide. Simulators won't replace breadboards any time soon; they'll only postpone the point in the design process at which a breadboard must be constructed, according to Paul Giordano, product marketing manager at Valid Logic Systems (San Jose, CA). "There are just too many analog functions that simply can't be simulated right now," explains Giordano.

An analog simulator, as part of a total analog design environment, can provide a never-ending stream of simulated breadboards, which can be tested with simulated lab instruments. At the heart of most analog design systems are transistor-level simulators such as Spice, which was developed at the
Irregular curves cause convergence problems in Spice. Spice may be looking for point A, but may be starting at point B. Spice will converge toward point C, but subsequent guesses will cause it to diverge toward point D. It won't reach point A unless it gets a new starting point, such as E.

University of California at Berkeley. Spice solves the same equations that an engineer learned in college, and arrives at the same values that an engineer could develop given enough time, paper and patience. But Spice isn't a perfect solution.

The trouble with Spice

Most vendors who deliver Spice-based simulators have enhanced them to eliminate many of Spice's limitations. One of Spice's key deficiencies is that it's inherently slow due to the compute-intensive nature of its functions, with compute times increasing proportionately as the square of the number of nodes in the design. A small increase in design size, therefore, can significantly increase simulation time.

Convergence is another major problem. Spice guesses at a solution to a waveform problem and then solves equations to see if the guess is correct. This procedure is similar to guessing the square root of a number, then multiplying the guess by itself and comparing the result to the original number. If the result is too high, the next guess is smaller; if the result is too low, the next guess is larger. By repeated guesses, the result converges on the true square root, to whatever precision is needed.

While a simple square root problem will always converge on the correct answer to a very high level of precision, this isn't always the case with irregular waveforms. Sometimes the convergence algorithm gets stuck in a segment of the curve where subsequent guesses diverge from the correct value rather than converge.

Many Spice-based simulators include improved algorithms to either help make an initial guess in another part of the curve, or to provide diagnostics that let designers make necessary changes to the simulation inputs. Some expert systems being developed promise to effectively eliminate convergence problems altogether.

Speed is a different matter. If analog designs would remain constant in size, newer and faster computers could eventually solve the speed problem. But analog designs are getting bigger, and simulation times seem to be increasing at a faster rate than the speed of workstations. Faster computers alone aren't likely to solve the simulation speed problem.

Statistical analysis predicts yields

An analog simulator may also be used to develop and display other information that's either very difficult or impossible to develop with typical lab tools. Analog simulators can perform statistical analysis to predict manufacturing yields, and the majority of Spice-based simulators, which support analysis in only one domain at a time, Precise supports mixed-domain analysis, letting users analyze two domains (including temperature, parametric, statistical, frequency and time) in one analysis.

S everal companies offer Spice-based simulators, either with their own proprietary CAE systems, or for integration into other vendors' systems. Analog Design Tools (Sunnyvale, CA) offers Spice Plus, based on Berkeley Spice3, in its Analog Workbench product. Spice Plus incorporates the new Berkeley MOS4 model, also known as the Berkeley Short-channel IGFET Model (BSIM), as well as a new op amp, current-and voltage-controlled switches, and gallium-arsenide FET models.

Daisy Systems (Mountain View, CA) offers DSpice, a mature Spice-based analog simulator that's part of its Virtual Lab analog design environment. A unique feature of DSpice is its functional-block modeling capability. Functional blocks are ideal transfer functions that model generic operations such as adders, differential amplifiers, dividers and operational amplifiers. They simulate much faster than detailed transistor-level models, but don't provide the same level of accuracy. Daisy's functional-block models can be used to simulate designs in a top-down design approach, in much the same manner as behavioral simulation. They can also be used in multilevel simulations where some functions are modeled by functional blocks and others by detailed device models from Daisy's 1,500-part analog device library.

The Precise simulator from Electrical Engineering Software (Santa Clara, CA) is a simulator designed to be integrated into analog CAE systems from other vendors, such as Valid Logic Systems' Advantage analog CAE system. Unlike
stress analysis to predict reliability. Statistical analysis recognizes that components used in a design normally have a range of acceptable values, typically varying anywhere between 1 and 20 percent from the stated value. When a breadboard is built and tested, one possible combination of values is observed. Similarly, initial simulations use the exact values shown on the schematic. But the question is whether the design will continue to work satisfactorily with other possible combinations.

Monte Carlo analysis, the statistical-analysis method most commonly used, helps answer this question. When instructed to perform Monte Carlo analysis, the CAE system randomly selects values for all components (or for specified components) within their acceptable operating ranges, and then simulates the design with each set of values and records the results. The designer can display the results either in tabular form or, on some systems, in a graph showing the output distribution. Several systems even generate bar charts that easily pinpoint out-of-bounds results.

If the results of the analysis show that too many outputs fall outside acceptable boundaries as component values change, then manufacturing yields may be too low. The designer can then have the system analyze which components have the greatest effect on the output. Frequently, only one or two components have the greatest effect, and tightening up the tolerances (by replacing a 10 percent resistor with a 1 percent resistor, for example) may produce acceptable yields. The designer can make the appropriate changes and rerun the simulator to test the results.

Stress analysis checks reliability

In the same manner, the analog simulator can be used to determine potential system reliability by performing stress tests on the design and comparing the load applied to each component with acceptable ranges. The results can be displayed in the form of a table or a graph to alert the designer to problem areas.

There are two kinds of stress tests: one checks for instantaneous load and the other for average load. The instantaneous load test alerts the designer if the part exceeds its acceptable ratings, even for an instant. This is usually the first stress test run, since there can be no average current overloads if there are no instantaneous overloads. If there are instantaneous overloads, the designer can check for average overloads and make any necessary design changes, armed with complete information.

Departures from Spice

While Spice is the benchmark against which all transistor-level simulators are measured, other methods can be used for transistor-level simulation under certain circumstances. The Adept (Automatic Dynamic Electrical Partitioning of Transistors) simulator from Silicon Compiler Systems (San Jose, CA) takes an event-queue approach, while the Andi (Analog Digital) simulator from Silvar-Lisco (Menlo Park, CA) is a modified switch-level simulator. Both simulators are used primarily in mixed-mode analog and digital simulations.

Instead of using time as the independent variable, such as is done in Spice, Adept uses voltage. Rather than evaluating every node at specific time steps, it evaluates only nodes that are changing voltage. Since this number is almost always smaller than the total number of nodes, simulation is significantly faster.

Adept's major advantage over Spice is that simulation times using Adept grow at a slower rate than the number of transistors in the circuit, while Spice simulation times grow as the square of the number of transistors. An increase in design size that would times faster than Spice, so the speed can make up for the lack of detailed analysis in applications where linear simulation isn't required.

Link with behavioral simulation

As designs increase in performance and reliability, they grow in size. Larger designs mean there are more components and interconnects to simulate, which in turn taxes the capacity and speed capabilities of analog simulators. CAE vendors have taken several routes to address the need for larger and faster simulations. One popular approach is analog behavioral simulation, which lets a large block of circuitry be modeled...
Analog simulation moves toward optimization and expert systems

**Expert-system concepts**, faster algorithms, optimization and customized user interfaces will combine to create a productive design environment for analog applications in the 1990s. Higher circuit densities and increased circuit functionality will continue to affect analog design, as well as its digital counterpart. The shrinking sizes of printed circuit boards and ICs will let designers include more functionality in each new system. And expert-system software techniques coupled with nonlinear optimization will offer relief from mounting pressures on designers to increase both density and functionality.

Analog engineers need design software that will minimize breadboarding and increase yields to improve overall design productivity. This software must be both reliable and accurate. Yet the actual gain in productivity will occur not from the software itself, but from the application of new techniques that let engineers maximize their use of the software-tools, in much the same way as a hammer is most effective in the hands of a skilled carpenter.

**Analysis takes on new meaning**

Spice has long been the mainstay of analog simulation. New software techniques in optimization and expert systems promise to build on the solid analysis foundation provided by Spice. In addition, these techniques give engineers the flexibility to build knowledge into their systems to improve both the overall capabilities and the usefulness of software.

The ability of a software package to make decisions and provide next-step information without burdening the user is the basis for providing better information faster. The keys to an expert-system environment are the ability of its engineers to define their own set of rules, or knowledge base, coupled with an inference engine in the system that applies these rules as needed. These two elements let engineers grow with the software by supplying new rules, and let them view both the application and the results of applying these rules.

A tight interaction between analysis results and the knowledge base further speeds up the design process. Rule-based systems can review the results of a current analog analysis, make a judgment based on rules established and embedded by the design engineer or the supplier, and take one or more additional steps based on those judgments. The time saved by these independent steps is enormous.

The interface software surrounding an expert system must be visual and easy to understand, and designers should be able to customize it. The ability to customize the design environment gives engineers various ways to create commands and pictures that are easily recognizable. Finally, the ability to display results in a meaningful fashion is essential to improve productivity.

**Expert-system software techniques coupled with nonlinear optimization will offer designers relief from mounting pressures to increase both density and functionality.**

**Nonlinear optimization**

Optimization promises to add speed to the analog design process. Recent applications of sequential quadratic programming and gradient algorithms arrived at solutions to nonlinear relationships in much less time. Of course, analog design is replete with nonlinearities. Software programs with the ability to optimize nonlinear equations will streamline the entire design process. Computer-generated sensitivities provide the direction, and the optimization algorithms provide the next guess. Design engineers supply the design specifications and tolerances.

The optimization software determines the changes in circuit value necessary to reach the design objective. This software is doing more than analyzing a topology—it actually changes element values and model values to reach a target. The targets are the expected performance of the design stated in terms, such as maximum gain, minimum propagation delay, corner frequency, 3-dB point and a host of other possible design-objective descriptions.

The link between rule-based and optimization algorithms provides a powerful mechanism for the design and synthesis of analog circuits. Rules can add and change topology based on the results of analysis and optimization. Reaching the maximum gain objective, for example, may best be handled by adding another amplification stage. Rules set up to control fabrication or element counts can determine if a stage should be added. Rules in the knowledge base applied after optimization can add appropriate circuitry to the topology and quickly move to the design objective.

Rule-based systems can form the basis for top-down design strategies in the analog design environment. Just as all high-level languages eventually are translated into machine code for execution on a computer, rule-based systems can form the basis for determining exactly how analog circuitry will integrate into the overall system design. Even engineers with little analog experience will be able to successfully integrate analog functions into their designs.

Kevin M. Walsh, BSEE, vice-president, Electrical Engineering Software
with a hardware-modeling language that defines the block's functions rather than the individual components within the block.

Behavioral simulation can be used in a top-down approach to examine a system's overall performance before creating detailed designs, says Andre Vladimirescu, director of simulation technology at Analog Design Tools. The whole system can be simulated at the behavioral level, with each function represented by a behavioral model. For more detailed analysis, behavioral models are replaced by transistor-level models that can be simulated using a transistor-level simulator. Transistor-level simulation also helps refine behavioral block definitions for subsequent system-level designs.

As a final test, designs can be simulated using a combination of behavioral simulation and transistor-level simulation. In this case, higher level blocks that have been expanded and simulated at the transistor level are modeled at the behavioral level again, and the interconnects between blocks are modeled at the transistor level. This approach provides fast system-level simulation, since the blocks, which typically make up the bulk of the design, are known to function correctly. Only the circuitry that connects one block to another, therefore, must be modeled in detail.

An advantage of behavioral simulation is its ability to model more than just electronic functions. Mechanical functions such as valve controls, flow sensors and lever positions, as well as chemical reactions, can be modeled with the same behavioral-modeling language used to model analog electronic functions. Since analog circuits frequently provide the controlling element in systems involving mechanical or chemical reactions, this is a particularly important capability.

The future of analog CAE

The next few months and years should see the introduction of even more powerful analog-simulation capabilities. Two areas that offer particular promise in the near future are circuit optimizers and expert systems.

An optimizer helps an engineer determine the exact component values needed to make a design perform according to specifications. An engineer may develop a design for an amplifier, for example, and provide some starting values for the components, as well as some output specifications. The optimizer routine will then vary the values of the components in the design until they meet the output specifications.

Expert systems take up where optimization leaves off. An expert system is typically a rule-based design tool that's based on the knowledge and experience of expert analog designers. Where optimization changes values within a design in order to achieve the required output, an expert system may question the design itself.

Expert systems let engineering teams develop and specify rules to be followed for all designs. These systems may address such problems as Spice convergence, or the relaxation of Spice parameters to speed up simulation during design phases where high levels of detail aren't needed. They may prompt a designer with possible design changes to help find solutions to complex problems.

Such advances in analog simulation may well signal the end of an era. How much longer will analog designers consent to sit at lab benches and measure wire-wraped breadboards with their limited oscilloscopes when they could be gathering more complete information, much faster, with an analog simulator?
Premises wiring now is a combination of many technologies. Rapid advances in facilities management and communications have complicated all of them—and increased the importance of thoughtful planning.

The connectors you specify are critical; a network can work only as well as its components. So finding a supplier who can meet your needs across a broad spectrum of connector types—assuring you of a single reliable source—becomes a major factor in premises wiring and network development.

AMP offers a complete undercarpet wiring system for power, phone, data, and video. We also have a full range of telephone connectors as well as a wide selection of coaxial and fiber optic products.

An extensive list—but more to the point, they're from AMP. We manufacture in very high volumes, to exacting standards, and distribute worldwide. Our products are designed to reduce the time and skill requirements of installation—and therefore the cost.

As the world's largest interconnect systems supplier, AMP works closely with major electronics manufacturers and telecommunications companies. We're energetically involved with standards committees and industry organizations developing current and future design practices.

Our products can save you time, and money. Our knowledge and experience can make your decisions easier. Our name and everything it means can assure you of quality products, readily available, to support your planning into the future.

To find out more, call 1-800-522-6752.
Or write AMP Incorporated, Harrisburg, PA 17105-3608.
your network talk.
In search of the high-performance controller

David Lieberman, Senior Editor

A high-performance CPU needs high-performance peripheral and I/O controllers to balance its power. But how do you measure a controller's true performance and make the best selection?

High performance. How many times have you heard that claim? And what is the technical reality beneath the marketing verbiage, say, for a high-performance Winchester disk drive controller?

The mission of the Winchester controller in a system is to quickly and efficiently deliver data between disk drives (mechanical, magnetic devices that store data serially) and system CPUs (electronic devices that handle their data in parallel form). The controller's success can be measured in burst transfer rates and overall throughput, but these are ultimately determinable only by operating the completed system with the controller in residence. Since this is an impractical controller evaluation technique for those in a rush to market, and because any full-fledged system simulation is equally impractical, the designer usually tries to measure controller performance with commercial or home-brewed benchmarks.

But such benchmarks seldom give a true picture of storage subsystem performance in its eventual system environment. By looking closely at the architectures of many different controllers and the philosophies behind those architectures, however, designers can identify the key performance areas to hone in on when benchmarking controllers for a particular application. In the abstract, a controller will perform to the extent that it can mask the characteristics of the disk and system from each other and dissociate their operations, and then overlap and optimize those operations, decoupling the two for the good of the system. The controller vendors' particular art in achieving these goals lies in the details.

First-order considerations

Differentiating between low-, medium- and high-performance controllers is a two-level process, the first level addressing the traditional performance breakdown by drive class. "Users don't expect much from ST-506 and so don't want to pay much for the drive or controller," says William Moren, product manager at Ciprico (Plymouth, MN). "SMD is just the reverse. But pricing considerations place restrictions on controller designs within a class, which limits subsystem performance."

A second-level characterization of performance levels—within an interface class—involves multiple factors: disk drive management, bus interface management, internal architecture and the system software interface. The ultimate performance equation for any controller board depends on the level of optimization applied to each of these factors as well as on how they interact.

Consider, if you will, a disk drive controller as a data pipeline, analogous to an oil pipeline from Alaska to Oregon. From some points of view, the flow rate at the beginning or end of the pipeline is the most important consideration. From another viewpoint, the time required to fill the pipe or for the data to flow from one end to the other—in other words, the latency—is of critical concern.

"To us, high performance means maximum throughput," says Moren, "which is calculated by dividing the block size being transferred by all the latencies required to perform the transfer. At a minimum, the firmware latency of a controller plus the time required to transfer data from the board's local memory to the system bus make up the total latency. If a disk access is required, then a rotational latency is added. At the worst case, a seek time is also added. It should be apparent that the application and how the system accesses the disk can also dramatically affect actual sustained rates."

Clearly, the disk drive controller
doesn't operate in a vacuum, and the particulars of a system architecture introduce a number of complexities to the pipeline analogy. On the peripheral end, for example, high-performance controllers typically manage multiple data sources (drives) with multiple read/write heads, only one of which can provide data at any one point in time. And on the system end, the controller is only one of many data sources (boards) that must share the system's data bus. The differences among particular applications further complicate the analogy—and the controller selection decision. The controller that excels at performing long transfers may be deficient for short transfers, for example, or vice versa, and the board that reads disk data with great speed may operate less than optimally when called on to perform alternating reads and writes, or vice versa. While some controllers may perform admirably in single-user, single-disk systems, they may fail miserably to serve the needs of multiuser or multidisk systems. And so on.

Managing the disk drive
One of the more simplistic methods of differentiating controller performance is to look at the data-transfer
HIGH-PERFORMANCE CONTROLLERS

For large block reads, of a cylinder or the whole cylinder, our transfer of, say, five or 10 tracks of product marketing at Interphase 46 SEPTEMBER 15, 1988

to operate the highest-performance, it must be able sustaining the native data rate of the attached drives." The first-order decision about a mass-storage subsystem involves a choice among interface classes. The interface's basic specs can be misleading, however. With SCSI (small computer system interface), for example—the only system-level interface in the group—

normal latencies plus additional protocol processing means that throughput will be in the kbyte-per-second, not Mbyte-per-second, range. And, of course, no 10-Mbyte/s IPI-2 disk drives currently exist.

rate to and from the disk drive that the controller can sustain, which depends on its driver/receiver technology, serializer/deserializer implementation, buffer architecture, and so forth. Sustained transfer rates for a controller are inevitably limited by drive rates of one track per revolution. Any controller has this limitation, but not every controller can reach it.

Beyond data-transfer rate, controllers also differ in how quickly they can begin reading or writing data after a disk drive head reaches the correct track and settles and, in some cases, the disk revolves to the correct sector. They also differ in the degree to which they can keep up with the data stream without having to skip sectors (the interleave factor). Most of today's high-performance controllers support 1:1 interleaving—that is, they can read and write consecutive sectors—and many provide zero-latency reads and writes.

"For a controller to be considered high-performance, it must be able to operate the highest-performance drives in its class with a 1:1 interleave," says Ernest Godsey, director of product marketing at Interphase (Dallas, TX). "For large block reads, it should be capable of continuously sustaining the native data rate of the attached drives."

"Any good high-performance controller," adds Chappell Cory, senior vice-president for marketing operations at Xylogics (Burlington, MA), "should be able to perform a continuous transfer of, say, five or 10 tracks of a cylinder or the whole cylinder, switching heads without losing disk revolutions."

A zero-latency read capability lets a drive start reading and transferring data as soon as a head settles, rather than having to wait until the disk revolution brings the proper sector into place. Zero-latency writes, which let the head start writing as soon as it lands, is the less common function of the two and, according to Cory, generates real performance gains only when at least half of the data track is going to be written. Being able to accept the second half of a track before the first half requires that there's a certain degree of intelligence on the controller and a certain amount of buffer memory, as with most drive-optimization techniques. This and other optimization techniques are intended to minimize, and/or make the most of, the required disk operations—the slowest operations within a system.

The mechanical nature of a disk drive makes it the greatest potential contributor to overall data access latency. Intelligent management of disk accesses can, therefore, substantially cut down on overall time required to access data. When a controller writes data to a drive, for example, its placement on the various sectors and tracks of various data surfaces can be manipulated so that subsequent reads of the data require less mechanical motion. Placing sequential parts of a file on a single cylinder, for example, can obviate head repositioning.

Overlapped seek common

Among today's more common optimization techniques are overlapped seeks. Overlapped seeks let a controller effect a seek on one drive, then on a second drive, reconnecting to the first drive when its seek is complete and it's prepared to transfer data. Here, as elsewhere, the high-performance controller makes very good use of the unavoidable latency involved in one operation to go off and perform another.

"Overlapped seeks overlap nonproductive seek times of disks," Inter-

<table>
<thead>
<tr>
<th>INTERFACE PERFORMANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interface</td>
</tr>
<tr>
<td>ST-506</td>
</tr>
<tr>
<td>ESDI</td>
</tr>
<tr>
<td>SCSI</td>
</tr>
<tr>
<td>SMD</td>
</tr>
<tr>
<td>IPI-2</td>
</tr>
</tbody>
</table>

The mechanical nature of a disk drive makes it the greatest potential contributor to overall data access latency. Intelligent management of disk accesses can, therefore, substantially cut down on overall time required to access data. When a controller writes data to a drive, for example, its placement on the various sectors and tracks of various data surfaces can be manipulated so that subsequent reads of the data require less mechanical motion. Placing sequential parts of a file on a single cylinder, for example, can obviate head repositioning.

Overlapped seek common

Among today's more common optimization techniques are overlapped seeks. Overlapped seeks let a controller effect a seek on one drive, then on a second drive, reconnecting to the first drive when its seek is complete and it's prepared to transfer data. Here, as elsewhere, the high-performance controller makes very good use of the unavoidable latency involved in one operation to go off and perform another.

"Overlapped seeks overlap nonproductive seek times of disks," Inter-

<table>
<thead>
<tr>
<th>COMMAND QUEUING</th>
</tr>
</thead>
<tbody>
<tr>
<td>SINGLE I/O PARAMETER BLOCK</td>
</tr>
<tr>
<td>USER COMMAND</td>
</tr>
<tr>
<td>I/O PROCESS</td>
</tr>
<tr>
<td>CONTROLLER PROCESS</td>
</tr>
<tr>
<td>DATA TRANSFER</td>
</tr>
<tr>
<td>CONTROLLER PROCESS</td>
</tr>
<tr>
<td>INTERRUPT PROCESS</td>
</tr>
<tr>
<td>USER ACKNOWLEDGE</td>
</tr>
</tbody>
</table>

By queuing commands on-board, an intelligent controller can minimize time-consuming host interrupts and let commands be manipulated to minimize overhead. Here, chained I/O parameter blocks (IOPBs) reduce the 10-IOPB average overhead from 6.3 to 1.35 ms.

46 SEPTEMBER 15, 1988 COMPUTER DESIGN
The world's fastest, most functional SCSI-compatible VMEbus interface board is now an even better buy! Plessey Microsystems' PME SCSI-1, fully field-proven for well over a year by a host of happy OEMs and end-users, now offers you more. In fact, it's the only VME SCSI available with a perfect track record and all these features:

- Sustained asynchronous transfers up to 4.0 Mbytes over the SCSI bus
- Full compatibility with ANSI X3T9.2 SCSI spec
- Scatter/gather mode
- Multiprocessor support
- Up to 16 concurrent tasks
- High level interface to host software via dual-ported RAM
- SCSI initiator for full protocol handling
- Simultaneous VME/SCSI transfers
- DMA transfers up to 32 bits wide over the VMEbus
- SCSI disconnect/reselect support
- Poll on completion, or software-selectable interrupt
- FIFO buffer designed for longword transfers across VME

Stay with the Winner. Why settle for anything less than the acknowledged leader of the SCSI/VME pack? The Plessey PME SCSI-1 has the performance, pricing and proven reliability that your system demands. Call or write for details on our SCSI and other products in our complete range of VME processor, memory and I/O boards, development systems and software. Plessey Microsystems, One Blue Hill Plaza, Pearl River, NY 10965-8541. Ultimate VME strength!

Call Toll-Free: (800)368-2738
Eastern Region: (914)735-4661
Central Region: (817)261-9988
Western Region: (714)472-2586
See us at BUSCON, Booth #218
The controller selection dilemma

In an ideal world, a company would have its core system completed and its customers' applications programs up and running before attempting to select a disk drive controller. But, of course, this is seldom the case. “Some very large companies may have three to four years to develop a new computer and an I/O system for it,” says Chappell Cory, senior vice-president for marketing operations at Xylogics (Burlington, MA), “but in the fast-moving OEM world, nobody can afford that kind of time.”

In the real world, I/O and peripheral controller selection doesn’t lie in the critical path of system development and it’s often a rushed, haphazard, low-priority affair. Cory describes the typical development flow chart of a certain customer: “The bus is selected, then the CPU and memory boards are designed, then someone works on the card cage, and a bunch of software guys work on the operating system. By the time a crude lab model has been developed (which is probably seven to eight months late), marketing has been busy pricing and selling the thing, everybody’s rearing to go, and then somebody cries out, ‘Hey, we’ve got to get a disk controller!’

What follows is tremendous pressure to pick a drive and controller; iron out the wrinkles; get the driver working; develop the format utilities, and device- and system-level diagnostics; integrate the subsystem; and get the computer into production. ‘There’s a very tiny time window for I/O performance evaluation, which hardly ever gets the attention it deserves,” Cory says.

Without the real-world applications the system will be called on to run, the designer reverts to benchmarks to evaluate controller performance. He may use a commercially available benchmark, which may or may not be very applicable, or he may develop his own benchmark, which may or may not be based on a true picture of the expected uses of the system—depending on the time available to develop it.

“Many people benchmark in totally fictitious environments with no bus loading at all,” says Ernest Godsey, director of product marketing at Interphase (Dallas, TX), “and the evaluations are often very rushed because of the business pressures to get a product to market.” Ciprico (Plymouth, MN) reports similar experiences. “ Benchmarks are undoubtedly one of the most misused ways of evaluating controllers,” says William Moren, Ciprico product manager. “They are typically very simplistic—measuring how long it takes to read and write a lot of data, and the controller that takes the least amount of time wins. This doesn’t mimic real life very well, but real-life simulations aren’t easy to write, which certainly is one reason why simple benchmarks are used so frequently.”

Cory finds a diversity of benchmarking sophistication among customers. But on the whole, he says, “The benchmarks used to ultimately select the controller of choice are abysmally inadequate, inaccurate and unmeaningful, yet major bus decisions are made around them.”

Moren suggests that, whatever the benchmark being used, evaluations should be performed with the controller manufacturers’ assistance in getting the controllers operating at peak efficiency for the particular application at hand. “High-performance controllers require fairly extensive device drivers that can be modified or configured to make proper use of controller options,” he says. “Using a quick and dirty driver for testing may not paint a picture representative of a controller’s capability. And getting the controller house to help in the evaluation also gives the customer a chance to see their support structure in action.”

phase’s Godsey explains. “The controller may still end up waiting while the disks seek. At least, however, there will be more than one seeking at a time.”

Scatter/gather read/writes have also become fairly common, optimizing the data pipeline by letting a disk or system memory accept a data transfer even though a contiguous block may not be available to place it in (scatter) or to reassemble the data on the other end (gather). Scatter/gather capability minimizes the command overhead of these operations, managing multiple fragments of memory in response to a single command from the host.

Format skewing (also called spiral reads/writes) is a less common feature. Format skewing equips the controller to automatically cross head and track boundaries when absorbing the contents of a long lookahead read.

Offloading the microprocessor

To isolate peripheral from system performance, most controllers use some sort of supervisory microprocessor or microcontroller and the local memory to buffer data and decouple peripheral data rates from those of the system. But beyond this, high-performance controllers and others part company.

With a traditional buffering approach, typical of the low-performance controller, for any given request the data is transferred from the source (either system or disk) entirely into the buffer and is then transferred to the destination. “This results in poor performance,” says Moren, “because it requires a disk access for each request, and the most the controller can service is one request per disk revolution.”

In these controllers, the managing processor is involved in all disk I/O control functions, contains a small local buffer and most likely includes the direct memory access (DMA) control logic. The problem here is that a general-purpose microprocessor can’t sustain high-speed transfers, and its buffer can’t tolerate long, continuous transfers. “The controller is unable to support multiple overlapped operations,” claims Cory, “because the processor is typically very busy managing one disk operation at a time, nor can it simultaneously communicate with the host CPU. So while this represents an inexpensive solution that, at first, looks elegant and simple, it’s totally incapable of achieving high performance.”

A part of the high-performance controller’s answer to microprocessor overload is to offload time-critical disk- and bus-related tasks from the microprocessor to dedicated custom silicon or proprietary discrete circuitry. It also incorporates additional on-board memory to implement a sizeable buffer memory. An offshoot of using specialized parts is that the unburdened microprocessor is freed to handle a number of high-level functions that would be impossible for the type of controller whose microprocessor manages the data path.

Command management

The traditional buffering approach tends to go hand in hand with a tradi-
68030 UNIX® or VRTX® Multibus II Single Board Computer

The TP33M from Tadpole

The TP33M is designed to bring together on a fully configured single board computer the outstanding performance of two leading edge technologies: INTEL Multibus II and the 16-33 MHz MC 68030 CISC processor.

The Specification

- MC68030 processor 16-33MHz
- 4-16Mb Nibble mode DRAM
- Custom 32-bit DMA controller
- NCR 53C90 DMA-driven synchronous or asynchronous SCSI interface
- AMD Lance IEEE 802.3 Ethernet with DMA
- 6 x RS232 ports
- Multibus II/ISBX/iLBX II interfaces
- Battery backed-up real time clock
- 2Kb SRAM    256Kb EPROM
- TP-IX V.3.1* VRTLX
- VRTLX - TP-IX* communications software
- Intel transport layer protocol drivers

The Evidence

Tadpole Technology
Titan House, Castle Park
Cambridge, CB3 0AY, UK
Tel: 0223 461000
Fax: 0223 460727

Tadpole Technology Inc
Reservoir Place,
1601 Trapelo Road, Waltham,
Massachusetts, 02154, USA
Tel: 0101-617-890-8898
Fax: 0101-617-890-7573

CIRCLE NO. 19
Once queued, a string of commands can be scanned and restructured to help minimize overhead.

Grouping seek commands with the same (or nearly the same) cylinder, head and sector parameters, for instance, minimizes lost disk revolutions, intertrack head positioning and head switching from seek to seek. Here, optimizing the command order cuts disk overhead in about half.

<table>
<thead>
<tr>
<th>Data Location</th>
<th>Sequential Order</th>
<th>Seek Time (ms)</th>
<th>Optimized Order</th>
<th>Seek Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block 1 Track 0 Head 0</td>
<td>1</td>
<td>18</td>
<td>1</td>
<td>18</td>
</tr>
<tr>
<td>Block 30 Track 20 Head 2</td>
<td>2</td>
<td>25</td>
<td>4</td>
<td>25</td>
</tr>
<tr>
<td>Block 41 Track 308 Head 0</td>
<td>3</td>
<td>45</td>
<td>8</td>
<td>45</td>
</tr>
<tr>
<td>Block 20 Track 70 Head 4</td>
<td>4</td>
<td>45</td>
<td>6</td>
<td>30</td>
</tr>
<tr>
<td>Block 32 Track 20 Head 2</td>
<td>5</td>
<td>30</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>Block 30 Track 0 Head 4</td>
<td>6</td>
<td>25</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>Block 4 Track 309 Head 1</td>
<td>7</td>
<td>45</td>
<td>9</td>
<td>16</td>
</tr>
<tr>
<td>Block 5 Track 0 Head 4</td>
<td>8</td>
<td>16</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>Block 21 Track 70 Head 3</td>
<td>9</td>
<td>45</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>Total Seek Time</td>
<td>294</td>
<td></td>
<td>146</td>
<td></td>
</tr>
</tbody>
</table>

The benefit of burst transfers

No controller issue has created more controversy and confusion, than burst transfer rate. "A popular misconception we run into frequently is the effect burst rates have on subsystem throughput," says William Moren, product manager at Ciprico (Plymouth, MN). "High burst rates simply do not dramatically increase disk throughput."

It seems that items such as seek and rotational latency times, disk transfer rates, firmware overhead and optimization techniques all have a more dramatic effect on throughput than do burst transfer rates, which really indicate the amount of overhead a board incurs in each system bus transfer cycle. "About 200 ns or less of overhead is characteristic of VMEbus controllers in the 30-Mbyte/s range," says Moren.

But a controller's burst rate has a big impact on overall system performance. As Ernest Godsey, director of product marketing at Interphase (Dallas, TX), sees it, if a controller A has double the burst rate of controller B, then A will transfer the same amount of data in half the time, making that much more bandwidth available for other system operations and for a controller to perform other tasks. But Chappell Cory, senior vice-president for marketing operations at Xylogics (Burlington, MA), adds a qualifier. "That's true only if the system has infinitely fast memory. The real performance key is in controller overhead, since memory cycle times are much longer than burst rates."

Godsey, however, views a controller's burst transfer rate across the system bus as a more important consideration than its latencies. "A controller's ultimate throughput, or the maximum aggregate data rate it can sustain over the long haul, is essentially limited by the data rate of the disk drive." Thus, Godsey says, the real frontier for controller optimization lies at the bus interface.

"While it's usually a fairly straightforward task to add resources to a system, bus bandwidth isn't an expandable resource," he says. "It's crucial that a controller makes effective use of the bus to maintain overall system performance, particularly as disk data rates go up, as systems attempt to do more and more, and as many systems move to multiprocessing architectures with a substantial amount of interprocessor communications. It's important to design the system so that system requirements, bus data rate, the controller and memory are all matched. Anything else is classic suboptimization."
elevator seeks is relatively rare. With elevator seeks, a track close to where the head lies will be read before a second, more distant track that may have been requested first.

III Architectural differences

The current-generation high-performance controllers from Ciprico, Interphase and Xylogics illustrate some of the common and diverse elements in today's high-performance controllers. Perhaps the most obvious difference between the three is that while both Ciprico and Interphase use 16-bit microprocessors (the Intel 80186 and Motorola 68000, respectively) and run data through a two-stage process involving a large cache memory and a small bus-interface first-in, first-out buffer, Xylogics uses only a large bus-interface FIFO buffer and, since there's no cache memory to manage, makes do with an 8-bit microcontroller, the Intel 8031. As a rule, caching introduces a great deal of complexity into a controller; however, it also offers much greater opportunities for performance enhancement.

"Our processor spends most of its time setting up some very fast custom hardware," says Corey. "and since we're not doing sophisticated caching algorithms and don't need constant microprocessor intervention to figure out what data is where, whether it's old or new, spoiled or good, we can avoid a lot of internal controller overhead."

All three companies' controllers (and all others with any claim to being high-performance devices) buffer at least one full track of data, and all three pull in subsequent blocks of information (performing lookahead seeks or "prereading") so that, should following requests be for sequential data (as they often are in Unix), the request can be met without reaccessing the disk drive. The buffers at all three companies' bus interfaces are treated as FIFOs, which have a "virtual buffer" capability — a virtual size much greater than their actual size. "Because they can be filled at one end while simultaneously being emptied on the other,"

"Any high-performance controller should continuously transfer a cylinder without losing disk revolutions."

—Chappell Cory, Xylogics

explains Cory, "their capacity is not an absolute value and is, in fact, infinite when the disk and bus rates are equivalent. Ping-pong and staged buffers don't share this ability and will overrun much sooner than a FIFO buffer."

The three companies also all packitize data in their FIFOs and use proprietary DMA schemes to blast packets across the bus: Xylogics at a peak rate of about 18 Mbytes/s, Ciprico and Interphase at about 30 Mbytes/s—assuming that system memory is fast enough or cleverly designed enough to support such rates. Like disk data-transfer rates, however, the bus burst transfer rate of a disk drive controller gives only a partial picture of its overall performance. Advocates of the throughput school of controller selection say that sustained and aggregate rates must also be taken into account. Xylogics claims superior performance for its FIFO architecture for long sequential reads and writes by virtue of an internal transfer rate that exceeds the sum of its disk transfer rate and bus interface rate. According to Cory, having a large FIFO that can be filled as quickly as it's being emptied means that continuous peak transfer rates can be sustained as long as required.

In the caching architectures, the internal and bus interface data rates aren't coupled in that way and, according to Cory, the latency that's involved in filling a FIFO at a lower rate compromises the aggregate performance.

Moren responds: "When I'm comparing automobiles for speed, I look at miles per hour, not revolutions per minute. Beyond a certain point, you get performance from the way data is managed by firmware, not from hardware architecture."

As Godsey sees it, the internal latencies of a controller are far less important than its burst transfer rate across the bus. "Obviously, the controller internals can't be slow in comparison to bus speed, but at some point they become insignificant because they're overlapped by other operations on the bus. What the controller does when it's off the bus is of little import in the overall scheme of things as long as it's fast in interfac-
The cache alternative

Although all three companies' controllers perform lookahead reads, pulling in subsequent sequential data to avoid disk latencies on following requests, the caching architectures make far more efficient use of the capability. The primary limitation of the FIFO-only architecture is, of course, that it must handle data in the order in which it was received. "We know in the aggregate what's stacked up sequentially in the FIFO and what's coming out next," says Cory, "but we don't know or care where any particular piece of data is." If it turns out that readahead data is not, in fact, subsequently requested by the system, the data is simply flushed or overwritten. "It's only with true caching," Corey admits, "that it's unnecessary to flush the data, and that makes it possible to support multithreaded operations, for example, with each user or process having its own data cache."

The necessity to flush unneeded data, Moren points out, limits the FIFO-only architecture's performance for sequences of mixed read/write operations. "No one architecture is going to win everywhere," Cory says. "There's a trend toward larger block requests from the leading-edge computer companies we're talking to, primarily because of graphics, and that favors a FIFO architecture. But they're also tending to build multiuser, multitasking systems that need controller caching and multithreaded operations.

"On the other hand," Cory continues, "in the latest versions of Unix, the operating system itself is doing readahead and setting up caches in main system memory. The customer who's doing this needs the controller to be very good at providing whole tracks of data at one time, but it's not that important that the controller cache what's already being cached elsewhere."

Cache management

The power of the 16-bit processors on caching controllers such as those from Ciprico and Interphase is applied, in part, to sophisticated cache-management techniques. Inter-
The MC88000 RISC Multibus II Single Board Computer

The TP880M from Tadpole

• The Philosophy •

The TP880M design brings together the outstanding performance of the Motorola MC88000 RISC processor set, the power of the full Multibus II/iLBX II interfaces, an MC68000/68440 I/O subsystem with SCSI and Ethernet, and the specially designed Tadpole 88000 RISC optimizing C Compiler. The result is an outstanding product that offers users the very best of current SBC technology.

• The Specification •

• MC88100 RISC processor (20-33MHz)
• 16Kb MC88200 cache/MMU instruction cache
• 16Kb MC88200 cache/MMU data cache
• 4-16Mo Nibble mode parity-protected DRAM
• iPSB interface implemented using the Intel Message Passing Coprocessor (MPC)
• iLBX interface and ISBX connector
• I/O Subsystem MC68000/68440 CPU/DMA provides SCSI 4 RS232 ports • Up to 128Kb EPROM
• 64Kb SRAM and optional ETHERNET networking
• TP-IX V.3.1*
• TP-CDS/88K advanced C development environment
• T-Mon 88K Monitor with extensive SCSI support

• The Evidence •

Tadpole Technology
the driving force in 32-bit design

Tadpole Technology plc
Titan House, Castle Park,
Cambridge, CB3 0AY, UK
Tel: 0223 461000
Fax: 0223 460727

Tadpole Technology Inc
Reservoir Place,
1601 Trapelo Road, Waltham, Massachusetts, 02154, USA
Tel: 0101-617-890-8989
Fax: 0101-617-690-7573

Tadpole Technology Inc
2157 O’Toole Avenue
Suite F, San Jose, California, 95131, USA
Tel: 0101-408-435-6223
Fax: 0101-408-435-6462

UNIX is a trademark of AT&T. Multibus II, ISBX, IPSB and iLBX are trademarks of the Intel Corporation. Ethernet is a trademark of the Xerox Corporation. VRTX is a trademark of Ready Systems. *TP-IX V.3.1 is derived from UNIX V.3.1

CIRCLE NO. 20
The trouble with Unix

One major hindrance to high-performance data access lies beyond the realm of the disk drive controller. "The Unix file system is not, by its nature, performance-oriented," says William Moren, product manager for Ciprico (Plymouth, MN). Chappell Cory, senior vice president for marketing operations at Xylogics (Burlington, MA), agrees. "Much of what a controller is doing," says Cory, "is compensating for the weaknesses of Unix, not running in harmony with it."

What's wrong with Unix and its "small" requests? Except for physical transfer rates, according to Moren, all latencies in a disk access are constant, regardless of request size. Thus, the smaller the request, the worse the throughput. For a small request—say, 512 bytes, 1 kbyte or 8 kbytes—these constant latencies are a larger percentage of the total time required to satisfy a request. For larger requests—say, above 128 kbytes—the constant latencies are a much smaller percentage. Comparing the throughput of a 1-kbyte and 128-kbyte transfer at a fixed disk rate of 3 Mbytes/s and a fixed overhead of 4 ms, the 1-kbyte transfer has a throughput of about 230 kbytes/s; the 128-kbyte transfer, about 2,680 kbytes/s. "Without a doubt," says Moren, "one of the best things a systems builder can do to improve disk throughput, without changes in disk/controller technology, is to request disk data in large pieces. However, this is much easier said than done—imagine the overhaul required for Unix, for instance."

The concept of moving the Unix file system to the disk controller itself is appealing and has been done within closed computer systems. The open architecture bus world, however, is another situation entirely. "The question," says Cory, "is how to create a generic file system interface to the operating system kernel so that all customers will accept it. It seems as though the more intelligence you own, the more objections people have to your version of intelligence."

So what's the penalty for not having high performance? Response time. User dissatisfaction. "From a philosophical perspective," explains Moren, "if I/O performance can't track improvements in CPU performance, total system performance will hit a wall."

What next?
What will be the routes to higher performance in days to come? The advent of better buffer managers and DMA parts, faster RAM, and an increased use of surface-mount parts to increase the functional density of controllers. There will also be head, media and read-chain improvements for faster drives, as well as parallel-head or synchronized drives with higher data rates. "Also," comments Cory, "controllers capable of writing on two or more disks simultaneously will offer another order of improvement."

According to Godsey, "Device-level interfaces such as IPI-2 that allow parallel data streams off a disk drive will certainly contribute to higher performance in the near term." Moren, meanwhile, sees short-term improvements from "more efficient firmware, higher-speed processors and optimized code."

In the long term, Moren hopes to see changes in the way system software manages I/O operations. "The Unix file and I/O systems could use an overhaul, for example, to get away from asking for disk data in small pieces at a time. It could also do a better job of letting the I/O system queue and optimize its requests. One idea many of us have toyed around with is moving the file system to the controller. In this scenario, the operating system would ask for a file by name, with the details of how the file is retrieved left to the controller. As you can well imagine, however, this will take a lot of cooperation between controller houses, system software people and system designers."

What do these and other controller vendors have up their sleeves? New strategies to boost performance. Xylogics, for example, has a new architecture in the offing, and Ciprico has a pair of new application-specific ICs in its laboratories. "This tends to be a leapfrog business," claims Cory. "One of us comes out with something new that beats the others on one front or another; then one of the others does the same. Meanwhile, we all modify what we've done based on what we learn from customer input, and then we apply it to the next generation."
MDB’s newest DR11-W links the VME world.

We’ve given connectivity a hardware name...MDB-VME-DR11-W. It transfers parallel data at ultra high speed via DMA between VMEbus computer systems, other bus CPU’s or external devices.

A general purpose, high speed, DMA module, the MDB-VME-DR11-W transfers data at rates of up to 5 Mbytes, and features the proprietary MDB DMA Throttle.

Burst and Block Mode capabilities with programmable boundaries allow DMA transfers up to 128 Kbyte blocks anywhere over a 16 Mbyte address range. Plus, switch selectable Asynchronous/Synchronous modes allow greater throughput when connected to computers or other devices with similar capabilities.

Offering true DEC DR11-W compatibility, the MDB-VME-DR11-W has a switch selectable DRV11-WA mode so that users migrating from VAX or MicroVAX systems to VME systems have a much easier task of software driver conversion.

Since speed and connectivity are the chains that bind in the VME world, link up with MDB’s DR11-W. There’s more on board for you.
43K+ Dhrystones. 17+ MIPS. 7+ MFlops.
4Mb DRAM. 1 SCSI. One VME Board.

The TP880V from Tadpole

• The Philosophy •

The TP880V is a high performance Single Board Computer for VME based systems. Designed round the Motorola 88000 RISC architecture, the TP880V offers 17MP, 6MFlop performance at 20MHz and provides a very high level of integration of processing and I/O features on a single card. Tadpole's 88K C Compiler was specially developed to take full advantage of the 88000 RISC architecture.

• The Specification •

• MC88100 RISC processor (20-33MHz)
• 16Kb MC88200 cache/MMU instruction cache
• 16Kb MC88200 cache/MMU data cache
• 4-16Mb Nibble mode parity-protected DRAM
• I/O Subsystem MC68000/68440 CPU/DMA
• 53C90 high performance sync/asynchronous SCSI
• 2 RS232 Ports • 128Kb-1Mb EPROM
• Extensive diagnostics capabilities
• Full VME Interface Rev C.1 IEEE 1014
• DTB Master-DTB Slave Syscon Interrupter/Handler
• 64Kb SRAM battery-backed RTC
• TP-CDS/88K advanced C development environment
• T-Mon 88K Monitor with extensive SCSI support
• TP-IX*

• The Design •

• The Evidence •

Tadpole Technology
Titan House, Castle Park, Cambridge, CB3 OAY, UK
Tel: 0223 461000 Fax: 0223 460727

Tadpole Technology Inc
Reservoir Place, 1501 Trapeze Road, Waltham, Massachusetts, 02154, USA
Tel: 0101-617-820-8898 Fax: 0101-617-820-7573

Tadpole Technology Inc
2157 O'Toole Avenue Suite F, San Jose, California, 95131, USA
Tel: 0101-408-435-8223 Fax: 0101-408-435-8482

UNIX is a trademark of A T & T. *TP-IX V.3.1 is derived from UNIX V.3.1

CIRCLE NO. 22
Editor's note: When this Buying Guide was being planned, we were hoping to include details on the most widely used I/O and peripheral boards in all of the popular buses—namely, disk and tape controllers, SCSI adapters, communications controllers and memory boards. Unfortunately, we underestimated the number of boards available and could not do justice to all of them in a single Buying Guide. We've therefore limited this particular Buying Guide to Winchester controllers and SCSI adapters. So that you're not shortchanged, we'll cover the other boards in an upcoming issue of Computer Design.
## DESIGNERS' BUYING GUIDE/SCSI Host Adapters

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>CPU</th>
<th>CPU clock speed (MHz)</th>
<th>SCSI chip(s)</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>Max bus transfer rate (Mbytes/s)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>SCSI target</th>
<th>Synchronous transfers (Mbytes/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Aeroflex Laboratories</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>20</td>
<td>1.5</td>
<td>64k SRAM</td>
<td>no</td>
<td>Circle 306</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Applied Control Concepts</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>24</td>
<td>3</td>
<td>256k DRAM</td>
<td>16k to 256k</td>
<td>yes, 3</td>
<td>Circle 315</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Arcom Control Systems</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>16</td>
<td>24</td>
<td>32</td>
<td>40</td>
<td>128k EPROM, 64k SRAM</td>
<td>Circle 316</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Aviv</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>16, 24, 32</td>
<td>30</td>
<td>-</td>
<td>yes, 5</td>
<td>Circle 318</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Central Data</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>12.5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Circle 323</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CD22/45000512</td>
<td>Multibus II</td>
<td>WD33C93</td>
<td>8, 16, 32</td>
<td>32</td>
<td>40</td>
<td>16k to 256k</td>
<td>2.048 DRAM</td>
<td>-</td>
<td>Circle 326</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CD22/45002048</td>
<td>Multibus II</td>
<td>WD33C93</td>
<td>8, 16, 32</td>
<td>32</td>
<td>40</td>
<td>16k to 256k</td>
<td>2.048 DRAM</td>
<td>-</td>
<td>Circle 326</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Ciprico</strong></td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>16, 24, 32</td>
<td>30</td>
<td>-</td>
<td>yes, 5</td>
<td>Circle 329</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Compcontrol</strong></td>
<td>STD</td>
<td>12</td>
<td>5380</td>
<td>16</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>no</td>
<td>Circle 346</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Computer Dynamics</strong></td>
<td>STD</td>
<td>12</td>
<td>5380</td>
<td>16</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>no</td>
<td>Circle 346</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Dilog</strong></td>
<td>Q-Bus</td>
<td>NCR 8372</td>
<td>8, 16</td>
<td>16, 18, 22</td>
<td>1.5</td>
<td>64k RAM</td>
<td>FIFO buffer</td>
<td>Circle 330</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SQ703</strong></td>
<td>Q-Bus</td>
<td>NCR 8372</td>
<td>8, 16</td>
<td>16, 18, 22</td>
<td>1.5</td>
<td>64k RAM</td>
<td>FIFO buffer</td>
<td>Circle 330</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SEPTEMBER 15, 1988 COMPUTER DESIGN**
<table>
<thead>
<tr>
<th>Async transfer/speed (MB/second)</th>
<th>Single-ended operation</th>
<th>Differential operation</th>
<th>Disconnect/reconnect</th>
<th>Tape interface</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size (Qbus, Unibus)</th>
<th>Message-passing</th>
<th>Processor (Multibus II)</th>
<th>Form factor (VMEbus)</th>
<th>Comments</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>6U</td>
<td>mil-spec</td>
<td>conduction cooled</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5+</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>VME, 9U</td>
<td>no</td>
<td>VME</td>
<td></td>
<td></td>
<td>$800</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>Unix</td>
<td>Unix</td>
<td>6U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>WD37C65</td>
<td>RMX, Unix</td>
<td>prop.</td>
<td>Multibus II</td>
<td>yes</td>
<td>6U</td>
<td></td>
<td></td>
<td>$1,895</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>WD37C65</td>
<td>RMX, Unix</td>
<td>prop.</td>
<td>Multibus II</td>
<td>yes</td>
<td>6U</td>
<td></td>
<td></td>
<td>$3,125</td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>ANSI 3½ in. and 5¼ in.</td>
<td>SCSI</td>
<td>Unix V.3, IRMX 286, IRMX 86</td>
<td>yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$875</td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>ANSI 3½ in. and 5¼ in.</td>
<td>SCSI</td>
<td>Unix V.3, IRMX 286</td>
<td>yes</td>
<td>yes</td>
<td></td>
<td></td>
<td></td>
<td>$1,975</td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>ANSI 3½ in. and 5¼ in.</td>
<td>SCSI</td>
<td>Unix V.2, 4.2 BSD, Sun-OS, OS-9, VRTX, VersaDOS</td>
<td>yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$880</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>OS-9, Unix</td>
<td>VME</td>
<td>6U</td>
<td></td>
<td></td>
<td>4 channel DMA $1,165</td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>SCI</td>
<td>SCI</td>
<td>OS-9</td>
<td>VME</td>
<td>6U</td>
<td></td>
<td></td>
<td>same as above $2,720</td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>Shugart or</td>
<td>SCI</td>
<td>MS-DOS</td>
<td>MX</td>
<td>STD Bus</td>
<td>standard floppy interface plus SCSI</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>no</td>
<td>SCI</td>
<td>none</td>
<td>none</td>
<td>dual</td>
<td>DEC TU driver compat</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## DESIGNERS' BUYING GUIDE/SCSI Host Adapters

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>CPU</th>
<th>CPU clock speed (MHz)</th>
<th>SCSI chip(s)</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>Max bus transfer rate (MB/sec)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>SCSI target (MB/yr)</th>
<th>Sync. transfers/MB (MB/yr)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dilog</td>
<td>Q-Bus</td>
<td>NCR 8372</td>
<td>16, 18, 22, 1.5</td>
<td>64k RAM</td>
<td>FIFO buffer</td>
<td>•</td>
<td>•</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SQ706</td>
<td>Q-Bus</td>
<td>NCR 8372</td>
<td>16, 18, 22, 3</td>
<td>64k RAM</td>
<td>FIFO buffer</td>
<td>•</td>
<td>•</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSP Design LTD</td>
<td>Unit 1</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Val-Tech (U.S. Distributor)</td>
<td>PO Box 9086, Newark, DE 19714 (302) 738-0500</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SF840</td>
<td>STE</td>
<td>5380</td>
<td>8</td>
<td>20</td>
<td>5</td>
<td>•</td>
<td>•</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dual Systems</td>
<td>3906 Trust Way, Hayward, CA 94545 (415) 785-8890</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VUSC</td>
<td>VMEbus</td>
<td>68000</td>
<td>8, 16</td>
<td>32</td>
<td>4 (burst)</td>
<td>512k DRAM</td>
<td>64k PROM</td>
<td>•</td>
<td>no</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Emulex</td>
<td>3545 Harbor Blvd, Costa Mesa, CA 92626 (714) 662-5600</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VH01</td>
<td>VMEbus</td>
<td>68000</td>
<td>16, 32</td>
<td>16, 24</td>
<td>64x16-bit dual ported FIFO</td>
<td>20k data buffer</td>
<td>20k data buffer</td>
<td>•</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UC04</td>
<td>Q-Bus</td>
<td>LSI II, µPDP II, µVAX I, II</td>
<td>0 to 4 bytes</td>
<td>22</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UC14</td>
<td>Unibus</td>
<td>PDP11/04-11T0, VAX II</td>
<td>0 to 128 kwords</td>
<td>18</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>•</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Force Computers</td>
<td>3165 Winchester Blvd, Campbell, CA 95008 (408) 370-6300</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>•</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ISCSI-1</td>
<td>VMEbus</td>
<td>68010</td>
<td>16, 24</td>
<td>128k EPROM, 128k SRAM</td>
<td>128k SRAM</td>
<td>•</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gespac</td>
<td>50 W Hoover Ave, Suite 2, Mesa, AZ 85202 (602) 962-5559</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GESCSI-1</td>
<td>G-96</td>
<td>68010</td>
<td>16, 24</td>
<td>256k RAM, 64k ROM</td>
<td>—</td>
<td>•</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GW Three</td>
<td>7623 Fullerton Rd, Springfield, VA 22153 (703) 451-2043</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SSB-4</td>
<td>STD</td>
<td>NCR 5380</td>
<td>8</td>
<td>16</td>
<td>1.5</td>
<td>none</td>
<td>•</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integrated Solutions</td>
<td>1140 Ringwood Ct, San Jose, CA 95131 (408) 943-1902</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>•</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMEbus-SCSI/U</td>
<td>VMEbus</td>
<td>68000</td>
<td>16, 24</td>
<td>30</td>
<td>16k RAM</td>
<td>16k FIFO</td>
<td>128k RAM virtual buffer</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMEbus-SCI</td>
<td>VMEbus</td>
<td>68000</td>
<td>16, 24</td>
<td>30</td>
<td>16k RAM</td>
<td>16k FIFO</td>
<td>128k RAM virtual buffer</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interphase</td>
<td>2925 Merrell Rd, Dallas, TX 75229 (214) 350-9000</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VSCSI 4210</td>
<td>VMEbus</td>
<td>68000</td>
<td>16, 24</td>
<td>30</td>
<td>16k EPROM, 16k SRAM</td>
<td>2k FIFO</td>
<td>128k RAM virtual buffer</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Introl</td>
<td>2675 Patton Rd, St Paul, MN 55113 (612) 631-7600</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Introl 300</td>
<td>VMEbus</td>
<td>68000</td>
<td>16, 24</td>
<td>30</td>
<td>16k EPROM, 16k SRAM</td>
<td>2k FIFO</td>
<td>128k RAM virtual buffer</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**SEPTEMBER 15, 1988 COMPUTER DESIGN**
<table>
<thead>
<tr>
<th>Asynch. baudrate/ speed (MB/s)</th>
<th>Single-ended operation</th>
<th>Differential operation</th>
<th>Disconnect/ reconnect</th>
<th>Floppy interface</th>
<th>Tape interface</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size (Q-Bus, Unibus)</th>
<th>Message-passing coprocessor (Multibus II)</th>
<th>Form factor (VMBus)</th>
<th>Comments</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td>•</td>
<td>• SCSI</td>
<td>no</td>
<td>none</td>
<td>none</td>
<td>dual</td>
<td>no</td>
<td>6U</td>
<td>ST506 interface, SA450 interface</td>
<td>$1,014</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>• SCSI</td>
<td>no</td>
<td>none</td>
<td>none</td>
<td>dual</td>
<td>no</td>
<td>6U</td>
<td>optical support</td>
<td>$926 to $972</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 Mb/s</td>
<td>•</td>
<td>• SA450</td>
<td>no</td>
<td>Unix</td>
<td>none</td>
<td>no</td>
<td>no</td>
<td>6U</td>
<td>internal self-test, optical support</td>
<td>$1,224 to $1,564</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 Mb/s</td>
<td>•</td>
<td>none</td>
<td>Cipher 540, QIC-36</td>
<td>Unix</td>
<td>none</td>
<td>dual Q-Bus</td>
<td>—</td>
<td>6U</td>
<td>optical support</td>
<td>$1,496 to $2,006</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 Mb/s</td>
<td>•</td>
<td>none</td>
<td>Cipher 540, QIC-36</td>
<td>Unix</td>
<td>none</td>
<td>quad Unibus</td>
<td>—</td>
<td>6U</td>
<td>optical support, firmware resident diagnostics</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>• SA450</td>
<td>—</td>
<td>yes</td>
<td>yes</td>
<td>6.3 x 9.2</td>
<td>—</td>
<td>6U</td>
<td>floppy interface (SA450)</td>
<td>$1,690</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.2</td>
<td></td>
<td>SCSI</td>
<td>yes</td>
<td>yes</td>
<td>VME, 3U</td>
<td>yes</td>
<td>3U</td>
<td>—</td>
<td></td>
<td>$1,101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td>SCSI</td>
<td>PDOS</td>
<td>PDOS</td>
<td>STD</td>
<td>no</td>
<td>STD</td>
<td>—</td>
<td>battery backed, clock/calendar</td>
<td>$195</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td>4.3 BSD</td>
<td>no</td>
<td>6U</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td>4.3 BSD</td>
<td>no</td>
<td>6U</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>• none</td>
<td>SC5I</td>
<td>Unix 4.2 BSD,</td>
<td>no</td>
<td>6U</td>
<td>—</td>
<td>6U</td>
<td>dual independent SCSI ports</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>• SC5I</td>
<td>Unix, Sun, OS-9</td>
<td>VME, 6U</td>
<td>6U</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**COMPUTER DESIGN** SEPTEMBER 15, 1988 61
<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>CPU</th>
<th>Clock speed (MHz)</th>
<th>SCSI chips</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>Max bus transfer rate (MB/second)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>SCSI target initiator transfer speed (MB/second)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOVME402</td>
<td>VMEbus</td>
<td>-</td>
<td>-</td>
<td>none</td>
<td>8</td>
<td>24</td>
<td>0.18</td>
<td>none</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>IOVME403</td>
<td>VMEbus</td>
<td>-</td>
<td>-</td>
<td>NCR 5380</td>
<td>16</td>
<td>24</td>
<td>0.6</td>
<td>none</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>IOVME303</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>WD33C93</td>
<td>16, 32</td>
<td>16, 32</td>
<td>4.0</td>
<td>2k NV</td>
<td>1k</td>
<td>-</td>
</tr>
<tr>
<td>Ironics</td>
<td>798 Cascadilla St, Ithaca, NY 14850</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>IV-3273</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>NCR 5380</td>
<td>8, 16, 32</td>
<td>32</td>
<td>6</td>
<td>none</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>IV-1602</td>
<td>VMEbus</td>
<td>68010</td>
<td>-</td>
<td>NCR 5380</td>
<td>16</td>
<td>24</td>
<td>4</td>
<td>1M DRAM</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Matrix</td>
<td>1203 New Hope Rd, Raleigh, NC 27610</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SASI</td>
<td>STD</td>
<td>6809</td>
<td>8</td>
<td>discrete logic</td>
<td>8</td>
<td>16</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Megadata</td>
<td>35 Orville Dr, Bohemia, NY 11716</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>M80780</td>
<td>Multibus</td>
<td>-</td>
<td>-</td>
<td>NCR 53C90</td>
<td>16</td>
<td>24</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Micro Industries</td>
<td>691 Greencrest Dr, Westerville, OH 43081</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>mSMP-E346</td>
<td>SMP</td>
<td>none</td>
<td>-</td>
<td>none</td>
<td>8</td>
<td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>mAMS-M340-A1</td>
<td>AMS</td>
<td>80186</td>
<td>8</td>
<td>NCR 5380</td>
<td>8, 16</td>
<td>24</td>
<td>1.5</td>
<td>1M DRAM, 64k EPROM</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Micro-Link</td>
<td>14602 N U.S. Hwy 31, Carmel, IN 46032</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VME620</td>
<td>VMEbus</td>
<td>-</td>
<td>-</td>
<td>WD33C93</td>
<td>8</td>
<td>16, 24</td>
<td>2</td>
<td>512k DRAM opt</td>
<td>512k DRAM</td>
<td>- yes, 2.0</td>
</tr>
<tr>
<td>STD603</td>
<td>STD</td>
<td>-</td>
<td>-</td>
<td>P10</td>
<td>8</td>
<td>8</td>
<td>1</td>
<td>none</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Micro/Sys</td>
<td>1011 Grand Central Ave, Glendale, CA 91201</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SBB740</td>
<td>STD</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>8</td>
<td>8</td>
<td>1</td>
<td>none</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Microproject</td>
<td>4551 Glencoe Ave, Suite 225, Marina Del Rey, CA 90292</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2501-7718-5</td>
<td>VMEbus</td>
<td>68020</td>
<td>12.5</td>
<td>SCN2641</td>
<td>16, 32</td>
<td>24, 32</td>
<td>26.7</td>
<td>256k EPROM, 2k NOVRAM</td>
<td>128k SRAM</td>
<td>-</td>
</tr>
<tr>
<td>2501-7518-7</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>prop.</td>
<td>16, 32</td>
<td>24, 32</td>
<td>26.7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Mini Computer Technology</td>
<td>696 E Trimble Rd, San Jose, CA 95131</td>
<td>VMEbus</td>
<td>none</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>MCT6008</td>
<td>VMEbus</td>
<td>68000</td>
<td>24</td>
<td>Fuji</td>
<td>MB87030</td>
<td>8</td>
<td>16, 20</td>
<td>256k PROM</td>
<td>256k SRAM, 2 to 128k buffers</td>
<td>-</td>
</tr>
<tr>
<td>Asynch. transfer/ speed (Mbytes)</td>
<td>Single-ended Operation</td>
<td>Differential operation</td>
<td>Disconnect/reconnect</td>
<td>Floppy interface</td>
<td>Tape interface</td>
<td>Operating system drivers</td>
<td>Real-time executive</td>
<td>Board size (Quick, Unibus)</td>
<td>Message-passing coprocessor (Multibus II)</td>
<td>Form factor (VMEbus)</td>
</tr>
<tr>
<td>---------------------------------</td>
<td>------------------------</td>
<td>------------------------</td>
<td>---------------------</td>
<td>-----------------</td>
<td>---------------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>--------------------------</td>
<td>--------------------------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>0.18</td>
<td>•</td>
<td>SCSI</td>
<td>9 track</td>
<td>PDOS, Forth</td>
<td>none</td>
<td>6U</td>
<td>2 serial ports</td>
<td>async, 16-bit counter/timer</td>
<td>VME, 6U</td>
<td>6U</td>
</tr>
<tr>
<td>0.60</td>
<td>•</td>
<td>SCSI</td>
<td>9 track</td>
<td>PDOS, Forth</td>
<td>none</td>
<td>6U</td>
<td>2 sync/async serial ports</td>
<td>VME, 6U</td>
<td>6U</td>
<td>2 sync/async serial ports</td>
</tr>
<tr>
<td>4 Mb</td>
<td>•</td>
<td>yes</td>
<td>no</td>
<td>PDOS, Forth</td>
<td>none</td>
<td>6U</td>
<td>VME system controller, calendar/clock</td>
<td>6U</td>
<td>6U</td>
<td>VME system controller, calendar/clock</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>797 FDC</td>
<td>no</td>
<td>none</td>
<td>none</td>
<td>3U</td>
<td>2 RS232 serial ports, 3 counter/timers</td>
<td>6U</td>
<td>6U</td>
<td>2 RS232 serial ports, 3 counter/timers</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>SCSI</td>
<td>Unix V.2</td>
<td>none</td>
<td>STD</td>
<td>OS-9 and flex</td>
<td>none</td>
<td>SBC w/SCSI</td>
<td>SBC w/SCSI</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>SCSI</td>
<td>Unix V.2</td>
<td>pSOS</td>
<td>VME, 6U</td>
<td>6U</td>
<td>no</td>
<td>6U</td>
<td>$1,530</td>
<td>\</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>SCSI</td>
<td>Unix V.2</td>
<td>pSOS</td>
<td>VME, 6U</td>
<td>6U</td>
<td>2 serial ports</td>
<td>async, 16-bit counter/timer</td>
<td>VME, 6U</td>
<td>6U</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>SCSI</td>
<td>Unix V.2</td>
<td>pSOS</td>
<td>VME, 6U</td>
<td>6U</td>
<td>2 sync/async serial ports</td>
<td>VME, 6U</td>
<td>6U</td>
<td>2 sync/async serial ports</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>SCSI</td>
<td>Unix V.2</td>
<td>pSOS</td>
<td>VME, 6U</td>
<td>6U</td>
<td>VME system controller, calendar/clock</td>
<td>6U</td>
<td>6U</td>
<td>VME system controller, calendar/clock</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>CPM, PDOS</td>
<td>PDOS</td>
<td>none</td>
<td>3U</td>
<td>DMA (opt) activity/error lights</td>
<td>no</td>
<td>6U</td>
<td>DMA (opt) activity/error lights</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>SCSI</td>
<td>PDOS</td>
<td>PDOS</td>
<td>none</td>
<td>3U</td>
<td>dynamic bus throttling</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>Unix, Sun-OS, OS-9</td>
<td>VME</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>Unix, Sun-OS, OS-9</td>
<td>VME</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>Unix, Sun-OS, OS-9</td>
<td>VME</td>
<td>none</td>
<td>6U</td>
<td>dynamic bus throttling</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
</tr>
<tr>
<td>1.5</td>
<td>• •</td>
<td>yes</td>
<td>Unix, Sun-OS, OS-9</td>
<td>VME</td>
<td>none</td>
<td>6U</td>
<td>dynamic bus throttling</td>
<td>no</td>
<td>6U</td>
<td>dynamic bus throttling</td>
</tr>
</tbody>
</table>

**COMPUTER DESIGN** SEPTEMBER 15, 1988 63
### DESIGNERS’ BUYING GUIDE/SCSI Host Adapters

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus Type</th>
<th>CPU</th>
<th>CPU Clock Speed (MHz)</th>
<th>SCSI Chips</th>
<th>Bus Transfers (bits)</th>
<th>Address Decoding (bits)</th>
<th>Max Bus Transfer Rate (MB/sec)</th>
<th>Memory Type and Amount (bits)</th>
<th>Buffer/Cache Details</th>
<th>SCSI Target Speed (MB/sec)</th>
<th>Suppliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mizar</td>
<td>VMEbus</td>
<td>CPU</td>
<td>32</td>
<td>WD33C-92/3</td>
<td>16</td>
<td>16</td>
<td>16 VMEbus 256k EPROM, 128k SRAM</td>
<td>1k FIFO</td>
<td>• • 4</td>
<td></td>
<td>NCR, SCSI Technology Group</td>
</tr>
<tr>
<td>MZ 75811</td>
<td>VMEbus</td>
<td>—</td>
<td>—</td>
<td>WD33C-92/3</td>
<td>32</td>
<td>24</td>
<td>—</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Motorola, Microcomputer Div.</td>
</tr>
<tr>
<td>MZ 8500</td>
<td>VMEbus</td>
<td>—</td>
<td>—</td>
<td>WD33C-92/3</td>
<td>16</td>
<td>16</td>
<td>—</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Moya</td>
</tr>
<tr>
<td>ADP 32</td>
<td>Multibus</td>
<td>—</td>
<td>—</td>
<td>NCR 5380 8</td>
<td>16</td>
<td>8, 16</td>
<td>1.3 async 8k PROM, 128k RAM</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Omnibyte</td>
</tr>
<tr>
<td>ADP 33</td>
<td>VMEbus</td>
<td>—</td>
<td>—</td>
<td>NCR 5390 8</td>
<td>16, 32</td>
<td>16, 24, 32</td>
<td>1.3 async 1k x 16 RAM</td>
<td>—</td>
<td>• • up to 5</td>
<td></td>
<td>Pep Modular Computers</td>
</tr>
<tr>
<td>ADP 32</td>
<td>Multibus</td>
<td>—</td>
<td>—</td>
<td>AMD5380</td>
<td>25</td>
<td>20</td>
<td>2M DRAM 2M DRAM</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Performance Technologies</td>
</tr>
<tr>
<td>ADP 33</td>
<td>VMEbus</td>
<td>—</td>
<td>—</td>
<td>AMD5380</td>
<td>20</td>
<td>25</td>
<td>none</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Philips Electronic Instruments</td>
</tr>
<tr>
<td>ADP 33</td>
<td>Multibus</td>
<td>—</td>
<td>—</td>
<td>AMD5380</td>
<td>20</td>
<td>25</td>
<td>none</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>Philips Industrial Automation</td>
</tr>
<tr>
<td>VSCSI</td>
<td>VMEbus</td>
<td>—</td>
<td>—</td>
<td>S3C90 8</td>
<td>16, 24</td>
<td>4</td>
<td>2x1k FIFO</td>
<td>—</td>
<td>• • 4</td>
<td></td>
<td>PG3150</td>
</tr>
</tbody>
</table>

SEPTEMBER 15, 1988 COMPUTER DESIGN
<table>
<thead>
<tr>
<th>Async/transfer speed</th>
<th>Single-ended operation</th>
<th>Differential operation</th>
<th>Floppy interface</th>
<th>Tape interface</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size</th>
<th>Message-passing coprocessor (Multibus II)</th>
<th>Form factor (VME/Bus)</th>
<th>Comments</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5 Mbs</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>no</td>
<td>OS-9, VRTX, VxWorks</td>
<td>OS-9, VRTX, VxWorks</td>
<td>6U</td>
<td></td>
<td></td>
<td></td>
<td>$956</td>
</tr>
<tr>
<td>1.5 Mbs</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>no</td>
<td>OS-9, VRTX, VxWorks</td>
<td>OS-9, VRTX, VxWorks</td>
<td>3U</td>
<td></td>
<td></td>
<td></td>
<td>$295</td>
</tr>
<tr>
<td>115</td>
<td>•</td>
<td>yes</td>
<td>SCSI</td>
<td>system VI/68, VersaDOS</td>
<td>none</td>
<td>STD no</td>
<td></td>
<td></td>
<td></td>
<td>$1,995</td>
<td></td>
</tr>
<tr>
<td>1.1</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>CPM, maxDOS</td>
<td>yes</td>
<td>no</td>
<td>board mounted drive, clock/calendar</td>
<td>$220</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.3</td>
<td>•</td>
<td>•</td>
<td>—</td>
<td>samples avail. (C source)</td>
<td>—</td>
<td>Multibus</td>
<td>—</td>
<td>$275 to $301</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>up to 2</td>
<td>•</td>
<td>•</td>
<td>—</td>
<td>samples avail. (Unix)</td>
<td>—</td>
<td>VME, 6U</td>
<td>6U</td>
<td>$797</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>6U</td>
<td>up to 2 SCSI ports</td>
<td>$1,157</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>6U</td>
<td>up to 4 SCSI ports</td>
<td>$507</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>6U</td>
<td></td>
<td>$2,197</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>none</td>
<td>none</td>
<td>—</td>
<td>requires 2 slots</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>OS-9, PDOS</td>
<td>none</td>
<td>no</td>
<td>no</td>
<td>3U</td>
<td>low printer CMOS technology</td>
<td>—</td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>yes, 350</td>
<td>no</td>
<td>Unix</td>
<td>yes</td>
<td>—</td>
<td>6U</td>
<td>supports target</td>
<td>$1,500</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>yes, 350</td>
<td>no</td>
<td>Unix/Sun</td>
<td>yes</td>
<td>—</td>
<td>6U</td>
<td>supports target</td>
<td>$1,350</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>yes, 350</td>
<td>no</td>
<td>Unix/Sun</td>
<td>yes</td>
<td>—</td>
<td>6U</td>
<td>same as above</td>
<td>$1,675</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>•</td>
<td>yes, 350</td>
<td>no</td>
<td>Unix/Sun</td>
<td>yes</td>
<td>—</td>
<td>6U</td>
<td>same as above, user-defined commands</td>
<td>$2,425</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>•</td>
<td>•</td>
<td>SCSI</td>
<td>SCSI</td>
<td>ERM, Uni-Five</td>
<td>—</td>
<td>6U</td>
<td>68450 DMA controller</td>
<td>$1,550 approx</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

COMPUTER DESIGN SEPTEMBER 15, 1988 65
## DESIGNERS' BUYING GUIDE/SCSI Host Adapters

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>CPU</th>
<th>CPU clock speed (MHz)</th>
<th>SCSI chip(s)</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>Max bus transfer rate (MB/second)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>SCSI target</th>
<th>Systh. transfer</th>
<th>Systh. speed (MB/second)</th>
</tr>
</thead>
<tbody>
<tr>
<td>QLQ-1100</td>
<td>Unibus</td>
<td>NEC U50</td>
<td>28.5</td>
<td>WD33C93</td>
<td>16</td>
<td>16</td>
<td>2.5</td>
<td>64k DRAM buffer</td>
<td>0.75</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Radstone Technology</td>
<td>VMEbus</td>
<td>68008</td>
<td>8</td>
<td>5380</td>
<td>32</td>
<td>16, 24, 32</td>
<td>6</td>
<td>4k SRAM</td>
<td>2k FIFO</td>
<td>no</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Radstone Technology</td>
<td>VMEbus</td>
<td>68000</td>
<td>8</td>
<td>32</td>
<td>16, 24, 32</td>
<td>6</td>
<td>512k EPROM; 256k SRAM</td>
<td>2k FIFO; 8k dual port RAM</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sigma Information Systems</td>
<td>Q-Bus</td>
<td>µVAX, µPDP II</td>
<td>20</td>
<td>not avail.</td>
<td>16</td>
<td>22</td>
<td>0.8</td>
<td>2 data</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Systek</td>
<td>Q-Bus</td>
<td>µVAX, µPDP II</td>
<td>20</td>
<td>not avail.</td>
<td>16</td>
<td>22</td>
<td>1.8</td>
<td>48k buffer</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun Microsystems, OEM Board Products</td>
<td>VMEbus</td>
<td>3840 VME bus</td>
<td>NCR 5380</td>
<td>8, 16, 32</td>
<td>24, 32</td>
<td>6.4</td>
<td>64k SRAM data buffer</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sun Microsystems, OEM Board Products</td>
<td>VMEbus</td>
<td>501-1236 VME bus</td>
<td>NCR 5380</td>
<td>8, 16, 32</td>
<td>24</td>
<td>7</td>
<td>512k FIFO</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Systek</td>
<td>STD</td>
<td>none</td>
<td>NCR 5380</td>
<td>8</td>
<td>20</td>
<td>PD</td>
<td>32k SRAM</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tadpole Technology</td>
<td>VMEbus</td>
<td>68020</td>
<td>16</td>
<td>NCR 5386</td>
<td>32</td>
<td>24, 32</td>
<td>16</td>
<td>64k EPROM, 2M DRAM</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tadpole Technology</td>
<td>VMEbus</td>
<td>68020</td>
<td>14</td>
<td>NCR 53C90 (2)</td>
<td>32</td>
<td>—</td>
<td>40</td>
<td>128k EPROM, 1M DRAM</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME</td>
<td>VMEbus</td>
<td>68008</td>
<td>6</td>
<td>NCR 5385E</td>
<td>8, 16</td>
<td>16, 24</td>
<td>1.5</td>
<td>8k PROM; 8k SRAM</td>
<td>no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME</td>
<td>VMEbus</td>
<td>RTX 2000</td>
<td>20</td>
<td>WD33C93</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>16</td>
<td>64k EPROM; 64k SRAM</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SEPTEMBER 15, 1988 COMPUTER DESIGN**
<table>
<thead>
<tr>
<th>Asynch transfer/ speed (MB/s)</th>
<th>Single-ended operation</th>
<th>Differential operation</th>
<th>Disconnect/reconnect</th>
<th>Poppy interface</th>
<th>Tape interface</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size (QBus, Unibus)</th>
<th>Message-passing coprocessor (Multibus II)</th>
<th>Form factor (VMEbus)</th>
<th>OEM price</th>
<th>Comments</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td>TMSCP</td>
<td>TMSCP</td>
<td>quad</td>
<td>optical</td>
<td></td>
<td>VME, 6U</td>
<td>$271</td>
<td>controls 7 devices</td>
<td>$928</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VME</td>
<td></td>
<td>4 Mb/s SCSI</td>
<td>1.5 Mb/s sustained avail</td>
<td>6U</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VME, 6U</td>
<td></td>
<td>4 Mb/s SCSI</td>
<td>1.5 Mb/s sustained avail</td>
<td>6U</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>SASI</td>
<td>SASI</td>
<td></td>
<td>none</td>
<td></td>
<td>VMS, RSX,</td>
<td>dual</td>
<td></td>
<td>controls 7 devices</td>
<td>VME, 6U</td>
<td>$1,800</td>
<td>for use w/3E120 CPU, on-board Ethernet</td>
<td>$1,200</td>
</tr>
<tr>
<td>-</td>
<td>SCSI</td>
<td>SCSI</td>
<td></td>
<td>not required</td>
<td></td>
<td>VMS, RSX,</td>
<td>dual</td>
<td></td>
<td>controls 7 devices</td>
<td>VME, 6U</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td>incl. in Sun-OS</td>
<td>no</td>
<td>VMS, RSX,</td>
<td>no</td>
<td>6U</td>
<td>$1,200</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td>incl. in Sun-OS</td>
<td>no</td>
<td>RSX, RT11,</td>
<td>no</td>
<td>9U</td>
<td>$271</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>STD (4.5 x 6.5)</td>
<td>no</td>
<td>32 kb SRAM cache</td>
<td>$413</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Unix Sys V</td>
<td>prop</td>
<td>VME</td>
<td>6U</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Unix Sys V</td>
<td>prop</td>
<td>Multibus II</td>
<td>yes</td>
<td></td>
<td></td>
<td>full Intel transport firmware support</td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>none</td>
<td>none</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>memory to memory DMA</td>
<td>$842</td>
</tr>
<tr>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Unix RTX</td>
<td>none</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12 Mips CPU memory to memory DMA</td>
<td>$1,170</td>
</tr>
</tbody>
</table>
### DESIGNERS’ BUYING GUIDE/SCSI Host Adapters

<table>
<thead>
<tr>
<th>Model</th>
<th>CPU clock speed (MHz)</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>Max. bus transfer rate (MB/Sec)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>SCSI target sync. transfer speed (MB/Sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VME Specialists</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME620</td>
<td>VME 3U</td>
<td>NCR 8372</td>
<td>8</td>
<td>24</td>
<td>512k dual-ported RAM</td>
<td>512k dual-ported RAM</td>
<td>•</td>
</tr>
<tr>
<td>VME620 NR</td>
<td>VME 3U</td>
<td>NCR 8372</td>
<td>8</td>
<td>24</td>
<td>2</td>
<td>•</td>
<td>2</td>
</tr>
<tr>
<td><strong>Winsystems</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCM-SCSI</td>
<td>STD, CMOS</td>
<td>8088, 80186, 80286</td>
<td>8</td>
<td>20</td>
<td>none</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td><strong>Xycom</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XVME-405</td>
<td>VMEbus</td>
<td>NCR 5380</td>
<td>8</td>
<td>24</td>
<td>64k PROM</td>
<td>128k SRAM</td>
<td>•</td>
</tr>
<tr>
<td><strong>Xylogics</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>720</td>
<td>VMEbus</td>
<td>8031</td>
<td>16, 32</td>
<td>256k PROM</td>
<td>8k FIFO RAM</td>
<td>•</td>
<td>5</td>
</tr>
<tr>
<td><strong>Ziatech</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZT 8850</td>
<td>STD</td>
<td>none</td>
<td>5, 8</td>
<td>discrete</td>
<td>8</td>
<td>8, 16</td>
<td>•</td>
</tr>
</tbody>
</table>

### Winchester Controllers (VMEbus)

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>CPU clock speed (MHz)</th>
<th>DMA channels (no. and width)</th>
<th>Max. bus transfer rate (MB/Sec)</th>
<th>Operating system drivers</th>
<th>Real-time executive disk type/speed</th>
<th>No. of Winchester disk drives</th>
<th>Disk type/speed</th>
<th>Interleave factor</th>
<th>Zero latency read/write</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Aviv</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DFC 317</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>24</td>
<td>30</td>
<td>Unix</td>
<td>4</td>
<td>SMD</td>
<td>1:1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DFC 304</td>
<td>16, 32</td>
<td>16, 24, 32</td>
<td>20</td>
<td>20</td>
<td>Unix</td>
<td>4</td>
<td>ESDI</td>
<td>1:1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Ciprico</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rimfire 3200</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>80186</td>
<td>10</td>
<td>2.16-bit 30</td>
<td>yes</td>
<td>2</td>
<td>SMD-E, 24 MHz</td>
<td>1:1</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Rimfire 3220</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>80186</td>
<td>10</td>
<td>2.16-bit 30</td>
<td>yes</td>
<td>4</td>
<td>SMD-E, 24 MHz</td>
<td>1:1</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>Rimfire 3400</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>80186</td>
<td>8</td>
<td>2.16-bit 30</td>
<td>yes</td>
<td>2</td>
<td>ESDI, 20 MHz</td>
<td>1:1</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td><strong>Dual Systems</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VUSC</td>
<td>8, 16</td>
<td>68000</td>
<td>10</td>
<td>0</td>
<td>Unix 5.2, P505</td>
<td>8</td>
<td>ST506, 5 Mb/s, SCSI, 1.5 Mb/s</td>
<td>559-2034</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

68    SEPTEMBER 15, 1988    COMPUTER DESIGN
<table>
<thead>
<tr>
<th>Model</th>
<th>Async./transf./ speed (MBps)</th>
<th>Single-ended operation</th>
<th>Differential operation</th>
<th>Floppy Interface</th>
<th>Tape Interface</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size (Q-Bus, Unibus)</th>
<th>Message-passing coprocessor (Multibus II)</th>
<th>Form factor (VMEbus)</th>
<th>Comments</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>• • SCSI</td>
<td>SCSI</td>
<td>OS-9</td>
<td>OS-9</td>
<td>VME, 3U</td>
<td>no</td>
<td>3U</td>
<td>single high, dual-ported RAM</td>
<td>$650</td>
<td>single high</td>
<td>$400</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>• • WD37C65</td>
<td>no</td>
<td>none</td>
<td>none</td>
<td>STD</td>
<td>no</td>
<td>STD</td>
<td>avail in CMOS or NMOS/TTL</td>
<td>$375</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6</td>
<td>• • SCSI</td>
<td>OS-9, PDOS</td>
<td>OS-9, PDOS</td>
<td>3U, 6U</td>
<td></td>
<td></td>
<td></td>
<td>$720</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>• • via daughter card</td>
<td>yes</td>
<td>STD DOS</td>
<td>none</td>
<td>6U</td>
<td>yes</td>
<td>supports Dyanathrottle</td>
<td>$1,375</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>yes</td>
<td>yes</td>
<td>STD DOS</td>
<td>none</td>
<td>6U</td>
<td>yes</td>
<td>DMA op.</td>
<td>$274</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Memory and Amplification (bytes)

<table>
<thead>
<tr>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>Error correction details</th>
<th>Overlapped reads</th>
<th>Look-ahead seeks</th>
<th>Command optimization</th>
<th>Bus master/slave</th>
<th>Intelli handler/Gen levels</th>
<th>Block transfers</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>512k</td>
<td>--</td>
<td>48-bit ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>512k</td>
<td>--</td>
<td>48-bit ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 kbyte SRAM, EPROM</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>15-bit single burst</td>
<td>none</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$1,931</td>
</tr>
<tr>
<td>64 kbyte SRAM, EPROM</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>15-bit single burst</td>
<td>none</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$2,305</td>
</tr>
<tr>
<td>64 kbyte SRAM, EPROM</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>15-bit single burst</td>
<td>none</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$1,295</td>
</tr>
<tr>
<td>128 FIFO, 512k RAM, 64k ROM/ EPROM</td>
<td>--</td>
<td>2 SA450</td>
<td>6U</td>
<td>yes</td>
<td>0/7</td>
<td>yes</td>
<td></td>
<td></td>
<td>$1,018</td>
</tr>
<tr>
<td>Model</td>
<td>Bus transfers (bits)</td>
<td>Address decoding (bits)</td>
<td>CPU</td>
<td>CPU clock speed (Mhz)</td>
<td>DMA channels (no. and width)</td>
<td>Max bus transfer rate (Megabits)</td>
<td>Operating system drivers</td>
<td>Real-time executive</td>
<td>No. of Winchester disk drives</td>
</tr>
<tr>
<td>----------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>--------------</td>
<td>-----------------------</td>
<td>-----------------------------</td>
<td>---------------------------------</td>
<td>----------------------------</td>
<td>---------------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>Dual Systems</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VESDI-32</td>
<td>8, 16</td>
<td></td>
<td>68000</td>
<td>10</td>
<td></td>
<td></td>
<td>Unix 5.2, PS05</td>
<td>4</td>
<td>15 Mbits/s</td>
</tr>
<tr>
<td>VSMD-32</td>
<td>8, 16</td>
<td></td>
<td>68000</td>
<td>10</td>
<td></td>
<td></td>
<td>Unix 5.2, PS05</td>
<td>4</td>
<td>15 Mbits/s</td>
</tr>
<tr>
<td>Electronic Modular Systems</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HD-1</td>
<td>8, 16</td>
<td>16, 24</td>
<td>6809</td>
<td>10</td>
<td>4 16-bit</td>
<td></td>
<td>Unix yes</td>
<td>4</td>
<td>ST506, 5 Mbits/s</td>
</tr>
<tr>
<td>Emulex</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VM21</td>
<td>8, 16, 32</td>
<td>16/24</td>
<td>68000</td>
<td>12.5</td>
<td>1 16 -/32-bit</td>
<td>5</td>
<td>Unix yes</td>
<td>4</td>
<td>ESDI, 20 Mbits/s</td>
</tr>
<tr>
<td>VM31</td>
<td>8, 16, 32</td>
<td>16/24</td>
<td>68000</td>
<td>12.5</td>
<td>1 16 -/32-bit</td>
<td>5</td>
<td>Unix yes</td>
<td>4</td>
<td>SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>Force Computers</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WFC-1</td>
<td>8, 16</td>
<td>24/16</td>
<td>WD</td>
<td>4</td>
<td>yes</td>
<td>4</td>
<td>yes yes</td>
<td>3</td>
<td>ST506, 5 Mbits/s</td>
</tr>
<tr>
<td>ISCSI-1</td>
<td>8, 16</td>
<td>24</td>
<td>68010</td>
<td>10</td>
<td>4 yes</td>
<td>yes</td>
<td>yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integrated Solutions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME-SCSI/11</td>
<td>8, 16</td>
<td>24</td>
<td>28000</td>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interphase</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VSMD 3200</td>
<td>8, 16, 32</td>
<td>16, 24, 32</td>
<td>68000</td>
<td>12.5</td>
<td></td>
<td></td>
<td>Unix 4.2 BSD, Unix 4.3 BSD</td>
<td>4</td>
<td>SMD, SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>VSMD 4200</td>
<td>16, 32</td>
<td>16, 24, 32</td>
<td>68000</td>
<td>12.5</td>
<td>1 16 -/32-bit</td>
<td>30</td>
<td>same as above</td>
<td>4</td>
<td>SMD, SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>VESDI 4201</td>
<td>16, 32</td>
<td>16, 24, 32</td>
<td>68000</td>
<td>10</td>
<td></td>
<td>30</td>
<td>same as above</td>
<td>4</td>
<td>SMD, SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>Matrix</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MS-HFD</td>
<td>16</td>
<td>24</td>
<td>68454</td>
<td>16</td>
<td>1 16-bit</td>
<td>5</td>
<td>yes no</td>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
</tr>
<tr>
<td>Micro Industries</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PG3101A</td>
<td>16</td>
<td>24</td>
<td>8X305</td>
<td>1 16-bit</td>
<td>none</td>
<td>no</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Microproject</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2501-7718-5</td>
<td>16, 32</td>
<td></td>
<td>68020</td>
<td>12.5, 16.7</td>
<td></td>
<td>26.7</td>
<td>Unix, PS05, OS-9, MTOS-UX, VRTX</td>
<td>no</td>
<td>7</td>
</tr>
<tr>
<td>2501-7518-7</td>
<td>16, 32</td>
<td></td>
<td>none</td>
<td>16.7</td>
<td></td>
<td>26.7</td>
<td>same as above</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>Memory type and amount (bytes)</td>
<td>Buffer/cache details</td>
<td>Error detection details</td>
<td>Error correction details</td>
<td>Floppy interface</td>
<td>Overlapped seeks</td>
<td>Command optimization</td>
<td>Form factor</td>
<td>Bus master/slave</td>
<td>Interrupt handler/pent levels</td>
</tr>
<tr>
<td>--------------------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>------------------------</td>
<td>-----------------</td>
<td>-----------------</td>
<td>-------------------</td>
<td>--------------</td>
<td>----------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>12k RAM</td>
<td>none</td>
<td>32-bit ECC</td>
<td>burst mode</td>
<td>6U yes</td>
<td>0/7</td>
<td>6U no</td>
<td>0/7 yes</td>
<td>$1,234</td>
<td></td>
</tr>
<tr>
<td>512k RAM</td>
<td>512-byte dual-ported, LRU, read-ahead/look around same as above</td>
<td>48-bit ECC</td>
<td>11-bit burst</td>
<td>none</td>
<td>6U yes</td>
<td>1/7 no</td>
<td>$1,204</td>
<td></td>
<td></td>
</tr>
<tr>
<td>512k RAM</td>
<td>512-byte dual-ported, LRU, read-ahead/look around same as above</td>
<td>48-bit ECC</td>
<td>11-bit burst</td>
<td>none</td>
<td>6U yes</td>
<td>1/7 no</td>
<td>$1,426</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12k EPROM, 128k SRAM</td>
<td>—</td>
<td>—</td>
<td>SA460</td>
<td>6U no</td>
<td>0/7</td>
<td>$1,000</td>
<td></td>
<td>6U yes</td>
<td></td>
</tr>
<tr>
<td>16k RAM</td>
<td>16k</td>
<td>self test</td>
<td>—</td>
<td>—</td>
<td>6U yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4k x 24 ROM, 1k RAM</td>
<td>—</td>
<td>—</td>
<td>48-bit ECC</td>
<td>6U yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12B kbyte</td>
<td>48-bit ECC</td>
<td>—</td>
<td>—</td>
<td>6U yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12B kbyte</td>
<td>48-bit ECC</td>
<td>—</td>
<td>—</td>
<td>6U yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128 byte</td>
<td>32-bit ECC</td>
<td>—</td>
<td>—</td>
<td>6U yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256k EPROM, 2k NOVRAM</td>
<td>—</td>
<td>—</td>
<td>SCSI</td>
<td>6U yes</td>
<td>0/7 yes</td>
<td>$1,160</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128 kbyte</td>
<td>—</td>
<td>—</td>
<td>SCSI</td>
<td>6U yes</td>
<td>0/7 yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## DESIGNERS' BUYING GUIDE/Winchester Controllers (VMEbus)

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>CPU</th>
<th>DMA channels</th>
<th>Max bus transfer rate</th>
<th>Real-time executive</th>
<th>Disk type/speed</th>
<th>Interleave factor</th>
<th>Zero latency read/write</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mizar</td>
<td>1419 Dunn Dr, Carrollton, TX 75006 (800) 635-0200</td>
<td>Circle 393</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MZ 7400</td>
<td>16</td>
<td>24</td>
<td>68000</td>
<td>10</td>
<td>4 16-bit</td>
<td>VxWorks, VRTX, OS-9</td>
<td>yes</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 yes</td>
</tr>
<tr>
<td>Motorola, Microcomputer Div.</td>
<td>2900 S Diablo Way, DW283, Tempe, AZ 85282 (602) 438-3518</td>
<td>Circle 397</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MVME 32081</td>
<td>8, 16</td>
<td>24</td>
<td>8X305</td>
<td>1 16-bit</td>
<td>system V/68, VersaDOS</td>
<td>no</td>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
<td>2:1 yes</td>
</tr>
<tr>
<td>MVME 321</td>
<td>8, 16, 32</td>
<td>24, 32</td>
<td>68010</td>
<td>1 32-bit</td>
<td>8</td>
<td>system V/68, VersaDOS</td>
<td>no</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 yes</td>
</tr>
<tr>
<td>Nissho Electronics</td>
<td>17320 Red Hill Ave, Suite 200, Irvine, CA 92714 (714) 261-8811</td>
<td>Circle 402</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N2306</td>
<td>16</td>
<td>68010</td>
<td>10</td>
<td>0</td>
<td>10 16-bit</td>
<td>Z80</td>
<td>yes</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 no</td>
</tr>
<tr>
<td>Pep Modular Computers</td>
<td>600 N Bell Ave, Pittsburgh, PA 15106 (412) 279-6661</td>
<td>Circle 408</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMSC</td>
<td>16</td>
<td>24</td>
<td>Z80</td>
<td>4</td>
<td>OS-9, PDOS</td>
<td>yes</td>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
<td>prog. no</td>
</tr>
<tr>
<td>Philips Electronic Instruments</td>
<td>85 McKee Dr, Mahwah, NJ 07430 (230) 592-3800</td>
<td>Philips Industrial Automation</td>
<td>PO Box 218, 5600 MD Eindhoven, the Netherlands + 31 40 785509</td>
<td>Circle 410</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PG 3101</td>
<td>8, 16</td>
<td>16, 24</td>
<td>8X305</td>
<td>8</td>
<td>1 16-bit</td>
<td>Unix 5.2, ERM, DRM</td>
<td>--</td>
<td>ST506, 5 Mbits/s</td>
<td>prog. no</td>
</tr>
<tr>
<td>Radstone Technology</td>
<td>One Blue Hill Plaza, Pearl River, NY 10965 (914) 735-4661</td>
<td>Circle 414</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WFC-1</td>
<td>8, 16</td>
<td>16, 24, 32</td>
<td>8X305</td>
<td>8</td>
<td>1 16-bit</td>
<td>VersaDOS</td>
<td>no</td>
<td>ST506, 5 Mbits/s</td>
<td>prog. no</td>
</tr>
<tr>
<td>Scientific Micro Systems</td>
<td>339 N Bernardo Ave, Mountain View, CA 94043 (415) 962-5458</td>
<td>Circle 416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SM56009</td>
<td>16</td>
<td>24</td>
<td>68k</td>
<td>--</td>
<td>OS-9, Unix V</td>
<td>no</td>
<td>2</td>
<td>ST506/ESDI, 1:1 no</td>
<td>no</td>
</tr>
<tr>
<td>Stollmann GmbH</td>
<td>Max Brauer-Allee 79-81, D2000 Hamburg 50, W Germany 40-389-003-0</td>
<td>Circle 426</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDC 31</td>
<td>16 (m), 8 (s)</td>
<td>24</td>
<td>micro-controller</td>
<td>16</td>
<td>1 16-bit</td>
<td>Unix, VersaDOS, PDOS, OS-9</td>
<td>no</td>
<td>2</td>
<td>SMD, 40 Mbits/s</td>
</tr>
<tr>
<td>SDC 32</td>
<td>16 (m), 8 (s)</td>
<td>24</td>
<td>micro-controller</td>
<td>16</td>
<td>1 16-bit</td>
<td>same as above</td>
<td>no</td>
<td>2</td>
<td>SMD, 40 Mbits/s</td>
</tr>
<tr>
<td>SDC 33</td>
<td>16 (m), 8 (s)</td>
<td>24</td>
<td>micro-controller</td>
<td>16</td>
<td>1 16-bit</td>
<td>same as above</td>
<td>no</td>
<td>2</td>
<td>SMD, 40 Mbits/s</td>
</tr>
<tr>
<td>SDC 34</td>
<td>16 (m), 8 (s)</td>
<td>24</td>
<td>micro-controller</td>
<td>16</td>
<td>1 16-bit</td>
<td>same as above</td>
<td>no</td>
<td>2</td>
<td>SMD, 40 Mbits/s</td>
</tr>
<tr>
<td>SB-SDC 4032</td>
<td>8, 16, 32</td>
<td>24, 32</td>
<td>micro-controller</td>
<td>68020</td>
<td>16 (20) 1 (local), 1 (VME)</td>
<td>Unix V</td>
<td>no</td>
<td>2</td>
<td>SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>EXT-SDC 40</td>
<td>8, 16, 32</td>
<td>24, 32</td>
<td>micro-controller</td>
<td>68020</td>
<td>16 (20) 1 (local), 1 (VME)</td>
<td>Unix V</td>
<td>no</td>
<td>2</td>
<td>SMD-E, 24 Mbits/s</td>
</tr>
<tr>
<td>Storage Concepts</td>
<td>1622 Deere Ave, Irvine, CA 92714 (714) 852-8511</td>
<td>Circle 427</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME plus 31</td>
<td>16, 32</td>
<td>32</td>
<td>2901 8031</td>
<td>12.9</td>
<td>2 40</td>
<td>Unix</td>
<td>yes</td>
<td>par. E-SMD, 12 Mbits/s</td>
<td>1:1 no</td>
</tr>
</tbody>
</table>

72 SEPTEMBER 15, 1988 COMPUTER DESIGN
<table>
<thead>
<tr>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
<th>Error detection details</th>
<th>Error correction details</th>
<th>Floppy interface</th>
<th>Overlapped seeks</th>
<th>Command optimization factor</th>
<th>Bus master/slave</th>
<th>Intrp. handler/igen levels</th>
<th>Block transfers</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>32k RAM, 32k ROM</td>
<td>ping pong buffer</td>
<td>implied seeks</td>
<td>transparent</td>
<td>WD1772</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>6U yes</td>
<td>7/7</td>
<td>yes $1,279</td>
</tr>
<tr>
<td>1k RAM, 128k ROM</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>2 SA400/800</td>
<td>•</td>
<td>6U yes</td>
<td>0/—</td>
<td>no</td>
<td>$995</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32k RAM, 128k ROM</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>4 SA400</td>
<td>•</td>
<td>6U yes</td>
<td>0/—</td>
<td>no</td>
<td>$1,695</td>
<td></td>
<td></td>
</tr>
<tr>
<td>128k EPROM, 10k SRAM</td>
<td>64 kbyte</td>
<td>32-bit ECC</td>
<td>single burst</td>
<td>none</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>6U yes</td>
<td>0/7</td>
<td>yes $1,950</td>
</tr>
<tr>
<td>16k DRAM, 16k ROM</td>
<td>32-bit ECC</td>
<td>no</td>
<td>3 SA850</td>
<td>3U no</td>
<td>0/7 no</td>
<td>6U yes</td>
<td>0/1 no</td>
<td>$1,600</td>
<td></td>
<td></td>
</tr>
<tr>
<td>—</td>
<td>0.5 kbyte</td>
<td>32-bit ECC, 16-bit CRC</td>
<td>to 11 bits burst</td>
<td>SA450, SA850</td>
<td>6U yes</td>
<td>0/1 no</td>
<td>yes $1,600</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2k SRAM</td>
<td>2 kbyte</td>
<td>32-bit ECC</td>
<td>single burst</td>
<td>SA450</td>
<td>6U no</td>
<td>0/7 no</td>
<td>no</td>
<td>$1,150</td>
<td></td>
<td></td>
</tr>
<tr>
<td>—</td>
<td>32 kbyte</td>
<td>64-bit ECC</td>
<td>2 SA465</td>
<td>•</td>
<td>—</td>
<td>no</td>
<td>yes $1,150</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 FIFO PROM</td>
<td>64 byte FIFO</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>no</td>
<td>6U yes</td>
<td>0/6 no</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 FIFO PROM</td>
<td>64 byte FIFO</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>no</td>
<td>6U yes</td>
<td>0/6 no</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 FIFO PROM</td>
<td>64 byte FIFO</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>no</td>
<td>6U yes</td>
<td>0/6 no</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 FIFO PROM</td>
<td>64 byte FIFO</td>
<td>32-bit ECC</td>
<td>11 bit burst</td>
<td>no</td>
<td>6U yes</td>
<td>0/6 no</td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>512k RAM, 64M EPROM</td>
<td>Stollmann intelligent reading algorithm same as above</td>
<td>48-bit ECC</td>
<td>15-bit burst</td>
<td>no</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>6U yes</td>
<td>0/7 no</td>
<td>—</td>
</tr>
<tr>
<td>512k RAM, 64M EPROM</td>
<td>Stollmann intelligent reading algorithm same as above</td>
<td>48-bit ECC</td>
<td>15-bit burst</td>
<td>no</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>6U yes</td>
<td>0/7 no</td>
<td>—</td>
</tr>
<tr>
<td>8k RAM, 32k EPROM</td>
<td>512 kbyte</td>
<td>32-bit ECC</td>
<td>auto. ECC</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>6U yes</td>
<td>7/7 yes</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### DESIGNERS’ BUYING GUIDE/Winchester Controllers (VMEbus)

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>CPU</th>
<th>CPU clock speed (MHz)</th>
<th>DMA channels (no. and width)</th>
<th>Max bus transfer rate (Mbytes/s)</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>No. of Winchester disk drives</th>
<th>Disk type/speed</th>
<th>Interleave factor</th>
<th>Zero latency read/write</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Storage Concepts</strong></td>
<td>1622 Deere Ave, Irvine, CA 92714 (714) 852-8511</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VME plus-51</td>
<td>8, 32</td>
<td>32</td>
<td>8186 (10)</td>
<td>10</td>
<td>40</td>
<td>Unx</td>
<td>yes</td>
<td>63</td>
<td>ESDI, up to 3 1:1 no</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Xycom</td>
<td>750 N Maple Rd, Saline, MI 48176 (800) 367-7300</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XVME-404</td>
<td>8, 16</td>
<td>24</td>
<td>Am9590</td>
<td>10</td>
<td>1 16-bit</td>
<td>OS 9, PDOS</td>
<td>yes</td>
<td>2</td>
<td>ESDI, ST506, 5 Mbits/s prog. yes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Xylogics</td>
<td>53 Third Ave, Burlington, MA 01803 (617) 272-8140</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>753</td>
<td>16, 32</td>
<td>20</td>
<td>80C31</td>
<td>16</td>
<td>32-bit</td>
<td>Unx</td>
<td>yes</td>
<td>4</td>
<td>SMD 1:1 yes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>754</td>
<td>16, 32</td>
<td>20</td>
<td>80C31</td>
<td>16</td>
<td>32-bit</td>
<td>Unx</td>
<td>yes</td>
<td>4</td>
<td>SMD 1:1 yes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>714</td>
<td>16, 32</td>
<td>20</td>
<td>80C31</td>
<td>16</td>
<td>32-bit</td>
<td>Unx</td>
<td>yes</td>
<td>4</td>
<td>SMD 1:1 yes</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Winchester Controllers

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>CPU</th>
<th>CPU clock speed</th>
<th>DMA channels (no. and width)</th>
<th>Max bus transfer rate (Mbytes/s)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details (bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aviv</td>
<td>26 Cummings Pk, Woburn, MA 01801 (617) 933-1165</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DFC 817</td>
<td>Unibus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DFC 507</td>
<td>Multibus</td>
<td>16, 20, 24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2.4</td>
<td>8k FIFO buffer</td>
<td>1M</td>
</tr>
<tr>
<td>DFC 904</td>
<td>Q-Bus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>1M</td>
<td></td>
</tr>
<tr>
<td>DFC 804</td>
<td>Unibus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DFC 917</td>
<td>Q-Bus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>1M</td>
<td></td>
</tr>
<tr>
<td>Ciprico</td>
<td>2955 Xenium Ln, Plymouth, MN 55441 (612) 559-2034</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rim Fire 1200</td>
<td>Multibus I</td>
<td>8, 16</td>
<td>24</td>
<td>80186</td>
<td>10</td>
<td>2 16-bit</td>
<td>2</td>
<td>32k EPROM</td>
<td>64k cache</td>
</tr>
<tr>
<td>Rim Fire 1400</td>
<td>Multibus I</td>
<td>8, 16</td>
<td>24</td>
<td>80186</td>
<td>8</td>
<td>2 16-bit</td>
<td>3.2</td>
<td>64k EPROM</td>
<td>128k cache</td>
</tr>
<tr>
<td>Rim Fire 2200</td>
<td>Multibus II</td>
<td>8, 16, 24, 32</td>
<td>12</td>
<td>80186</td>
<td>10</td>
<td>2 16-bit</td>
<td>32</td>
<td>64k SRAM, 64k EPROM</td>
<td>512k cache</td>
</tr>
<tr>
<td>Computer Dynamics</td>
<td>107 S Main St, Greer, SC 29651 (803) 877-8700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WIN-35</td>
<td>STD</td>
<td>8</td>
<td>16</td>
<td>Z80, 8088/86</td>
<td>10</td>
<td>external</td>
<td>5</td>
<td>2k sector buffer</td>
<td></td>
</tr>
<tr>
<td>WIN-8</td>
<td>STD</td>
<td>8</td>
<td>16</td>
<td>Z80, 8088/86</td>
<td>10</td>
<td>0</td>
<td>4.3</td>
<td>2k sector buffer</td>
<td></td>
</tr>
<tr>
<td>Memory type and amount (bytes)</td>
<td>Buffer/cache details</td>
<td>Error detection details</td>
<td>Error correction details</td>
<td>Floppy interface</td>
<td>Overlapped seeks</td>
<td>Command optimization</td>
<td>Scatter/gather commands</td>
<td>Command factor</td>
<td>Bus master/slave</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>-------------------------</td>
<td>------------------</td>
<td>------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>---------------</td>
<td>----------------</td>
</tr>
<tr>
<td>2 Mbyte</td>
<td>48-bit ECC</td>
<td>11-bit burst</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>6U</td>
<td>yes</td>
<td>7/7</td>
<td>yes</td>
</tr>
<tr>
<td>64 kbyte SRAM</td>
<td>64k SRAM</td>
<td>32-bit ECC</td>
<td>double burst</td>
<td>SA450</td>
<td>3/6U</td>
<td>yes</td>
<td>0/7</td>
<td>no</td>
<td>$1,050</td>
</tr>
<tr>
<td>256k PROM, 16k FIFO</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>auto read retries</td>
<td>no</td>
<td>--</td>
<td>6U</td>
<td>yes</td>
<td>0/7</td>
<td>no</td>
</tr>
<tr>
<td>256k PROM, 16k SRAM</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>auto read retries</td>
<td>no</td>
<td>--</td>
<td>6U</td>
<td>yes</td>
<td>0/7</td>
<td>no</td>
</tr>
<tr>
<td>256k PROM, 16k FIFO</td>
<td>512 kbyte</td>
<td>48-bit ECC</td>
<td>auto read retries</td>
<td>no</td>
<td>--</td>
<td>6U</td>
<td>yes</td>
<td>0/7</td>
<td>no</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>No. of Winchester disk drives</th>
<th>Disk type/speed</th>
<th>Interleave factor</th>
<th>Zero latency read/write</th>
<th>Error detection details</th>
<th>Error correction details</th>
<th>Overlapped seeks</th>
<th>Command optimization</th>
<th>Scatter/gather commands</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 SMD</td>
<td>1:1</td>
<td>--</td>
<td>48-bit ECC</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>MSCP</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>quad</td>
<td>--</td>
</tr>
<tr>
<td>4 SMD</td>
<td>1:1</td>
<td>--</td>
<td>32-bit ECC</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>Unix, RMX-86</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>6U</td>
<td>--</td>
</tr>
<tr>
<td>4 ESDI</td>
<td>1:1</td>
<td>--</td>
<td>48-bit ECC</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>MSCP</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>quad</td>
<td>--</td>
</tr>
<tr>
<td>4 ESDI</td>
<td>1:1</td>
<td>--</td>
<td>48-bit ECC</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>MSCP</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>quad</td>
<td>--</td>
</tr>
<tr>
<td>4 SMD</td>
<td>1:1</td>
<td>--</td>
<td>48-bit ECC</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>MSCP</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>quad</td>
<td>--</td>
</tr>
<tr>
<td>4 SMD-E, 24 MHz</td>
<td>1:1</td>
<td>yes</td>
<td>48-bit ECC</td>
<td>14-bit single</td>
<td>--</td>
<td>--</td>
<td>iRMX 86/286, Sun OS, Unix V</td>
<td>yes</td>
<td>--</td>
<td>--</td>
<td>$1,605</td>
<td>--</td>
</tr>
<tr>
<td>2 ESDI, 16 MHz</td>
<td>1:1</td>
<td>yes</td>
<td>48-bit ECC</td>
<td>15-bit single</td>
<td>--</td>
<td>--</td>
<td>iRMX 86/286, Sun OS, Unix V</td>
<td>yes</td>
<td>--</td>
<td>--</td>
<td>$1,295</td>
<td>--</td>
</tr>
<tr>
<td>4 SMD-E, 24 MHz</td>
<td>1:1</td>
<td>yes</td>
<td>48-bit ECC</td>
<td>15-bit single</td>
<td>--</td>
<td>--</td>
<td>iRMX 286, Unix V</td>
<td>yes</td>
<td>--</td>
<td>--</td>
<td>$2,475</td>
<td>--</td>
</tr>
<tr>
<td>4 ST506/ST412, 5 Mbits/s</td>
<td>1:3</td>
<td>no</td>
<td>CRC</td>
<td>w/auto retry</td>
<td>--</td>
<td>--</td>
<td>CP/M, MS-DOS</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>STD</td>
<td>--</td>
</tr>
<tr>
<td>4 Shugart SA-1000, 8 in.</td>
<td>1:3</td>
<td>no</td>
<td>CRC</td>
<td>w/auto retry</td>
<td>--</td>
<td>--</td>
<td>CP/M, MS-DOS</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>STD</td>
<td>--</td>
</tr>
<tr>
<td>Model</td>
<td>Bus</td>
<td>Bus transfers (bits)</td>
<td>Address decoding (bits)</td>
<td>CPU</td>
<td>CPU clock speed</td>
<td>DMA channels (no. and width)</td>
<td>Max bus transfer rate (Mbps)</td>
<td>Memory type and amount (bytes)</td>
<td>Buffer/cache details</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>----------</td>
<td>--------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>-----</td>
<td>-----------------</td>
<td>-------------------------------</td>
<td>-----------------------------</td>
<td>--------------------------------</td>
<td>----------------------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cromemco</td>
<td>280 N Bernardo Ave, PO Box 7400, Mountain View, CA 94039 (415) 964-7400</td>
<td>Circle 335</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESDC</td>
<td>Multibus</td>
<td>8</td>
<td>24</td>
<td>Z80</td>
<td>4</td>
<td>8-bit</td>
<td>1</td>
<td>256k RAM</td>
<td>196k LRV cache</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dilog</td>
<td>1555 S Sinclair St, Anaheim, CA 92806 (714) 937-5700</td>
<td>Circle 346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MO806</td>
<td>Q-Bus</td>
<td>7.5M</td>
<td>16, 18, 22</td>
<td></td>
<td></td>
<td>16-bit</td>
<td>1.0</td>
<td>8k RAM</td>
<td>FIFO buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MO896</td>
<td>Q-Bus</td>
<td>20M</td>
<td>16, 18, 22</td>
<td></td>
<td></td>
<td>16-bit</td>
<td>2.5</td>
<td>16k RAM</td>
<td>FIFO buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DG686</td>
<td>Q-Bus</td>
<td>15M</td>
<td>16, 18, 22</td>
<td></td>
<td></td>
<td>16-bit</td>
<td>1.75</td>
<td>16k RAM</td>
<td>FIFO buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DQ246</td>
<td>Q-Bus</td>
<td>30M</td>
<td>16, 18, 22</td>
<td></td>
<td></td>
<td>16-bit</td>
<td>3.75</td>
<td>32k RAM</td>
<td>FIFO buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DQ256</td>
<td>Q-Bus</td>
<td>30M</td>
<td>16, 18, 22</td>
<td></td>
<td></td>
<td>16-bit</td>
<td>3.75</td>
<td>32k RAM</td>
<td>FIFO buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Emulex</td>
<td>3545 Harbor Blvd, Costa Mesa, CA 92626 (714) 662-5600</td>
<td>Circle 350</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QD21</td>
<td>Q-Bus adapt.</td>
<td>16, 18, 22</td>
<td>LSI-11, µPDP-11, µVAX II</td>
<td></td>
<td></td>
<td>2 MB/s</td>
<td>26k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QD24</td>
<td>Q-Bus adapt.</td>
<td>22</td>
<td>µVAX 3500, µVAX 3600</td>
<td></td>
<td></td>
<td>2 MB/s</td>
<td>57k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QD33</td>
<td>Q-Bus adapt.</td>
<td>22</td>
<td>LSI-11, µPDP-11, µVAX II</td>
<td></td>
<td></td>
<td>3 MB/s</td>
<td>26k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QD34</td>
<td>Q-Bus adapt.</td>
<td>16, 18, 22</td>
<td>µVAX 3500, µVAX 3600</td>
<td></td>
<td></td>
<td>3 MB/s</td>
<td>32k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UD23</td>
<td>Unibus adapt.</td>
<td>16, 18</td>
<td>PDP-11, VAX Unibus</td>
<td></td>
<td></td>
<td>2</td>
<td>32k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UD33</td>
<td>Unibus adapt.</td>
<td>16, 18</td>
<td>PDP-11, VAX Unibus</td>
<td></td>
<td></td>
<td>3</td>
<td>25k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gespacing</td>
<td>50 W Hoover Ave, Suite 2, Mesa, AZ 85202 (602) 962-5559</td>
<td>Circle 359</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GESHDC-1A</td>
<td>G-64/G-96</td>
<td>8</td>
<td>24</td>
<td>WD</td>
<td>20</td>
<td>yes</td>
<td>1.2</td>
<td>1</td>
<td>8k</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel</td>
<td>3065 Bowers Ave, PO Box 58065, Santa Clara, CA 95052 (800) 548-4725</td>
<td>Circle 367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>iSBC 214</td>
<td>Multibus</td>
<td>8, 16</td>
<td>24</td>
<td>80186</td>
<td>5</td>
<td>4 8-bit, 2 16-bit</td>
<td>2.5</td>
<td>32k ROM</td>
<td>128k data buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>iSBC 221</td>
<td>Multibus</td>
<td>16</td>
<td>24</td>
<td>80186</td>
<td>10</td>
<td>2 8-bit, 3 16-bit</td>
<td>5</td>
<td>64k ROM</td>
<td>128k data buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>iSBC 186</td>
<td>Multibus II</td>
<td>32</td>
<td>32</td>
<td>80186</td>
<td>5</td>
<td>4 8-bit, 2 16-bit</td>
<td>32</td>
<td>64k ROM</td>
<td>128k data buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interphase</td>
<td>2925 Merrell Rd, Dallas, TX 75229 (214) 350-9000</td>
<td>Circle 368</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storager II</td>
<td>Multibus</td>
<td>–</td>
<td>68000</td>
<td>10</td>
<td></td>
<td>–</td>
<td>–</td>
<td>16k</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMD 2190</td>
<td>Multibus</td>
<td>8, 16</td>
<td>8, 16</td>
<td>8085</td>
<td>12</td>
<td>24-bit</td>
<td>4</td>
<td>16k</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No. of Winchester disk drives</td>
<td>Disk type/speed</td>
<td>Interleave factor</td>
<td>Zero latency read/writes</td>
<td>Error detection details</td>
<td>Error correction details</td>
<td>Overlapped seeks</td>
<td>Lookahead seeks</td>
<td>Command optimization</td>
<td>Scatter/gather commands</td>
<td>Operating system drivers</td>
<td>Real-time executive</td>
<td>Board size</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>-----------------</td>
<td>-------------------</td>
<td>--------------------------</td>
<td>------------------------</td>
<td>-------------------------</td>
<td>-------------------</td>
<td>----------------</td>
<td>--------------------</td>
<td>------------------------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-----------</td>
</tr>
<tr>
<td>2</td>
<td>ESDI, 10 Mbits/s</td>
<td>1:1 yes ECC poly 32-bit</td>
<td>11-bit single burst</td>
<td>•</td>
<td>•</td>
<td>Unix 4.3, Cromix</td>
<td>—</td>
<td>IEEE-696</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 no 32-bit</td>
<td>32-bit</td>
<td>•</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>dual</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ESDI, 20 Mbits/s</td>
<td>1:1 no 32-bit</td>
<td>—</td>
<td>• • •</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>dual</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 15 Mbits/s</td>
<td>1:1 no 32-bit</td>
<td>32-bit</td>
<td>• • •</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>quad</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SMD, 20 Mbits/s</td>
<td>1:1 no 32-bit</td>
<td>32-bit</td>
<td>• • •</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>quad</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SMD, 24 Mbits/s</td>
<td>1:1 no 32-bit</td>
<td>32-bit</td>
<td>• • •</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>quad</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ESDI, 10 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>11-bit single burst</td>
<td>• • •</td>
<td>Micro VMS V4.1, Ultrix-32m, V1.2</td>
<td>no</td>
<td>quad</td>
<td>$1,017</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 24 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>11-bit single burst</td>
<td>• • •</td>
<td>Micro VMS V4.1, Ultrix-32m, V1.2</td>
<td>no</td>
<td>quad</td>
<td>$1,187</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>SMD, SMD-E, 24 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>—</td>
<td>• • •</td>
<td>Micro VMS V4.1, Ultrix-32m, V1.2</td>
<td>no</td>
<td>dual</td>
<td>$1,496</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SMD-E, 24 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>—</td>
<td>• • •</td>
<td>Micro VMS V4.1, Ultrix-32m, V1.2</td>
<td>no</td>
<td>quad</td>
<td>$1,666</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 15 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>11-bit single burst</td>
<td>• • •</td>
<td>VMS, RSTS/E, RX11-M, RT11 RX11M+</td>
<td>no</td>
<td>quad</td>
<td>$1,700</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 24 Mbits/s</td>
<td>1:1 no 48-bit ECC, 16-bit CRC</td>
<td>11-bit single burst</td>
<td>• • •</td>
<td>VMS, RSTS/E, RX11-M, RT11 RX11M+</td>
<td>no</td>
<td>hex</td>
<td>$2,380</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 yes CRC</td>
<td>CRC</td>
<td>OS-9</td>
<td>OS-9, PDOS 3U</td>
<td>$293</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 yes CRC</td>
<td>CRC</td>
<td>ECC (Winchester)</td>
<td>iRMX1, rMX11, Unix</td>
<td>—</td>
<td>Multi-bus 1</td>
<td>$1,090</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ESDI, 10 Mbits/s</td>
<td>1:1 yes CRC</td>
<td>ECC (Winchester)</td>
<td>iRMX1, rMX11, Unix</td>
<td>iRMX11, Unix</td>
<td>—</td>
<td>Multi-bus 1</td>
<td>$1,421</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ST506, 5 Mbits/s</td>
<td>1:1 yes CRC</td>
<td>ECC (Winchester)</td>
<td>iRMX1, rMX11, Unix</td>
<td>iRMX11, Unix</td>
<td>—</td>
<td>6U</td>
<td>$1,871</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### DESIGNERS' BUYING GUIDE/Winchester Controllers

<table>
<thead>
<tr>
<th>Model</th>
<th>Interphase</th>
<th>Matrix</th>
<th>Medium</th>
<th>Micro Technology</th>
<th>Micro/Sys</th>
<th>Moya</th>
<th>Qualogy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>Multibus</td>
<td>STD</td>
<td>Multibus</td>
<td>O-Bus</td>
<td>STD</td>
<td>STD</td>
<td>O-Bus</td>
</tr>
<tr>
<td>Address decoding (bits)</td>
<td>8, 16</td>
<td>8</td>
<td>16</td>
<td>16</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>CPU</td>
<td>8085</td>
<td>6809</td>
<td>80186</td>
<td>80186</td>
<td>80186</td>
<td>9,216</td>
<td>9,216</td>
</tr>
<tr>
<td>CPU clock speed</td>
<td>12</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>2.8</td>
<td>2.3</td>
</tr>
<tr>
<td>DMA channels (no. and width)</td>
<td>24-bit</td>
<td>18-bit</td>
<td>16-bit</td>
<td>16-bit</td>
<td>16-bit</td>
<td>2.8-bit</td>
<td>2.3</td>
</tr>
<tr>
<td>Max bus transfer rate (MB/s)</td>
<td>4</td>
<td>64k</td>
<td>10</td>
<td>3</td>
<td>1</td>
<td></td>
<td>1M cache</td>
</tr>
<tr>
<td>Memory type and amount (bytes)</td>
<td>128k EPROM</td>
<td>128k</td>
<td>128k</td>
<td>50 non-volatile</td>
<td>50 non-volatile</td>
<td>1M cache</td>
<td>1M cache</td>
</tr>
<tr>
<td>Buffer/cache details (bytes)</td>
<td>128k EPROM</td>
<td>128k</td>
<td>128k</td>
<td>50 non-volatile</td>
<td>50 non-volatile</td>
<td>1M cache</td>
<td>1M cache</td>
</tr>
</tbody>
</table>

- **Interphase**: 2925 Merrell Rd, Dallas, TX 75229 (214) 350-9000
- **Matrix**: 1203 New Hope Rd, Raleigh, NC 27610 (919) 833-2000
- **Megadata**: 35 Orville Dr, Bohemia, NY 11716 (516) 589-6800
- **Micro Technology**: 1620 Miraloma Ave, Placentia, CA 92670 (714) 632-7580
- **Micro/Sys**: 1011 Grand Central Ave, Glendale, CA 91201 (818) 244-4600
- **Moya**: 9001 Oso Ave, Unit C, Chatsworth, CA 91311 (818) 700-1200
- **Qualogy**: 2241 Lundy Ave, San Jose, CA 95131 (408) 434-5200

---

**SEPTEMBER 15, 1988 COMPUTER DESIGN**
<table>
<thead>
<tr>
<th>No. of Winchester disk drives</th>
<th>Disk type/speed</th>
<th>Interleave factor</th>
<th>Zero latency read/write</th>
<th>Error detection details</th>
<th>Error correction details</th>
<th>Overlapped seeks</th>
<th>Command optimization</th>
<th>Operating system drivers</th>
<th>Real-time executive</th>
<th>Board size</th>
<th>OEM price</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>24</td>
<td>1:1</td>
<td>no</td>
<td>32-bit</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>Unix V, Unix 4.2 BSR, RMX68</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>OS-9 and flex no STD bus</td>
<td></td>
<td></td>
<td>$297</td>
</tr>
<tr>
<td>2, 4 (opt.)</td>
<td>ST506, 5 Mbits/s, ESDI 10/15 Mbits/s</td>
<td>1:1 no</td>
<td>CRC, CCITT, 16-bit double burst</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 15 MHz</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>Reed-Solomon single, double burst</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>VMS, Unix, RT11, RSX11, RSX11MT, RSTS/E</td>
<td>dual</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI/ST506, 15 MHz</td>
<td>1:1 no</td>
<td>CRC, same as above</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 15 MHz</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>same as above</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>VMS, Unix, RT11, RSX11MT, RSTS/E</td>
<td>dual</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 15 MHz</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>same as above</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td>VMS, Unix, RT11, RSX11MT, RSTS/E</td>
<td>dual</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>5¼, 8 &amp; 14 in.</td>
<td></td>
<td>no</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(4.5 x $140 6.9)</td>
</tr>
<tr>
<td>7</td>
<td>SCSI, 1.5 Mbits/s</td>
<td>1:1 no</td>
<td>ECC, drive dependent</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP/M, MAX-DOS yes</td>
<td>STD $220</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 10 Mbits/s</td>
<td>1:1 yes</td>
<td>Reed-Solomon polynomial</td>
<td>48-bit ECC</td>
<td>•</td>
<td>•</td>
<td>•</td>
<td></td>
<td>quad</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ST506/SA 1000, 5 Mbits/s</td>
<td>1:1 no</td>
<td>CRC, 32-bit ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 slot iSBC 604/614</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ST506/412, 5 Mbits/s</td>
<td>1:1 no</td>
<td>CRC, 32-bit ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 slot iSBC 604/614</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ESDI, 10 Mbits/s</td>
<td>1:1 no</td>
<td>CRC, 32-bit ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 slot iSBC 604/614</td>
<td></td>
</tr>
</tbody>
</table>

**COMPUTER DESIGN SEPTEMBER 15, 1988 79**
### Designers' Buying Guide/Winchester Controllers

<table>
<thead>
<tr>
<th>Model</th>
<th>Bus</th>
<th>Bus transfers (bits)</th>
<th>Address decoding (bits)</th>
<th>CPU</th>
<th>CPU clock speed</th>
<th>DMA channels (no. and width)</th>
<th>Max bus transfer rate (MB/byte/s)</th>
<th>Memory type and amount (bytes)</th>
<th>Buffer/cache details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scientific Micro Systems</td>
<td>Multibus 16</td>
<td>24</td>
<td>286, 386</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>track cache</td>
</tr>
<tr>
<td>Scientific Micro Systems</td>
<td>Q-Bus 16</td>
<td>24</td>
<td>11/23, 11/73</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>track cache</td>
</tr>
<tr>
<td>Sigma Information Systems</td>
<td>Q-Bus 16</td>
<td>24</td>
<td>11/23, 11/73</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>track cache</td>
</tr>
<tr>
<td>SDC-RQD-11-SC</td>
<td>Q-Bus 16</td>
<td>22</td>
<td>µVAX, µPDP</td>
<td>20</td>
<td>1.8</td>
<td>512k EPROM</td>
<td></td>
<td>1M cache</td>
<td></td>
</tr>
<tr>
<td>SDC-RQD-11-EC</td>
<td>Q-Bus 16</td>
<td>22</td>
<td>µVAX, µPDP</td>
<td>20</td>
<td>1.8</td>
<td>512k EPROM</td>
<td></td>
<td>1M cache</td>
<td></td>
</tr>
<tr>
<td>SDC-RQD-11-C</td>
<td>Q-Bus 16</td>
<td>22</td>
<td>µVAX, µPDP</td>
<td>20</td>
<td>1.8</td>
<td>256k EPROM</td>
<td></td>
<td>full track buffer</td>
<td></td>
</tr>
<tr>
<td>SDC-RQD-11-SCSI</td>
<td>Q-Bus 16</td>
<td>22</td>
<td>µVAX, µPDP</td>
<td>20</td>
<td>1.8</td>
<td></td>
<td></td>
<td></td>
<td>48k buffer</td>
</tr>
<tr>
<td>Storage Concepts</td>
<td>1622 Deere Ave, Irvine, CA 92714</td>
<td>(714) 852-8511</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 427</td>
</tr>
<tr>
<td>Concept 31-QB</td>
<td>Q-Bus 16</td>
<td>22</td>
<td>2901, 8031</td>
<td>12.0</td>
<td>16-bit</td>
<td>12.3</td>
<td>16k</td>
<td>512k</td>
<td></td>
</tr>
<tr>
<td>Systek</td>
<td>1027 N Kellogg St, Kennewick, WA 98336</td>
<td>(509) 735-1200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 433</td>
</tr>
<tr>
<td>6320</td>
<td>STD 8</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>32k RAM</td>
<td>32k RAM</td>
</tr>
<tr>
<td>XYlogics</td>
<td>53 Third Ave, Burlington, MA 01803</td>
<td>(617) 272-8140</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Circle 450</td>
</tr>
<tr>
<td>451</td>
<td>Multibus 16</td>
<td>24</td>
<td>8031</td>
<td>12</td>
<td>16-bit</td>
<td>3</td>
<td>128 PROM</td>
<td>8k FIFO</td>
<td></td>
</tr>
<tr>
<td>431</td>
<td>Multibus 16</td>
<td>24</td>
<td>8031</td>
<td>12</td>
<td>16-bit</td>
<td>3</td>
<td>128 PROM</td>
<td>8k FIFO</td>
<td></td>
</tr>
<tr>
<td>432</td>
<td>Multibus 16</td>
<td>24</td>
<td>8031</td>
<td>12</td>
<td>16-bit</td>
<td>3</td>
<td>128 PROM</td>
<td>8k FIFO</td>
<td></td>
</tr>
<tr>
<td>No. of Winchester disk drives</td>
<td>Disk type/speed</td>
<td>Interleave factor</td>
<td>Zero latency read/write</td>
<td>Error detection details</td>
<td>Error correction details</td>
<td>Overlapped seeks</td>
<td>Command optimization</td>
<td>Operating system drivers</td>
<td>Real-time executive</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>----------------</td>
<td>------------------</td>
<td>------------------------</td>
<td>------------------------</td>
<td>------------------------</td>
<td>------------------</td>
<td>----------------------</td>
<td>----------------------</td>
<td>------------------</td>
</tr>
<tr>
<td>2</td>
<td>ST506/ESDI</td>
<td>1:1</td>
<td>no</td>
<td>64-bit ECC</td>
<td>•</td>
<td>•</td>
<td>RMX 286</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>2</td>
<td>ST506/ESDI</td>
<td>1:1</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>RT-11, RSX</td>
<td>quad</td>
<td>$900</td>
</tr>
<tr>
<td>1</td>
<td>optical</td>
<td>1:1</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>VMS</td>
<td>quad</td>
<td>$1,150</td>
</tr>
<tr>
<td>2</td>
<td>SMD-E, 25 Mbits/s</td>
<td>1:1</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>not required</td>
<td>VMS, RMX-286, RTX11M, RSTSE, RT-11, TSX, Unix, DSM</td>
<td>quad</td>
</tr>
<tr>
<td>4</td>
<td>ESDI, 25 Mbits/s</td>
<td>1:1</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>not required</td>
<td>same as above</td>
<td>quad</td>
</tr>
<tr>
<td>2</td>
<td>ST506, 10 Mbits/s</td>
<td>1:2, 1:3</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>not required</td>
<td>same as above</td>
<td>dual</td>
</tr>
<tr>
<td>4</td>
<td>SCSI, 10 Mbits/s</td>
<td>1:1</td>
<td>no</td>
<td>ECC</td>
<td>•</td>
<td>•</td>
<td>not required</td>
<td>same as above</td>
<td>dual</td>
</tr>
<tr>
<td>4</td>
<td>parallel, SMD-E</td>
<td>1:1</td>
<td>no</td>
<td>ECC, CRC</td>
<td>32-bit double burst</td>
<td>•</td>
<td>MicroVMS</td>
<td>VMS</td>
<td>quad</td>
</tr>
<tr>
<td>4</td>
<td>SCSI, 8 Mbits/s</td>
<td>1:1</td>
<td>—</td>
<td>32-bit ECC</td>
<td>•</td>
<td>•</td>
<td>MS-DOS</td>
<td>STD</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SMD, 2.4 Mbytes/s</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>32-bit ECC</td>
<td>•</td>
<td>Xenix, RMX-286</td>
<td>no</td>
<td>Multi-bus I</td>
</tr>
<tr>
<td>2</td>
<td>ST506</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>48-bit ECC</td>
<td>•</td>
<td>Xenix, RMX-286</td>
<td>no</td>
<td>Multi-bus I</td>
</tr>
<tr>
<td>4</td>
<td>ESDI</td>
<td>1:1</td>
<td>no</td>
<td>CRC</td>
<td>48-bit ECC</td>
<td>•</td>
<td>Xenix, RMX-286</td>
<td>no</td>
<td>Multi-bus I</td>
</tr>
</tbody>
</table>

**COMPUTER DESIGN** **SEPTEMBER 15, 1988** 81
A complete range of color monitor technologies and sizes for every application.

There's a lot to consider when sizing up a supplier of color graphic display monitors. Critical questions arise, such as manufacturing experience, technology innovation, proven reliability, product selection, and customer support.

That's why you should consider Mitsubishi.

For years, Mitsubishi Electronics has led the industry in supplying color graphics monitors. Mitsubishi offers the widest range of monitor features, sizes and advanced technologies on the market today. Quality monitors to support your exact requirements—whether large screen, small screen, fixed-frequency or multiple-frequency performance.

A comprehensive line which includes 14", 15", 16", 20", 26", 33", and 37" models, available in a variety of performance ranges. Whatever your application—CAD/CAM, image processing, presentation graphics, or desktop publishing—Mitsubishi has the right monitor, at the right cost.

Technology leadership.

When you size up technological advancements, Mitsubishi clearly leads the way. The leader in auto-tracking technology with more models and sizes, covering the broadest range of horizontal scan frequencies, than anyone else. The leader in dynamic beam focus (DBF) technology for sharper, clearer images to the edge of the screen. And the leader in microprocessor-enhanced, digital scan mode memory technology for optimum display size and clarity in any mode, text or graphic, or when switching between multiple modes.

OEM experience and commitment.

And when you size up Mitsubishi's continuing commitment to serving the OEM market, you'll find a company with the industry's broadest range of experience, service, applications assistance and resources to support you with high-quality monitors in volume.

To size up monitor technology, one name is all you have to know: Mitsubishi. Call or write Mitsubishi Electronics America, Inc., Computer Peripherals Division, 991 Knox Street, Torrance, CA 90502, (213) 217-5732.

The leader in auto-tracking technology.

Mitsubishi's auto-tracking monitors automatically track horizontal and vertical frequencies, eliminating manual frequency adjustments. From 14" to 37" display sizes, Mitsubishi offers you a total solution in auto-tracking convenience and versatility.

The leader in large screen technology.

Mitsubishi offers the two largest auto-tracking monitors in the industry today. Bright, vivid colors on our big 33" or 37" monitors result in greater impact and add a new dimension to the growing presentation graphics market.
The leader in microprocessor-enhanced technology.

Mitsubishi was the first on the market with auto-tracking microprocessor-enhanced monitors. Digital scan mode memory features a microprocessor in the monitor which can remember up to 20 combinations of settings for horizontal width, phase, centering and pincushion correction, as well as vertical height and centering.

The leader in dynamic beam focusing (DBF).

With advanced DBF technology, Mitsubishi offers OEMs distortion-free, high-resolution displays. DBF technology changes the beam shape from elliptical to circular as it strikes the corners and edges of the CRT, resulting in the highest picture quality possible over the entire screen.

### Mitsubishi Monitors

<table>
<thead>
<tr>
<th>Screen Size</th>
<th>Model</th>
<th>Horizontal Scan Frequency (kHz)</th>
<th>Screen Size</th>
<th>Model</th>
<th>Horizontal Scan Frequency (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>14&quot;</td>
<td>XC1409C</td>
<td>15.7</td>
<td>20&quot;</td>
<td>C3920/21/22</td>
<td>15-24</td>
</tr>
<tr>
<td>14&quot;</td>
<td>XC1410C/30C</td>
<td>22 or 15.75</td>
<td>20&quot;</td>
<td>C6920/21/22</td>
<td>28-36</td>
</tr>
<tr>
<td>14&quot;</td>
<td>XC1429C</td>
<td>31.5</td>
<td>20&quot;</td>
<td>HA3905*</td>
<td>15.7 - 36</td>
</tr>
<tr>
<td>14&quot;</td>
<td>AUM1381A</td>
<td>15.7 - 36</td>
<td>20&quot;</td>
<td>HL6905**</td>
<td>30-64</td>
</tr>
<tr>
<td>14&quot;</td>
<td>FA3415/25*</td>
<td>15.7 - 36</td>
<td>20&quot;</td>
<td>HG6905*</td>
<td>40-67</td>
</tr>
<tr>
<td>14&quot;</td>
<td>HF1400/50</td>
<td>15.5 - 20</td>
<td>20&quot;</td>
<td>HG6905*</td>
<td>40-70</td>
</tr>
<tr>
<td>14&quot;</td>
<td>HF2400/50</td>
<td>20-25</td>
<td>20&quot;</td>
<td>HG6905*</td>
<td>40-70</td>
</tr>
<tr>
<td>14&quot;</td>
<td>HF3400/50</td>
<td>30-35</td>
<td>26&quot;</td>
<td>C3510</td>
<td>15-18</td>
</tr>
<tr>
<td>15&quot;</td>
<td>FHF3500</td>
<td>(flat square) 30-35</td>
<td>26&quot;</td>
<td>C6512</td>
<td>28-34</td>
</tr>
<tr>
<td>16&quot;</td>
<td>C8652</td>
<td>47-52</td>
<td>33&quot;</td>
<td>XC3310*</td>
<td>15-35</td>
</tr>
<tr>
<td>16&quot;</td>
<td>FG6600</td>
<td>60-65</td>
<td>37&quot;</td>
<td>XC3710*</td>
<td>15-35</td>
</tr>
<tr>
<td>16&quot;</td>
<td>HL/FL6605**</td>
<td>30-64</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Auto-tracking  *Microprocessor-enhanced programmable display settings  °Available with DBF

Sales Offices:
- Carrollton, TX (214) 241-5300
- Minnetonka, MN (612) 938-7779
- Mt. Prospect, IL (312) 298-9223
- Norcross, GA (404) 368-4845
- Piscataway, NJ (201) 981-1001
- Sunnyvale, CA (408) 730-5900
- Torrance, CA (213) 217-5732
- Woburn, MA (617) 938-1220

Performance Peripherals.
The rapidly declining costs and exponential performance improvements of desktop computer systems coupled with the growing availability of personal-computer-based CAD and desktop-publishing applications software have ignited a rising demand for higher performance, higher resolution graphics technology. Low-cost but fairly sophisticated PC CAD packages such as AutoCAD and VersaCAD, and popular desktop-publishing packages such as Ventura and Pagemaker, are bringing those functions in-house for a rising number of firms. With highly respected market researchers such as Dataquest (San Jose, CA) predicting that the market for high-resolution graphics systems will grow ten-fold over the next five years, monitor manufacturers are rushing to develop products with higher resolutions and larger display sizes.

As the accompanying table demonstrates, at least 22 companies already offer ultrahigh-resolution monitors capable of resolutions of 1,024 × 1,024 pixels or better. Improved electron gun design inside the CRT, better convergence of the electron beams as they scan the screen, higher contrast phosphors and glare-reducing faceplate materials are helping to improve the legibility of these displays with each succeeding product generation. In addition, ergonomic improvements such as tilt-and-swivel base-plates and front-panel controls designed to eliminate user discomfort are becoming virtually mandatory features.

Monitors for all frequencies

Multiscanning is finally coming of age in the ultrahigh-resolution color monitor arena. Monitors capable of automatically adjusting to ranges of horizontal and vertical synchronization frequencies have been available in the low end since NEC (Mountain View, CA) debuted its Multisync units in 1985. The ability of these monitors to adapt to the variety of PC cards available operating at various graphics standards, such as Color Graphics Adapter, Enhanced Graphics Adapter and Video Graphics Array (VGA), lets monitor vendors meet the wide range of performance requirements with a single unit.

Those same benefits haven’t been available at the high-end professional graphics level, however. With little in the way of standards beyond VGA, monitor manufacturers have had to face a wide range of frequencies. Prohibitive manufacturing costs and difficulties relating to power-supply design have also hindered multiscanning monitors at higher resolutions. “As frequencies go up, it’s more difficult to maintain a bright and accurate high-resolution display because scan rates are typically dependent on the high energy pulses of the monitor’s power supply,” says Roger Nielsen, president of Monitronix (Westerville, OH). “Without an independent high-voltage power supply, the video display inevitably suffers.

But monitor manufacturers are finally finding ways to overcome these obstacles. Within the last six months, Mitsubishi (Torrance, CA) extended the scope of its autotracking, or multiscanning, Diamond Scan family into the ultrahigh-resolution range by adding the 20 L, a 20-in. (19-in. viewable) monitor capable of supporting resolutions from 640 × 480 pixels (VGA) to 1,280 × 1,024 pixels. (A 16-in. unit was introduced in March.)

The 20 L features a microprocessor-controlled digital scan mode memory that automatically fine tunes the setting of a display’s size and position, both horizontally and vertically. The microprocessor-based circuitry, supported by EEPROMs, stores up to 20 discrete combinations of settings.

“We wanted a monitor that would handle all the recent controller cards and work through all the CAD/CAM controller cards,” says Charles Root, marketing manager for the company’s Peripherals Division. “There seem to be an infinite variation of frequencies, so it was necessary to give the user the ability to fine tune the vertical and horizontal frequencies, so that the quality of the image was comparable to an image from a fixed-frequency monitor.”

Both the 16- and 20-in. units use 100-MHz video bandwidths with 30- to 64-kHz horizontal scanning frequencies and 50- to 90-Hz vertical scanning frequencies. Both have a
The Real Single Board Computer

The TP32V from Tadpole

• The Philosophy •

Designed for optimum system performance from a single full IEE 1014 VME board, the TP32V needs no other cards, piggybacks or mezzanines to deliver the full potential of the 16-33 MHz MC68030. To maximise overall throughput, all the onboard I/O facilities were designed to take advantage of hardware transfer buffers, DMA facilities and advanced DRAM arbitration techniques between competing resources.

• The Specification •

- MC68030 16-33MHz
- MC68450 4-channel DMA controller
- 4Mb multi-ported nibble-mode DRAM
- AMD Lance IEEE 802.3 Ethernet with DMA
- Z8530 SCC giving two DMA-driven RS232 sync/asynchronous ports and two further RS232 asynchronous ports
- NCR 53C90 DMA-driven synchronous or asynchronous SCSI interface
- Floppy disk controller
- Full VME Rev C.1 IEEE 1014 interface
- 64-512Kb EPROM
- Battery-backed RTC/SRAM
- Full debug monitor
- Optional MC68881/2 FPU
- TP-IX/68K version of UNIX V.3.1 *
- NFS, RFS, TCP/IP

• The Evidence •

Tadpole Technology

Tadpole Technology plc
Titan House, Castle Park,
Cambridge, CB3 0AY, UK
Tel: 0223 461000
Fax: 0223 460727

Tadpole Technology Inc
Reservoir Place,
1601 Trapelo Road, Waltham,
Massachusetts, 02154, USA
Tel: 0101-617-890-8898
Fax: 0101-617-890-7573

Tadpole Technology Inc
2157 O'tool Avenue
Suite F, San Jose,
California, 95131, USA
Tel: 0101-408-435-8223
Fax: 0101-408-435-8482

* TP-IX V.3.1 is derived from UNIX V.3.1

UNIX is a trademark of A&T
Ethernet is a trademark of the Xerox Corporation
VRTX is a trademark of Ready Systems
CIRCLE NO. 24
## ULTRAHIGH-RESOLUTION MONITORS

<table>
<thead>
<tr>
<th>Model</th>
<th>Resolution (pixels)</th>
<th>Input signals</th>
<th>Dot pitch (mm)</th>
<th>Vertical scan rates (Hz)</th>
<th>Horizontal scan rates (Hz)</th>
<th>Bandwidth (MHz)</th>
<th>Price (OEM quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aydin, Controls Div</td>
<td>1,024 x 1,024 RGB</td>
<td>0.31</td>
<td>40 to 70</td>
<td>25 to 38</td>
<td>40</td>
<td></td>
<td>$1,425 to $2,195</td>
<td>interlaced, metal cabinet or open chassis</td>
</tr>
<tr>
<td>Barco Industries</td>
<td>1,280 x 1,024 RGB</td>
<td>0.31</td>
<td>40 to 70</td>
<td>62 to 66</td>
<td>100</td>
<td></td>
<td>$1,675 to $3,390</td>
<td>noninterlaced</td>
</tr>
<tr>
<td>Chugai Boyeki (America)</td>
<td>1,280 x 1,024 RGB</td>
<td>0.31</td>
<td>45 to 70</td>
<td>65 to 75</td>
<td>120</td>
<td></td>
<td>$1,897</td>
<td>noninterlaced; cabinet, rack slide or chassis</td>
</tr>
<tr>
<td>Congraphic</td>
<td>2,880 x 720</td>
<td>0.31</td>
<td>60</td>
<td>48</td>
<td>80</td>
<td></td>
<td>$2,500</td>
<td>same as above</td>
</tr>
<tr>
<td>Conrac Display Products Group</td>
<td>1,600 x 1,280 ECL</td>
<td>0.31</td>
<td>67</td>
<td>89</td>
<td>200</td>
<td></td>
<td>$3,495</td>
<td>Mac II compatible</td>
</tr>
<tr>
<td>Cornerstone Technology</td>
<td>1,600 x 1,280 ECL</td>
<td>0.31</td>
<td>67</td>
<td>89</td>
<td>200</td>
<td></td>
<td>$3,495</td>
<td>two-page layout or DTP</td>
</tr>
<tr>
<td>Display Tek</td>
<td>1,024 x 1,280 all</td>
<td>0.31</td>
<td>70</td>
<td>100</td>
<td>120</td>
<td></td>
<td>$2,495</td>
<td>Mac II compatible</td>
</tr>
<tr>
<td>E Machines</td>
<td>1,280 x 1,024 RGB</td>
<td>0.31</td>
<td>60</td>
<td>65</td>
<td>100</td>
<td></td>
<td>$990</td>
<td>noninterlaced</td>
</tr>
<tr>
<td>Hitachi America, Office Automation Systems Div</td>
<td>1,280 x 1,024 RGB</td>
<td>0.31</td>
<td>60</td>
<td>75</td>
<td>150</td>
<td></td>
<td>$2,250</td>
<td>noninterlaced</td>
</tr>
</tbody>
</table>

Key: * = retail price; ECL = emitter coupled logic; HGC = Hercules graphics card; MDA = monochrome display adapter; RGB = red-green-blue; RGB/analog = monitor that uses analog signals to carry RGB signals; VGA = Video Graphics Array

86 SEPTEMBER 15, 1988 COMPUTER DESIGN
<table>
<thead>
<tr>
<th>Model</th>
<th>Monochrome or color</th>
<th>Size (in.)</th>
<th>Resolution (pixels)</th>
<th>Input signals</th>
<th>Dot pitch (mm)</th>
<th>Vertical scan rates (kHz)</th>
<th>Horizontal scan rates (kHz)</th>
<th>Bandwidth (MHz)</th>
<th>Price (OEM quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hitachi America, Office Automation Systems Div</td>
<td>color</td>
<td>20</td>
<td>2,048 x 2,048</td>
<td>RGB</td>
<td>0.21</td>
<td>60</td>
<td>126</td>
<td>250</td>
<td>$38,000</td>
<td>noninterlaced</td>
</tr>
<tr>
<td>HM-6219</td>
<td>color</td>
<td>25</td>
<td>1,280 x 1,024</td>
<td>RGB</td>
<td>0.37</td>
<td>55 to 65</td>
<td>61 to 64</td>
<td>100</td>
<td>$18,800</td>
<td>noninterlaced</td>
</tr>
<tr>
<td>Micro Display Systems</td>
<td>1310 Vermillion St, PO Box 455, Hastings, MN 55033</td>
<td>mono</td>
<td>1280 x 1204</td>
<td>ECL</td>
<td>30 to 100</td>
<td>48 to 64</td>
<td>50 to 100</td>
<td>200</td>
<td>$3,695</td>
<td>antiglare screen</td>
</tr>
<tr>
<td>1000 (Genius®)</td>
<td>mono</td>
<td>15</td>
<td>736 x 1,008</td>
<td>TTL</td>
<td>60</td>
<td>63</td>
<td>66</td>
<td>106.6</td>
<td>$3,695</td>
<td>single page (66 lines)</td>
</tr>
<tr>
<td>Microvitec</td>
<td>1943 Providence Court, College Park, GA 30337</td>
<td>mono</td>
<td>1280 x 1204</td>
<td>RGB</td>
<td>0.31</td>
<td>50 to 90</td>
<td>40 to 70</td>
<td>110</td>
<td>$2,145*</td>
<td>autotracking</td>
</tr>
<tr>
<td>Mitsubishi Electronics America</td>
<td>991 Knox St, Torrance, CA 90502</td>
<td>color</td>
<td>1280 x 1204</td>
<td>RGB</td>
<td>0.31</td>
<td>45 to 90</td>
<td>40 to 74</td>
<td>160</td>
<td>$3,695</td>
<td>autotrack, tilt-swat base opt. diamond scan, autotrack</td>
</tr>
<tr>
<td>Monitronix</td>
<td>929 Eastwind Dr, Suite 220, Westerville, OH 43081</td>
<td>mono</td>
<td>1024 x 1024</td>
<td>analog</td>
<td>160</td>
<td>160</td>
<td>160</td>
<td>250</td>
<td>$6,995</td>
<td>-</td>
</tr>
<tr>
<td>Nanao USA</td>
<td>23510 Telo Ave, #5, Torrance, CA 90505</td>
<td>color</td>
<td>1024 x 1024</td>
<td>TTL</td>
<td>0.31</td>
<td>55 to 75</td>
<td>31.5 to 78</td>
<td>120</td>
<td>$3,999*</td>
<td>autotrack, front controls</td>
</tr>
<tr>
<td>NEC Home Electronics (USA)</td>
<td>1255 Michael Dr, Wood Dale, IL 60191</td>
<td>mono</td>
<td>1024 x 1024</td>
<td>analog</td>
<td>30 to 60</td>
<td>30 to 64</td>
<td>30 to 64</td>
<td>100</td>
<td>$1,999*</td>
<td>noninterlaced config. for PC XT, PC AT</td>
</tr>
<tr>
<td>Princeton Graphic Systems</td>
<td>601 Ewing St, Bldg A, Princeton, NJ 08540</td>
<td>mono</td>
<td>1024 x 1024</td>
<td>analog</td>
<td>70</td>
<td>76</td>
<td>76</td>
<td>100</td>
<td>$949*</td>
<td>paper-white phosphor; PC XT, PC AT, Mac II/ SE compatible</td>
</tr>
<tr>
<td>Sigma Designs</td>
<td>46501 Landing Pkwy, Fremont, CA 94538</td>
<td>mono</td>
<td>1024 x 1024</td>
<td>analog</td>
<td>60</td>
<td>74.6</td>
<td>160</td>
<td>$2,495</td>
<td>$4,995</td>
<td>control panel</td>
</tr>
<tr>
<td>LVS-PC-1901</td>
<td>mono</td>
<td>19</td>
<td>1,664 x 1,200</td>
<td>ECL</td>
<td>60</td>
<td>75</td>
<td>160</td>
<td>$2,495</td>
<td>$2,395</td>
<td>832 x 600 pixel resolution mode same as above</td>
</tr>
<tr>
<td>Colormax</td>
<td>color</td>
<td>19</td>
<td>1,528 x 870</td>
<td>RGB</td>
<td>0.31</td>
<td>70</td>
<td>63</td>
<td>100</td>
<td>$2,495</td>
<td>-</td>
</tr>
<tr>
<td>LVS-SE-1901</td>
<td>mono</td>
<td>19</td>
<td>1,664 x 1,200</td>
<td>TTL</td>
<td>60</td>
<td>75 MHz</td>
<td>160</td>
<td>$2,495</td>
<td>$4,995</td>
<td>-</td>
</tr>
<tr>
<td>LVS-M2-1901</td>
<td>mono</td>
<td>19</td>
<td>1,664 x 1,200</td>
<td>TTL</td>
<td>60</td>
<td>75 MHz</td>
<td>160</td>
<td>$2,495</td>
<td>$2,495</td>
<td>-</td>
</tr>
</tbody>
</table>
### ULTRAHIGH RESOLUTION MONITORS

<table>
<thead>
<tr>
<th>Model</th>
<th>Monochrome or color</th>
<th>Size (in.)</th>
<th>Resolution (pixels)</th>
<th>Input signals</th>
<th>Dot pitch (mm)</th>
<th>Vertical scan rates (Hz)</th>
<th>Horizontal scan rates (kHz)</th>
<th>Bandwidth (MHz)</th>
<th>Price (QEM quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>GDM 1601</td>
<td>color</td>
<td>16</td>
<td>—</td>
<td>—</td>
<td>0.26</td>
<td>64</td>
<td>—</td>
<td>100</td>
<td>$3,095</td>
<td>—</td>
</tr>
<tr>
<td>GDM 1602</td>
<td>color</td>
<td>16</td>
<td>—</td>
<td>RGB</td>
<td>0.26</td>
<td>64</td>
<td>64</td>
<td>100</td>
<td>$3,095</td>
<td>—</td>
</tr>
<tr>
<td>GDM 1953</td>
<td>color</td>
<td>19</td>
<td>1,280 x 1,024</td>
<td>RGB</td>
<td>0.31</td>
<td>59.9</td>
<td>64</td>
<td>100</td>
<td>$4,195</td>
<td>noninterlaced</td>
</tr>
<tr>
<td><strong>Tektronix</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GMA201</td>
<td>mono</td>
<td>19</td>
<td>2,048 x 1,536</td>
<td>analog, video, sync</td>
<td>60</td>
<td>93</td>
<td></td>
<td>200</td>
<td>—</td>
<td>dynamic focus and astigmatism control</td>
</tr>
<tr>
<td>GMA202</td>
<td>mono</td>
<td>19</td>
<td>1,536 x 2,048</td>
<td>analog, video</td>
<td>60</td>
<td>126</td>
<td>200</td>
<td></td>
<td>—</td>
<td>same as above</td>
</tr>
<tr>
<td>GMA251</td>
<td>mono</td>
<td>19</td>
<td>2,048 x 1,536</td>
<td>digital, TTL</td>
<td>60</td>
<td>93</td>
<td>200</td>
<td></td>
<td>2,048 x 2,048 pixel frame buffer</td>
<td></td>
</tr>
<tr>
<td><strong>Toshiba America</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P20CU00</td>
<td>color</td>
<td>21</td>
<td>1,280 x 1,024, 1,024 x 768</td>
<td>RGB</td>
<td>0.31</td>
<td>47 to 73</td>
<td>31.5, 48, 64</td>
<td>100</td>
<td>—</td>
<td>autoscanning between VGA - 48.64 Khz</td>
</tr>
<tr>
<td>P19CU00</td>
<td>color</td>
<td>20</td>
<td>1,280 x 1,024</td>
<td>RGB</td>
<td>0.31</td>
<td>50 to 70</td>
<td>64</td>
<td>100</td>
<td>—</td>
<td>compact, lightweight</td>
</tr>
<tr>
<td><strong>U.S. Pixel</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PX15</td>
<td>mono</td>
<td>15</td>
<td>1,600 x 1,200</td>
<td>TTL, ECL, linear</td>
<td>60</td>
<td>90 to 75</td>
<td>35 to 75</td>
<td>180</td>
<td>$495</td>
<td>antireflection faceplate</td>
</tr>
<tr>
<td>PX19</td>
<td>mono</td>
<td>19</td>
<td>1,600 x 1,200</td>
<td>TTL, ECL, linear</td>
<td>60</td>
<td>90 to 75</td>
<td>35 to 75</td>
<td>180</td>
<td>$595</td>
<td>antireflection faceplate</td>
</tr>
<tr>
<td>PX19CAB</td>
<td>mono</td>
<td>19</td>
<td>1,600 x 1,200</td>
<td>TTL, ECL, linear</td>
<td>60</td>
<td>90 to 75</td>
<td>35 to 75</td>
<td>180</td>
<td>$695</td>
<td>tilt and swivel, antireflection faceplate</td>
</tr>
<tr>
<td><strong>Video Monitors (subsidiary of Dotronix)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M2400</td>
<td>mono</td>
<td>5 to 25</td>
<td>1,280 x 1,024</td>
<td>analog, TTL, ECL</td>
<td>60</td>
<td>80 to 120</td>
<td>30 to 120</td>
<td>100</td>
<td>$500</td>
<td>custom designed</td>
</tr>
<tr>
<td>C6000</td>
<td>color</td>
<td>16 to 19</td>
<td>1,280 x 1,024</td>
<td>RGB</td>
<td>0.31</td>
<td>60 to 80</td>
<td>30 to 80</td>
<td>100</td>
<td>$2,000</td>
<td>custom designed</td>
</tr>
</tbody>
</table>

**CRT dot pitch of 0.31 mm.**

Monitronix plans to unveil its own multiscanning solution this fall. Called Easysync, the product is a low-cost upgrade kit that plugs into the backplane of existing Monitronix units and comes standard on new models. With the Easysync kit, Monitronix monitors will accommodate graphics cards with scan rates ranging from 40 to 74 kHz.

**Flat and square monitors**

The first flat and square monitor capable of multiscanning over ultra-high-resolution frequencies was unveiled by Toshiba (Deerfield, IL) this summer at Siggraph. The 21-in. P20CU00 scans a frequency range of 30 to 70 kHz, ensuring compatibility with IBM's Personal System/2, Apple's Macintosh and graphics boards for the older IBM PC line, while offering a maximum resolution of 1,280 x 1,024 pixels. The CRT has a dot pitch of 0.31 mm and runs at a 100-MHz bandwidth.

Flat and square monitors offer a number of advantages. A flat surface eliminates much of the distortion caused by the curved faceplate of traditional CRT displays. It also reduces glare from overhead lighting by about 30 percent. The square CRT design supplies a larger viewing area and can improve resolution or sharpness of image in the corners by as much as 30 percent.

Fixed-frequency units, which are still the most popular form of monitors, often offer significant price advantages over multiscanning versions. The 19-in. GDM-1953 from Sony (Park Ridge, NJ) uses that company's Trinitron picture tube with a fine-pitch aperture grille to deliver a high-contrast image. The practically flat, square-cornered image display area offers a 1,280 x 1,024-pixel resolution over a display area of 13½ x 10 in. Toshiba recently added a fixed-frequency, 64-kHz, 19-in., 1,280 x 1,024-pixel monitor, the P19CU00, to its product line.

**Demand for higher resolution**

The rapid development of desktop-publishing software over the past few years has driven the demand for higher resolution monochrome and grayscale monitors. As vendors increased the precision of desktop-publishing packages and added capabilities to manipulate more complex images, monitor vendors responded with higher resolution products. Mono-
chrome, or paper-white, units range in resolution up to \(1,600\times1,280\) pixels. A full slate of vendors offer products in the \(1,280\times1,024\)-pixel class.

Higher signal bandwidths and video scan rates have been the focus of most technological improvements. Cornerstone Technology (San Jose, CA) brings a \(1,600\times1,280\)-pixel resolution to its new 19-in. Vista 1600 by using a 67-Hz refresh rate that requires a 89-kHz horizontal rate and a 200-MHz video data rate.

Unlike the color CAD/CAM arena where multiscanning is on the rise, higher resolution monochrome monitors typically come in a system package with the monitor supported by a specialized controller, cables and drivers. Many of the boards come with 16-bit bus connectors that demand an AT-style slot. Some, such as Cornerstone Technology’s product line, operate in either an 8-bit or a 16-bit slot.

Improved page-display functions

The desktop-publishing arena is split by software application into two areas. At the lower end, the emergence of desktop-publishing features in what were formerly word-processing packages has spurred growth in single-page monitors. Popular single-page units such as the Genius from Micro Display Systems (Hastings, MN) offer significant cost advantages over two-page units. That unit, now available in a 19-in. version called the Genius³, offers a \(1,280\times1,024\)-pixel resolution and adds a PC-compatible interface board with a Texas Instruments 34010 coprocessor to speed operation.

Both the Genius³ and its predecessor are portrait-maint monitors. As the photographic term implies, portrait-format monitors orient the display vertically. This approach mimics the \(8\frac{1}{2}\times11\)-in. sheet of paper on which the finished product will be published, giving users a fairly accurate prepublication picture.

Although less-expensive, portrait-mount displays are limited in that they don’t display two pages at once. Highly sophisticated desktop-publishing packages such as Ventura offer fairly complex page-layout functions that are best utilized in a two-page display. A two-page display such as Cornerstone Technology’s new 19-in. Dualpage, introduced at Comdex this spring, lets desktop publishers view two-sized pages side-by-side. The display system supports up to 16 levels of gray at a \(1,600\times1,280\)-pixel resolution.

Hitachi (Hayward, CA) added a 20-in. monochrome monitor last February to its product line with the same applications in mind. The MM2136 features a universal power supply and a video analog amplifier to drive a wider range of grayscales than those offered by typical TTL monitors. The monitor offers a \(1,280\times1,024\)-pixel resolution.

Flat and square monitors such as Toshiba’s 21-in. FS give the user a slightly larger viewing area and less corner distortion than do curved faceplate monitors. The 64-kHz, \(1,280\times1,024\)-pixel monitor is due out by year-end. A multiscanning version, ranging from \(a 1,024\times768\) to a \(1,280\times1,024\)-pixel resolution, will be available in early 1989.
**NEW PRODUCT HIGHLIGHTS**

**COMPUTERS AND SUBSYSTEMS**

**VMEbus single-board computer uses RISC chip for 17-Mips performance**

Based on the Am29000 reduced-instruction-set microprocessor from Advanced Micro Devices, the IV-9001 is a VMEbus single-board computer that provides a sustained execution rate of over 17 Mips from 16 kbytes of cache as well as up to 16 Mbytes of dynamic RAM. The board uses a unique memory architecture that lets local buses achieve 200-Mbyte/s transfer rates through interleaved DRAM memory, same-page algorithms and a coherent cache design that avoids stale data in multiprocessor applications.

The base system consists of a 6U VMEbus board with the Am29000 25-MHz microprocessor, a 16-kbyte data cache, two single serial I/O ports, local board control, and the VMEbus interface and debug monitor in ROM. An optional Am29027 floating-point unit is also offered. The board features several daughter-board options developed for personalizing the architecture to the application, providing interfaces for additional RAM and I/O. DRAM daughter boards are available in 2-, 8- and 16-Mbyte versions. A family of I/O daughter boards is being developed that includes VSB and a variety of networking interfaces.

Local memory is dual-ported to both the VMEbus and the I/O daughter-board interface, with all shared or dual-ported accesses to the local memory sent through the cache. On a write cycle, the cache as well as the DRAM is updated, eliminating the need for a complex bus-watching algorithm for cache coherency. In quantities of 100, the price is $6,495.

**Mac II accelerator board boasts 25 MFlops**

Designed for use with the Apple Macintosh II, the MacDSP is a floating-point accelerator board based on AT&T’s DSP32 floating-point digital signal processor (DSP). The board is available in 8-, 12.5- or 25-MFlops versions and includes a menu-driven signal-processing analysis package based on the Macintosh interface. The card can acquire data at up to 125 kHz (using the company’s data-acquisition daughter board), operate on that data using a variety of signal-processing functions and display the data in real time.

A wide range of signal-processing functions are supported, including fast Fourier transforms, spectral averaging, Hilbert transforms, Hamming, Blackman and Kaiser windows, and differentiators. To select a function, users click on the appropriate icon. In response, the MacDSP immediately applies the function and displays the results in real time. Function parameters, such as a filter’s cutoff or gain, can be altered and applied to incoming data, to data stored in main memory (up to 800 ksamples/s), or to data that’s been captured on disk (up to 70 ksamples/s). Flexible viewing modes allow the display of data in terms of magnitude, phase, color spectrogram or waterfall formats. Prices for the accelerator card start at $2,249.

**STEbus computer transfers data at 5 Mbytes/s**

An MS-DOS compatible single-board computer based on STEbus architecture, the SV25 is built around an NEC 8086 code-compatible CMOS microcontroller. The board features a 1-Mbyte address field, 4 kbytes of I/O space and multimaster capability, with asynchronous, nonmultiplexed data transfer at rates up to 5 M-bytes/s. Also included on the board are two RS-232 serial ports, 24 buffered I/O lines capable of sinking or sourcing up to 48 mA, two 16-bit programmable counter/timers and a dual-channel direct memory access controller. The single-board computer can support up to 384 kbytes of local memory, permitting large target application programs to be run entirely on-board.
Interface card offers 32 lines of byte-programmable I/O

A single-height VMEbus I/O interface card, the MS-PIM hosts 32 lines of byte-programmable I/O, in addition to eight handshake and 10 auxiliary lines. Each of the two 50-pin headers is a 16-bit channel composed of two 8-bit I/O ports. No additional hardware is needed to drive Opto-22 type inputs, since each output can drive up to 48 mA. Each channel is capable of supplying up to 350 mA of 5-V power at each header, eliminating the need for an external power supply. Interrupts may be generated from parallel I/O port activity, I/O handshaking, external header input, timers or I/O data match/mismatch. The price is $595.

PC AT-compatible SBC expands to 4 Mbytes

A highly integrated IBM PC AT computer system on a single 13.25 x 4.8-in. board, the CAT903 requires only a single slot in an AT passive backplane. The single-board computer has a 12-MHz CPU, a floppy and ST506 hard disk controller, two serial ports, a parallel port and sockets for up to 4 Mbytes of RAM. The onboard Enhanced Graphics Adapter (EGA) video subsection provides compatibility with standard EGA, Color Graphics Adapter, Hercules Graphics Adapter and Monochrome Display Adapter graphics display modes. Prices start at $850.

2.5 Gigabytes Unattended Backup

Digi-Data’s GIGASTORE™ provides 2.5 Gigabytes of data storage on a single T-120 VHS video cartridge. That permits backup of your largest disk drive on off-hours without an operator. Utilizing true read-after-write coupled with very powerful error correction, GIGASTORE gives you an unsurpassed error rate of 1 in $10^{23}$ bits. In addition, you get a high speed search capability not available in most 9-track drives.

GIGASTORE can be provided with an interface for DEC computers, such as VAX and Micro Vax, for operation under VMS. It is also available with an IBM PC interface, operating under MS/DOS.

Call Digi-Data, an organization with a 25 year history of manufacturing quality tape drives, at (301) 498-0200.

GIGASTORE is a trademark of Digi-Data Corporation.
NEW PRODUCT HIGHLIGHTS

DESIGN AND DEVELOPMENT TOOLS

16.7-MHz zero-wait-state emulation offered for 68000 microprocessor

A 16.7-MHz probe module allows zero-wait-state emulation support for the Motorola 68000 microprocessor. Supporting both the dual in-line and plastic leaded chip carrier 68000 packages, the module connects to the manufacturer’s ES 1800 emulator for operation with a variety of host computers, including Sun, Apollo, VAX, IBM PCs and compatibles.

The emulator utilizes an Advanced Event Monitor System that lets an engineer control emulation by breaking on any combination of address, data status, pass counter and logic state fields. An event or combination of events, defined by logic statements, can be used to break emulation, trace software sequences and count events or trigger outputs. A small computer systems interface option allows a faster data-rate transfer than the RS-232 interface.

In addition, the Validate family of software development tools provides full C source-level debugging. The probe module costs $4,095; emulator prices start at $11,000.

Applied Microsystems
5020 148th Ave NE
Redmond, WA 98073
Circle number 151

The First

When you’re looking for input on raster plotters, take a look at some major CalComp output. Twenty-four different versions from the fastest growing raster family in the world. (With more family members arriving soon.)

Every raster plotter incorporates more industry firsts, more choices. From simple, colorful business graphics to the complexity of super-dense integrated circuit design, mapping, etc.

The 5800 and 5700, our color and black-and-white electrostatic plotters, deliver speed, superior resolution, multiple configurations and A to E size plots.

For CAD graphics, PlotMaster™ produces quick-check “A” size presentation-quality color. Or plug ColorMaster® into your PC and through CalComp® compatibility, you can run the most popular business presentation graphics software.

ColorMaster is a registered trademark of CalComp. © 1987 CALCOMP

92 SEPTEMBER 15, 1988 COMPUTER DESIGN
**DESIGN AND DEVELOPMENT TOOLS**

**ASIC design toolkit runs on Mentor/Apollo platforms**

A toolkit for the design of application-specific ICs, the VLSI Design System operates with release 6.0 of Mentor Idea software running on Apollo hardware platforms. The toolkit is technology-independent and supports all phases of gate array design. Facilities for schematic capture and logic simulation are included, as well as back annotation of pin delays, static timing analysis and timing simulation. A key feature of the toolkit is support for advanced design-for-test techniques, including serial scan, boundary scan and VHSC Phase 2 Test and Maintenance bus. The kit is available in two forms: Design Capture and Design Verification. Design Capture provides complete capture and “what if” analysis capability, and is priced at $2,500 per workstation node or $5,000 per site.

At $7,500 per node or $15,000 per site, the Design Verification package includes complete workstation-based capture and simulation tools, in addition to the tools supplied with Design Capture.

Honeywell
1150 E Cheyenne Mountain Blvd
Colorado Springs, CO 80906
Circle number 152

**IC evaluation system tackles turnaround time**

Using tester-per-pin architecture, the HP82000 IC Evaluation System provides bidirectional timing and level capabilities to each pin without sharing resources. This capability lets a new device test be set up quickly because the user isn’t restricted by limited system resources. In addition, it avoids the need for time-consuming pin-wiring. Device parameters for ac and dc such as propagation delay and leakage current can be measured by executing ready-to-use test routines. The user has a choice of result displays: three-dimensional Schmoo plots, high-resolution timing diagrams, state lists and error maps. Prices for the system start at $65,000.

Hewlett-Packard
19310 Prunetridge Ave
Cupertino, CA 95014
Circle number 153

---

**Family.**

The first family? You bet. First in high-resolution 400 DPI color. First in pin-point accuracy with electronic registration. First in embedded controllers to save space. First with convenient ROM pack firmware. First with flexibility of over 2,000 line and area fill colors. And too many more firsts to talk about here.

There's also a national 800 helpline, 425 trained service persons, 46 service centers nationwide, 32 international field offices, and on-site service. And a single supply source.

Don't be the last to learn about the first family. Call 1-800-CALCOMP or write CALCOMP, P.O. Box 3250, Anaheim, CA 92803. In Canada, call (416) 635-9010.

We draw on your imagination.

We Draw On Your Imagination and PlotMaster are trademarks of CalComp.
Controller implements IEEE-488 functions on IBM PC ATs

Developed specifically for 80386- and 80286-based personal computers with 16-bit plug-in slots, the AT-GPIB is a stand-alone, plug-in circuit card that provides IEEE-488 interface functions. Standard, double-shielded IEEE-488 cables can connect the device with up to 13 instruments (or more using the manufacturer's extender card). A computer configured with the hardware/software package becomes an IEEE-488 controller that can be used for numerous applications in the areas of lab testing, production testing and process monitoring and control.

An on-board NEC µPD7210 GPIB interface controller implements the IEEE-488 functions including talker/listener/controller capabilities. The controller, which is accessed through a custom application-specific IC, contains 21 separate program registers. These registers configure, control and monitor all data flow, interface functions and transfer commands from other IEEE-488 devices.

The custom ASIC is a high-speed CMOS device that increases the performance of the interface circuitry. First-in, first-out buffers make possible high-speed, burst-mode direct memory access (DMA) transfers, 1-Mbyte/s GPIB reads, 700-kbyte/s GPIB writes and 320-kbyte/s GPIB commands. The PC takes advantage of byte-to-word packing and unpacking circuitry in the ASIC to communicate with the IEEE-488 bus in full 16-bit mode, rather than 8-bit bytes, halving the data transfer overhead and PC I/O channel utilization time.

The device is capable of interrupting the PC microprocessor via one of 11 jumper-selectable input lines. Full AT bus 16-bit DMA transfers are supported. The controller card with software is priced at $495.

Burr-Brown
1141 W Grant Rd
Tuscon, AZ 85705
Circle number 180

Analog input board hosts 500-pA bias current amplifier

Designed for use on IBM PCs, PC XT's and PC AT's, Personal System/2 Model 30, and 80386-type computers, the PCI-20089W-1 analog input board fits any slot on the PC bus, including the half-sized slot on some PC models. The card includes a 12-bit analog-to-digital converter; a differential input programmable amplifier with gains of 1, 10 and 100; a sample-and-hold amplifier; and a CMOS multiplexer that scans up to 16 single-ended or eight differential input signals. The board also has an internal timebase/rate generator and a general-purpose digital counter for measuring output rates of tachometers and other pulse-generating devices. Counter inputs can be at rates of up to 8 MHz. The price is $495.

Burr-Brown
1141 W Grant Rd
Tuscon, AZ 85705
Circle number 180

Mezzanine module boosts MAP controller performance

A MAP controller board, the MVME372A is an enhanced version of the previously released MVME372 and consists of the MVME372 plus a plug-in mezzanine board. Implemented in surface-mount technology, the mezzanine board speeds up all EPROMs on the host controller and adds 256 kbytes of static RAM to the 640 kbytes of dynamic RAM resident on the main board. VLSI devices on the controller include the MC68824 Token Bus Controller and a 12.5-MHz MC68020 32-bit microprocessor. Generic 40-pin 802.4.G serial interfaces to the off-board modem allow connection to a broadband, carrier-band or fiberoptic physical layer, while the Common Environment firmware provides communication with other processors and communications modules on the VMEbus.

Motorola Microcomputer Div
2900 S Diablo Way
Tempe, AZ 85282
Circle number 181
Network Troubleshooting?

How's it going?

Not well, from the look of it. It's not one of your better days. The system's down.
All eyes are on you.
They're acting like it's your fault. It's not.
But it's your job. You can go down with the system, or you can turn to the best Ethernet network analyzers on the market.
Before your day gets any worse, call Excelan and find out about the LANalyzer EX 5000 Series. We'll give you the details, and, for a limited time, a free poster version of this ad.
**NEW PRODUCT HIGHLIGHTS**

### Single-chip frequency shift keying modem needs no external dialer

Operating at 300 bits/s full duplex and 1,200 bits/s half duplex, the Am79101 single-chip frequency shift keying modem features a dual-tone multifrequency generator that eliminates the need for an external dialer chip. It provides modulation, demodulation, filtering, analog-to-digital and digital-to-analog functions.

An intelligent autodial, autoanswer modem can be easily implemented using the Am79101 under the control of a host microprocessor. Connection to the switched network requires a simplified data-access arrangement circuit. Fully compatible with CCITT V.21, V.23 and Bell 103 and 202 modem standards, the modem chip features digital signal processing architecture. The device is available in 28-pin plastic leaded chip carrier and 28-pin plastic and ceramic dual in-line packages.

**Advanced Micro Devices**
901 Thompson Pl
Sunnyvale, CA 94088
Circle number 154

### Pulse detector boasts 1-ns/2.5-MHz pairing

An addition to the manufacturer's hard disk component line, the XR-541 pulse detector IC offers pulse-pairing accuracies of better than 1 ns at 2.5 MHz. The device is compatible with both modified frequency modulation and run-length-limited clock encoding techniques. When used with the manufacturer's existing line of read/write amplifiers, it provides the complete analog channel for low- to high-density Winchester disk drives. Fabricated using a high-speed bipolar process with mixed linear and digital functions, the chip uses ECL logic, which minimizes performance-degrading current transients. The device is available in a 28-pin plastic leaded chip carrier. In lots of 1,000, the pulse detector is priced at $5.85.

**Exar**
2222 Queme Dr
San Jose, CA 95161
Circle number 155

### RISC processor speeds to 60 MHz

A 32-bit reduced instruction set microprocessor, the MD-484 has been clocked at almost 60 MHz and produces an output every 17 ns. The gallium-arsenide device consists of 21,606 transistors using enhancement mode junction field-effect transistor technology with 17 general-purpose registers and a full 32-bit arithmetic logic unit. In addition, the microprocessor provides a barrel shifter for specialized computer operations. The chip, when combined with recently developed high-speed memory chips and large gate array circuits, provides the military with a very high speed, rad-hardened computer that meets Strategic Defense Initiative processing requirements.

**McDonnell Douglas**
5031 Bolsa Ave
Huntington Beach, CA 92647
Circle number 156

### Controllers squeeze 80-ns performance from DRAMs

Two high-performance dynamic RAM controllers for 256-kbit, 1-Mbit and 4-Mbit DRAMs accelerate array speed by 30 percent and simplify the interface between controller and microprocessor. The KS84C21 supports 256-kbit and 1-Mbit DRAMs, while the KS84C22 supports these devices as well as 4-Mbit DRAMs. Both controllers can make 120-ns DRAMs appear to a system as if they were 80-ns DRAMs. Available in externally programmable or mask-programmable versions, the controllers have a drive capability of 500 pF, sufficient to drive arrays of at least 88 DRAMs under worst-case conditions. The price is $22.80 in 1,000-piece quantities.

**Samsung**
3725 N First St
San Jose, CA 95134
Circle number 157
Our 68020 VME SBC Gives You Flexible I/O

**OB68K/VSBC20™**

with

**OMNIMODULES™**

Our OB68K/VSBC20 with its OMNIMODULE™ modular I/O, adjusts to meet your I/O needs. You can add 2 more serial ports or 20 more lines of parallel I/O. GPIB or SCSI can also be added. Our prototyping module even allows you to implement custom I/O. And with an OMNIMODULE on board, the OB68K/VSBC20 still uses only one slot.

Additional features include:

- 16 MHz 68020 (other speeds optional).
- 1-4 MB of dual access DRAM with parity (0-wait-state up to 20 MHz).
- (2) asynch RS232C serial ports.
- 16-bit parallel port.
- 688812 Co-Processor (optional).
- (2) 32-pin ROM sockets.
- 4 level VME arbiter (optional).
- Mailbox interrupt.
- Supports unaligned transfers (LIAT).
- IEEE 1014 (Rev. C.1) compatible.
- 2 year limited warranty.

Today your choice of OMNIMODULE's include:

- Kluge prototyping module.
- (2) asynch RS232C serial ports.
- (2) synch/asynch RS232C serial ports.
- (2) asynch RS422 serial ports.
- (20) lines of parallel I/O.
- SCSI controller.
- GPIB interface.
- And more to come!

To learn more about our OB68K/VSBC20 or OMNIMODULE modular I/O, contact our Marketing Manager, Peter Czuchra at 1-800-638-5022 or (312) 231-6880 in Illinois.

OMNIBYTE CORPORATION

245 W. Roosevelt Road
West Chicago, IL 60185-3790
In IL (312) 231-6880
Intl. Telex: 210070 MAGEX UR
Fax No. 312-231-7042
CALL TOLL FREE
1-800-638-5022

A Look At Today...A Vision Of Tomorrow.
A VME AND MULTIBUS* ASSORTMENT
THAT WOULD FILL OVER
15 HOPPER CARS.

Whatever your
application is, odds are
OmniByte has the boards you need.
With our Omnimo...
SOFTWARE

Simulator software package features C source-level debugger

A personal computer-hosted software package, the Simcase microcontroller simulator has a C source-level debugger. Designed to work with the manufacturer’s microcontroller C cross compilers, the package speeds up development by allowing software prototyping without any target hardware. The kit consists of several integrated parts: the simulator engine, the C and Assembler source debugger, the performance-analysis tool, and the input stimulus generator.

The simulator engine, the core of the product, simulates the complete microcontroller on the PC, including the instruction set, the interrupt handling system and all I/O ports. Users are given the option of symbolic and source debugging on the C and/or Assembly level by the source debugger, which includes all of the traditional debugging tools such as trace, code and data examinations, step, and breakpoints.

Execution times of every block and line of code are given by the performance-analysis tool, which helps the user identify performance bottlenecks in the microcontroller design. With the input stimulus generator, the user can run time I/O-intensive applications by creating input stimulus files that are mapped to any I/O port. This tool can also simulate and test worst-case scenarios, including hardware tolerances, right on the PC.

A window-based program, the simulator kit includes a special 43-line Enhanced Graphics Array mode, a slow-motion mode that continually updates hardware and debug information, and a fast-motion mode that updates screens only when there’s a program interrupt or a breakpoint. The package supports all Intel 8051 proliferation chips and will operate on any IBM PC XT, PC AT or compatible with 640 kbytes of RAM using MS-DOS 2.1 or higher.

Nu-Mega Technologies
PO Box 7607
Nashua, NH 03060
Circle number 124

Software runs CodeView in less than 8 kbytes

An add-on to Microsoft’s CodeView debugger, MagicCV reduces the conventional memory requirements of CodeView from 200 kbytes to less than 8 kbytes. The software requires an 80386 personal computer, such as the IBM Personal System/2 Model 80 or equivalent, and uses the virtual machine capabilities of the 80386 to run CodeView and program symbols in separate virtual memory extended memory. This gives the users more than 500 kbytes of conventional memory for target programs, device drivers and resident programs. The price is $199.

Nu-Mega Technologies
PO Box 7607
Nashua, NH 03060
Circle number 124

Operating system provides real-time Ada tasking

Targeted to a Force CPU-386A single-board computer, the DACS-80×86 is an Ada compiler system that doesn’t need a third-party kernel or executive to handle time-critical task management. A pure Ada real-time operating system is provided by the port, which has met the validation requirements of the Department of Defense (DOD). By eliminating the need for a separate third-party task scheduler, the port cuts system development time, simplifies the integration of application software and eases compliance with DOD specifications mandating Ada-compiled software. Prices range from $10,000 to $40,000, depending on the host.

DDC-I
PO Box 37767
Phoenix, AZ 85069
Circle number 125

Object module librarian reduces link time

Boasting speeds that are ten times faster than Microsoft’s librarian, Optlib is an object module librarian that provides a complete cross reference for the programmer, while reducing link time. Directory control directives let users set the maximum number of collisions and the maximum directory size. All necessary librarian functions are supported, including adding modules or libraries, deleting and extracting modules, and public symbol listing for each module. Further reporting capabilities include an index and a symbol map. The software is fully compatible with Microsoft format object modules and is priced at $49.

SLR Systems
1622 N Main St
Butler, PA 16001
Circle number 175

Software performs like Unix for PC XT/ATs

An operating system comparable to Unix for IBM PC XT/ATs, PC ATs and compatibles, Minix includes more than 50,000 lines of C source code and 75 utilities. The software is functionally similar to the Bourne shell used in Unix, supports hard and floppy disks, and features over 100 library procedures. Full multiprogramming is offered by the operating system as well as an Emacs-style full-screen editor with the C compiler source available separately. The software and reference manual is priced at $110.

Simon & Schuster
Prentice Hall Building
Englewood Cliffs, NJ 07632
Circle number 127

Library provides windows for PCs with C compilers

A windowing package for PCs and compatibles, Aewindos software works with most popular C compilers (Turbo C, Microsoft, Quick C, Lattice and Power C). A snapshot program copies any portion of a screen into a window and incorporates it into a library while a window editor lets programmers paint windows for storage.

Aesoft
2570 Woodstock Pl
Boulder, CO 80303
Circle number 176
Software bridges development from Unix host to OS-9 targets

Unibridge is a software package that lets system developers link a Unix host system, using Ethernet and the TCP/IP protocol, to real-time target systems that run the OS-9 operating system. The package uses communications library routines to implement the “socket” interface that’s part of the Berkeley BSD 4.2 version of Unix, speeding applications movement through Unibridge.

With the help of Telnet communications software, utilities provided with the package allow remote log-in to other systems for transfer of files. Cross compilers for 68000 or 68020 chips are then used to produce executable code modules for target systems that run OS-9. A source-level debugger is provided that runs on target computers equipped with OS-9, which can call on the Unix host for source-code file information.

Assembly-level debuggers are also available that access OS-9 kernel system calls without affecting on-going applications. A special system state debugger is included that takes control of registers and stops the target computer to look at processes. Once the applications code has been downloaded and debugged, target systems can operate on a stand-alone basis. The Ethernet link to the host can be maintained, however, so that the target systems can continue to function in tandem with the host.

Microware
1900 NW 114 St
Des Moines, IA 50322
Circle number 158

Software package features real-time VMEbus integration

A software package for VMEbus real-time multiprocessing system integration, EASI-RT lets a programmer implement an entire application by changing parameters in a configuration file. Hardware bugs or mistakes in physical configuration of the system can be found by running the sample application and configuration file immediately after setup to test system operation. Applications requiring off-the-shelf real-time kernel or user-written real-time executives are also supported. The configuration file specifies which standard real-time components to include or not include in the application. The software runs only on the manufacturer’s Performer 32 VMEbus Unix systems and costs $995.

Ironics
798 Cascadilla St
Ithaca, NY 14850
Circle number 159
When it comes to ASICs, you need more than technology that works.
You need a partne
In today’s highly competitive marketplace, it takes more than technology and tools to meet your ASIC needs. It takes a long-term partner you can count on. One who’s ready to help you turn your hot idea into an even hotter new product.

At Fujitsu Microelectronics, we believe that the only way we can achieve our goals is to help you achieve yours. So we’ve committed our technical, financial and human resources to providing you with the ASIC technology, tools and trust you need to meet your objectives. From design support through volume production of your advanced VLSI ICs. The heart of your new products.

When you shake hands with Fujitsu, you get more than just a business deal. You get the industry’s most experienced volume producer of ASIC devices as a working partner.

We become an extension of your ASIC design team, providing you with a nationwide network of field application and technical resource engineers, ready to offer local technical support on both products and tools.

You also get ASIC sales and marketing support to help you smooth out all the administrative wrinkles.

Plus coast-to-coast technical resource centers, fully equipped with easy-to-use design tools. And local training and twenty-four hour design facilities, so you can work whenever inspiration strikes.

All supporting the most advanced process and manufacturing technologies in the industry, including CMOS, ECL, BiCMOS and LSTTL. All of which is structured for the fast design input-to-prototype turnaround, design security and timely delivery of volume production you need to get to market faster.

It all adds up to a partnership that works. Which, after all, is everything an ASIC partner should be.
**NEW PRODUCT HIGHLIGHTS**

**GRAPHICS AND IMAGING**

- **PS/2 frame store houses 2 Mbytes of image memory**
  An IBM Personal System/2-compatible frame store, the Photon Card has 2 Mbytes of memory that can be configured as five 720x560 8-bit image stores. Rapid transfers to the host computer are accomplished using the on-board direct memory access controller. The board also features the Hitachi ARCTC graphics controller for generation of overlays, cursors and text. An output look-up table lets pseudocolor displays be generated with a choice of 256 colors from a palette of 16 million. Graphics overlay is also featured on real-time monochrome or color video signals.

  **Analytical Measuring Systems**
  London Rd, Pampisford, Cambridge, Cambs, CB2 4EF, England
  Circle number 129

- **Software boosts graphics card performance**
  An updated level of software support for the manufacturer's Ultra Graphics Adapter 1104 PC graphics card, Microcode 4.3 doubles the performance in Autocad's display list redraw. For many applications, such as objects that lie entirely within a clipping region, up to a 46-times performance increase can be achieved. A 31-times performance increase is noticed for filled circles, while for objects that are transformed—such as vectors and polygons—the performance is increased 4.5 times. The microcode also provides a dual-head system configured with an Enhanced Graphics Adapter (EGA) primary display adapter, letting users run high-resolution or standard EGA applications without having to reload the system.

  **Metheus**
  5510 NW Elam Young Pkwy
  Hillsboro, OR 97124
  Circle number 132

  **Trademark Information**
  UNIX is a registered trademark of AT&T Bell Laboratories.
  PAL and PALASM are registered trademarks of Monolithic Memories Inc.
  GEOMETRY ENGINE is a trademark of Silicon Graphics Inc.
  386, 386SX, 376, Intel386, iRMK, iRMX, and ICE are trademarks of Intel.
5-V input, +15-V output dc/dc converter guarantees 1-mV output noise.

The PWR1546A 5-V input, ±15-V output dc/dc converter has a guaranteed maximum output noise of 1 mV peak-to-peak over a dc to 10-MHz bandwidth. No external parts are required to obtain this performance.

Designed to power sensitive circuits such as high-precision data converters, high-gain amplifiers, precision test equipment or any other low-noise application, the unit is isolated and capable of withstanding up to 750 Vdc continuously from its input to its output. The device measures 2 x 2 x 0.4 in. and can be mounted on a printed circuit board with ½-in. board spacing. Linear regulators are used on each output of the converter.

Due to strict enforcement of design rules, stress ratios are kept small enough to yield a mean time between failures of over 890,000 hr at 25°C (calculated per MIL-HDBK-217 Rev E, circuit-stress analysis method, ground benign). This is equivalent to over 100 years. In 100-piece quantities, the device is priced at $42.

Burr-Brown
PO Box 11400
Tucson, AZ 85734
Circle number 160

Switcher achieves 4-W/in.³ power density

Using a high-reliability 100-kHz field-effect-transmitter forward converter and optimal packaging, the MD225 triple-output switching power supply features a power density of 4 W/in.³. The unit measures 4 x 8 x 1.3 in. and delivers 225 W of fully regulated power. The calculated mean time between failures of the product is in excess of 100,000 hr per MIL-HDBK-217E at 40°C.

Modular Devices
4115 Spencer St
Torrance, CA 90503
Circle number 161

Family of dc/dc converters offers up to 350 W

A family of dc/dc converters provides up to 350 W from 48-Vdc input. Two versions are being offered: a 250-W dc single-output series and a 350-W multiple-output series. With a main output of 50 A of 5-V power, the units feature two fully regulated, high-efficiency, post-regulated mag-amp outputs and one low-power, three-terminal regulated output. The +12-V line has a peak current rating of 12 A, letting it power up to four disk drives. Units can be expanded to include isolation diodes and modified current sharing for redundancy. Optional remote inhibit and dc power fail is available. In quantities of 100, prices range from $296 to $415.

Todd Products
50 Emjay Blvd
Brentwood, NY 11717
Circle number 162

Build Electronic Products
That Don't Fail From Surge & ESD.

Our patented MiniZap ESD simulator will test your product's vulnerability to electrostatic discharge.

For product and applications literature on surge and ESD hardening, call (617) 658-0880.
NEW PRODUCT HIGHLIGHTS

MAJOR SYSTEM COMPONENTS

Monolithic Backplane uses six-layer construction

Designed to meet Revision C.1 of the VMEbus specifications, the J1/J2 Monolithic Backplane uses six-layer construction to control impedance, crosstalk and noise. One-piece construction ensures a more stable ground reference for 32-bit implementation and eliminates the potential for ground loops, while two full power plane layers and two full ground plane layers maximize the power distribution system. Initial size offerings include 5-, 10-, 15- and 21-slot models, with power terminals that are available in three different styles: power cubes, press-fit posts and snap-on lugs.

Augat
33 Perry Ave
Attleboro, MA 02703

Circle number 163

Backplanes comply with IEEE-896.1-1987 standard

Featuring multilayer construction, the Futurebus 10- and 21-slot backplanes provide constant characteristics, impedance from microstrip signal lines and effective shielding. High-reliability 90-pin DIN 41612 connectors are assembled on the IEEE-896.1-1987 compatible backplanes, along with ¼-in. power connectors. Off-board termination is incorporated, with rear-pluggable termination modules available separately. Prices start at $525.

Bice-Vero Electronics
1000 Sherman Ave
Hamden, CT 06514

Circle number 164

Executive Office: P.O. Box 417, 119 Russell St, Littleton, MA 01460-0417
(508) 486-9501 (800) 225-0556 Telex: 883436 ELN: 62649490 FAX: (508)486-9397

Publisher, David L. Allen
Associate Publisher, John C. Miklosz
Marketing Services Manager, Mary M. Gregory
Sales Promotion and Research Manager, Judy Leger
Administrative Assistant, Tina LePage
Advertising Coordinator, Shari Hasche
Postcards/System Showcase/Recruitment, Shirley Lessard, Barbara Kovalchek
Circulation Director, Bob Dromgoole
Assistant Circulation Manager, George Andrew
List Rental, Bruce McCarthy

SALES OFFICES

New England/Upstate New York/Florida/
E. Canada
Kevin Callahan
P.O. Box 605
North Scituate, MA 02760
Tel: (617) 545-6603

New York/New Jersey/
Pennsylvania/Delaware/Maryland/
North-South Carolina/Georgia
Neil Versen
Park 80 West, Plaza Two
Saddle Brook, NJ 07662
Tel: (201) 845-0800
Fax: (201) 845-6275

Midwest/Ontario, Canada
Robert D. Wentz
9501 West Devon, Suite 203
Rosemont, IL 60018
Tel: (312) 518-9191
Fax: (312) 698-2675

Southwest/Southeast
Eric Leter
3050 Post Oak Blvd., Suite 200
Houston, TX 77056
Tel: (713) 621-9720
Fax: (713) 963-6285

Western California/Colorado
Tom Boris, Greg Cruse
2082 SE Bristol, Suite 216
Santa Ana, CA 92707
Tel: (714) 756-0681
Fax: (714) 756-0621

Northern California
Tom Boris, John Sly, Bill Cooper
1000 Ewell Court, Suite 234
Palo Alto, CA 94303
Tel: (415) 965-4334
Fax: (415) 965-0255

Oregon
Tom Boris
2082 SE Bristol, Suite 216
Santa Ana, CA 92707
Tel: (714) 756-0681
Fax: (714) 756-0621

Washington
John Sly
1000 Ewell Court, Suite 234
Palo Alto, CA 94303
Tel: (415) 965-4334
Fax: (415) 965-0255

U.K.
David Round
99 Imperial Way
Croydon
Surrey CR0 4RR, England
Tel: 01 686 7655 Telex: 938420 Fax: 01 688 2134

Scandinavia
David Betham-Rogers
PennWell House
39 George St, Richmond Upon Thames
Surrey TW9 1HY England
Tel: 01 948 7866 Telex: 919775 PENWELL G
Fax: 01 352 1172

France/Belgium/S. Switzerland/Spain/
The Netherlands
Daniel R. Bernard
247, Rue Saint Jacques
75005 Paris France
Tel: (1) 43 54 55 35 Telex: 214235F MISVZ
Attn: Missil. PENWELL
Fax: (1) 4707 59 01

W. Germany/Austria/N. Switzerland/
Eastern Europe
Johann Bylek
Verlagsburo Johann Bylek
Stockackererring 63
D-8011 Kirchheim/Muenchen
Federal Republic of Germany
Tel: 089 563 88 06 Telex: 529355 vbb d

Italy
Luigi Rancati
Rancati Advertising
Milano San Felice Torre 5
20090 Segrate Italy
Tel: 2 7531445 Telex: 328601 RANCAD I
Fax: 02 7532354

Japan
Sumio Oka
International Media Representatives, Ltd.
2-29 Tonanomone 1-chome
Minato-ku, Tokyo 105 Japan
Tel: 03-502-0656 Telex: 122633 MEDIAREP
Fax: 03-591-2530

Southeast Asia
Anne Coh-Sayko
Seaex, Ltd.
400 Orchard Rd.
10-01, Orchard Towers
Singapore 0923
Tel: 734-9790 Telex: 35539 SEAEX RS
Fax: 732-5129

Jay G. Seo
Yong-in Park
Doobee International, Ltd.
Center Building (Byulgwan)
1-11 Jeong-dong, Choong-ku
CPD Box 4557
Seoul, Korea
Tel: 776-2096 Telex: K27117 DOOBEES
Fax: 755-9860
### Turbocharged Unix for workstations

The RTX/386 software package can improve disk access speed by a factor of 2 to 10 for 80386-based computers running Interactive’s 386/ix operating system.

**Venturcom**  Circle 165

### Ethernet adapter boards

The EtherCard Plus Ethernet adapter board for Micro Channel operates in PS/2 Models 50, 60, 80 and compatibles. It features a 16-kbyte buffer to maximize throughput and uses no DMA channels.

**Western Digital**  Circle 166

### Development tools for TI DSPs

The HP 64700 series of microprocessor development tools consists of stand-alone, in-circuit emulators and emulation bus analyzers for TI’s TMS32020 and TMS320C25 digital signal processors.

**Hewlett-Packard**  Circle 167

### PC bus DSP coprocessors

A pair of PC bus DSP coprocessors can be used alone as high-speed co-processors or complete digital signal processing systems. The DSP-C25 comes equipped with TI’s TMS320-C25 DSP, while the PC-56 sports Motorola’s DSP56001.

**Ariel**  Circle 168

### JAN-qualified bipolar gate array

The HM3500 gate array family is Joint Army/Navy qualified and features 3,500 equivalent gates and toggle frequencies up to 300 MHz.

**Honeywell**  Circle 169

### Data acquisition for Mac II and SE

The MBC-625 data-acquisition board is designed for the Macintosh II and SE family of computers and boasts 12-bit resolution, 142-kHz throughput and 16 I/O channels.

**Metabyte**  Circle 170

### 2,400-baud micro-to-mainframe card

The Sync-Up 2/V.22bis is a 2,400-baud plug-in remote micro-to-mainframe card for the PS/2 family of microcomputers.

**Universal Data Systems**  Circle 171

### MIL-qualified PML device

The PLHS501 programmable macro logic device is MIL-qualified and offers high pin count and a flexible network of interconnects. In 100-piece quantities, $94.50.

**Signetics**  Circle 172

### 2,400-baud internal modem

The ZA-181-24 is a 2,400-baud internal modem for use with the manufacturer’s Supersport and Supersport 286 line of portable computers. The device is compatible with the Hayes 2400 command set, Bell 212A/103 and CCITT V.22bis protocols.

**Zenith Data Systems**  Circle 173

---

**From the Harris Collection...**

**One source, one workstation for all ASIC military/space designs**

You remember what semicustom used to be: all that time and money with no assurance your ICs would withstand hi-rel environments. Now Harris gives ASICs a change for the better. With advanced cell libraries...an open-system CAE/CAD toolset...integration with industry standard workstations (Daisy, Mentor, Sun and other UNIX-based platforms).

You do the front-end. Trust the back-end — masks, manufacturing, screening, packaging — to us. For the assured ASIC performance you’re looking for, look to us!

In U.S. phone 1-800-4-HARRIS, Ext. 1940. In Canada: 1-800-344-2444, Ext. 1940.

©1988, Harris Corporation

**CIRCLE NO. 31**

**COMPUTER DESIGN SEPTEMBER 15, 1988 107**
IBM COMPATIBLE RS232/488
3½" x 5½" FLOPPY DATA STORAGE & TRANSFER SYSTEM

Information Transfer tool from Non IBM Compatible Systems
tool from IBM & Compaltes: (Over RS-232 or 488 Interface)

- Reads & Writes MS DOS Disks
- RS-232/488 I/O
- Rugged Portable Package/battery option
- ASCII or Full Binary Operation
- Baud Rate 10 to 38.4K Baud
- 360K/720K RAM Cartridge Option
- Price $896 in Singles — OEM, Qty. $495

28 other systems with storage from 100K to 42 megabytes

ANALOG & DIGITAL PERIPHERALS, INC.
251 South Mulberry St.
Troy, Ohio 45373
P.O. Box 499
TXW 810450-2685
FAX 513/339-0970

CIRCLE NO. 227
CONVERT RGB INTO COLOR COMPOSITE VIDEO

Now you can convert RGB computer signals into NTSC composite video with the ENC series of RGB Encoders. Three different models are available for compatibility with most analog and TTL RGB computers having 15 kHz scan rates. Output of ENCs can drive VCRs, projection TVs, and monitors. Interface cables and application assistance available. Only $395.00 each.

IEEE-488 for VMEbus & MULTIBUS

Software Support - UNIX, PDOS, MTOS, VERSAdos, Aegis

IEEE-488 for VMEbus & MULTIBUS

Hardware Options — High-speed DMA or low cost programmed I/O

The Universal Programmer for your Personal Computer

A complete software driven IEEE/PC, PDI programmer and development tool in a single PC expansion board.

- Handles all popular NMOS, CMOS, and Bipolar technologies in 2-, 4-, and 8-pin packages. (U = pin package available.)
- Programmable for future device support. Simple, low-cost.
- Free evaluation disk included.

SC/FOX™ PARALLEL COPROCESSOR

Full-length PC/XT/AT/386 high-speed plug-in board with Forti software. 10 MIPS operation with up to 50 MIPS burst. 64K to 1M byte on-board memory option. Uses Harris RTX 2000 RISC real-time CPU on chip 1-cycle multiply, 1-cycle 14-priority interrupts, two 256-word stack memory, 3 16-bit timers/counters, 8 channel I/O bus. Ideal for real-time control, image processing. Single/multiprocessor board. Prices start at $1,995.

COMPUTER DESIGN SEPTEMBER 15, 1988
### DRAM Memory Boards (Lifetime Warranty)

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>CAPACITY, BYTES</th>
<th>CYCLE/ACCESS, NSEC</th>
<th>REMARKS</th>
<th>(All DRAM Boards A32/D32)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM-6340D</td>
<td>4M - 16M</td>
<td>240/220</td>
<td>ERROR CORRECTION, VME/VSB, CACHE, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6316D</td>
<td>4M - 16M</td>
<td>275/220</td>
<td>Parity, VME/VSB, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6300D</td>
<td>1M - 4M</td>
<td>275/200</td>
<td>Parity, VME/VSB</td>
<td></td>
</tr>
<tr>
<td>MM-6240D</td>
<td>2M - 16M</td>
<td>250/130</td>
<td>ERROR CORRECTION, CACHE, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6230D</td>
<td>4M - 16M</td>
<td>240/175</td>
<td>Parity, Fast Write, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6220D</td>
<td>2M - 16M</td>
<td>240/175</td>
<td>Parity, CACHE, Super Fast</td>
<td></td>
</tr>
<tr>
<td>MM-6216D</td>
<td>4M - 16M</td>
<td>240/175</td>
<td>Parity, Fast Write, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6210D</td>
<td>1M - 4M</td>
<td>250/175</td>
<td>Parity, Fast Write, UAT, BLT</td>
<td></td>
</tr>
<tr>
<td>MM-6200D</td>
<td>1M - 4M</td>
<td>350/220</td>
<td>Parity, Fast Write, UAT</td>
<td></td>
</tr>
<tr>
<td>MM-6400D</td>
<td>1M - 4M</td>
<td>275/200</td>
<td>Parity, VME/VMX</td>
<td></td>
</tr>
</tbody>
</table>

### CMOS Memory Boards (Non-Volatile, On-Board Batteries, One-Year Warranty)

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>CAPACITY, BYTES</th>
<th>CYCLE/ACCESS, NSEC</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM-6704C</td>
<td>512K - 4M</td>
<td>150/100</td>
<td>RAM/EPROM, RTC, UAT, BLT, A32/D32</td>
</tr>
<tr>
<td>MM-6700C</td>
<td>64K - 1M</td>
<td>150/150</td>
<td>RAM/EPROM, A32/D32</td>
</tr>
<tr>
<td>MM-6600C</td>
<td>64K - 1M</td>
<td>200/200</td>
<td>RAM/EPROM, A24/D16</td>
</tr>
<tr>
<td>MM-6500C</td>
<td>32K - 512K</td>
<td>200/200</td>
<td>RAM/EPROM, RTC, A24/D16</td>
</tr>
</tbody>
</table>

---

**SEE US AT BUSCON/88 EAST, BOOTH 335**

*First in Microcomputer Memories*

9540 Vassar Avenue • Chatsworth, CA 91311 • (818) 998-0070 • FAX: (818) 998-4459

CIRCLE NO. 32
Based
Instruments

Goodbye GPIB

Say Hello to low cost, easy to use PCIP (Personal Computer Instrumentation Products) from MetraByte, and Goodbye to GPIB instrumentation hassles and expense.

Now you can turn your Personal Computer into a full function Digital Multimeter, Function Generator, Digital Logic Analyzer or Voltage Calibrator. The PCIP instrument boards operate without special instrument interfaces, cables, hard to use instruction manuals, or even instruments!

The new PCIP family of products are instruments on a board. You just plug them into an IBM PC/XT/AT or compatible I/O slot, and away you go. Included is a free, simple to use software package, using an English style command syntax that can be called from any language. This device driver supports up to three PCIP instrument displays on your PC screen at one time. And best of all, the PCIP instrument screens operate in a "pop-up" mode, by using the keyboard or a "mouse." Whenever you need an instrument, just pop one up!

And don’t forget. A standard GPIB DMM bench instrument system can cost $1200 to $1800. The PCIP-DMM costs just $699.

So, whether you want to end the GPIB instrument interfacing hassles and cost, or just want instruments resident in "your" PC; just jump into the fast lane with PCIP products from MetraByte.

Hello PCIP

PC Based
Instruments

Send today for your free 256 page Data Acquisition & Control handbook, offering complete information on the PCIP instruments, and all MetraByte products.