RISC ARCHITECTURES TAKE ON HEAVYWEIGHT APPLICATIONS

LINEAR ARRAYS FORGE IMPROVEMENTS IN PERFORMANCE AND FLEXIBILITY

ISDN PIECES BEGIN TO FALL INTO PLACE
WANT TO TALK SCSI?
CALL CIPRICO AT
1-800-SCSI-NOW.

Why talk SCSI with Ciprico? To start with, we’re the only vendor with a complete line of high-performance SCSI host bus adapters for Multibus I, VMEbus, and Multibus II. Each board was designed to optimize performance with its system bus. And consider our experience. Ciprico has over 50,000 boards installed worldwide. Our design expertise provides you with the highest possible performance at the lowest possible price.

But that’s not all. Ciprico has respondability. We have the largest staff of customer support engineers in the industry to help you resolve any integration problems. Plus software drivers for all major operating systems.

Our SCSI adapters are all based on an 80186 microprocessor, providing a command queuing, pass-through SCSI command software interface. Each board supports SCSI disconnect/reconnect and asynchronous and synchronous transfer rates of 2MB/s and 5MB/s respectively. And a floppy port is optional for cost effective system design.

So if you’re currently designing a system based on Multibus I, VMEbus, or Multibus II, give us a call to talk SCSI.

CIPRICO
2955 Xenium Lane
Plymouth, MN 55441

CIPRICO LISTENS. AND RESPONDS.

Multibus is a registered trademark of Intel Corporation.

CIRCLE NO. 1
Record-Shattering CPU Performance!

Sustained 20-MIPS, 7-MFlop throughput in a 32-bit CMOS CPU and FPU.

Nothing else comes close.

What happens when you blend our ultra-fast PACE Technology™ with MIPS, the top-performing RISC architecture?

Simple—a breakthrough of major proportions. A 32-bit CPU/Floating point processor set that delivers sustained throughput of 20-MIPS, and 7-MFlop single precision, LINPACK, or 4-MFlop double precision. (Peak throughput exceeds 25-MIPS.)

There's more. The market-rattling performance of the PaceMips™ R3000 and R3010 is supported by 256K bytes each of high-speed instruction and data cache memory. The speed, as you might expect, is made possible by our 64K, 16K and 4K SRAMs—the world's fastest—in x1, x4 and x8 organizations.

If record-shattering performance interests you, you'll call our marketing HOT LINE today at (408) 734-9000 for more information. On pricing, Operating systems. Compilers. Development systems. And fast static RAMs.

The PaceMips R3000 and R3010. Ready now. With champion performance that can make your next system a winner, too.
Now you can grab, store, and process 16 images in Real Time on the PC AT.

The DT2861 Arithmetic Frame Grabber can process 4 times as many images as any other frame grabber built for the PC AT.

With a built-in processor, the DT2861 also lets you process 4 images in parallel, or switch display instantaneously from as many as 16 images. The DT2861 grabs images off virtually any video source, including CAT scanners, scanning electron microscopes, line-scan cameras, as well as ordinary video cameras and VCRs. It even ships with IRIS tutor® software—for free!

For more information about the Frame Grabber that's 4 times better than anything else made for PCs, give us a call today.

(617) 481-3700.

DT-Connect® is an open interface specification which permits the direct connection of stand-alone data acquisition and frame grabber boards to processor boards for greatly accelerated signal (DSP) and image processing.

The many faces of Fred Molnari, President.

---

### Image Processing Board

<table>
<thead>
<tr>
<th>Board</th>
<th>Computer</th>
<th>Resolution</th>
<th>Gray Levels</th>
<th>RS-170, NTSC, RS-330, CCIR, PAL Compatible</th>
<th>VCR Compatible</th>
<th>Slow Scan</th>
<th>Number of Video Inputs</th>
<th>Real-Time Frame Grab</th>
<th>On Board 8-bit ALU</th>
<th>Memory-Mapped Frame-Store Memory</th>
<th>Zoom, Pan, Scroll</th>
<th>Software Support</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DT2861 Grabber</td>
<td>IBM PC AT</td>
<td>512x512</td>
<td>256</td>
<td>Yes</td>
<td>Yes</td>
<td>0-12 MHz</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No buffers (512x512x8 each (4 Megabytes))</td>
<td>Yes</td>
<td>DT/IRIS IRIStutor</td>
<td>$4995</td>
</tr>
</tbody>
</table>

*With DT2859 3½ size multivector board ($395).*
SYSTEM TECHNOLOGY

Design and Development Tools
24 VHDL simulator provides interactive verification

Computers and Computer Subsystems
28 Moderately parallel supercomputer avoids vector hardware

Peripherals and Memory Systems
30 Erasable optical drives ready to move in on Winchester turf

TECHNOLOGY AND DESIGN REPORTS

Technology Focus on Analog Gate Arrays
37 Linear arrays forging improvements in performance and flexibility
Within the last year, linear arrays have begun to catch up to their digital counterparts. Developments in base silicon, array architecture and CAD environments are combining to give the analog designer higher performance and more flexibility.

Technology Focus on Communication ICs
48 The ISDN puzzle takes shape as the pieces fall into place
Recent announcements indicate an industry-wide commitment to ISDN. Vendors are integrating higher levels of performance into new S and T interface chips while expanding their offerings to support other points in the network. Even more significant, development boards are starting to appear.

Special Report on RISC Processors
59 RISC architectures take on heavyweight applications
The concepts that define RISC architecture have left the lab and are working their way into superminis, workstations and embedded computers.

System Design
80 Redundant parts keep systems running
By relying on backup hardware or software to keep a single fault from causing system shutdown, fault-tolerant systems can provide computing that's failure-free, downtime-free and almost maintenance-free.

SYSTEM PRODUCTS

Memory Systems
88 ¼-in. tape drives follow desktop directions

Integrated Circuits
96 Chip integrates XT/AT Winchester disk control functions

Software
98 Real-time operating system for 80386 offers comprehensive solution

Computers and Computer Subsystems
99 Low-cost DSP board supports popular workstations

Design and Development Tools
100 Software and library simplify programmable gate array use

Data Communications
102 VME controllers optimize Ethernet performance
FROM NOW ON,
THERE'S ONLY ONE RISC*
WORTH TAKING.
INTRODUCING THE MOTOROLA 88000 MICROPROCESSOR FAMILY:
THE GREATEST RISC OF ALL.

The future of RISC computing has been reduced to three small, but amazingly powerful chips.

Namely, the Motorola 88000 family.

One awesome microprocessor unit, supported by two cache memory management units. Designed to take RISC architecture far beyond anything else in the marketplace.

The 88000 runs at a blistering 14-17 MIPS, 7 million floating point operations per second, and an incredible 50 MIPS in parallel processing applications (using just four 88000 chip sets on our HYPERmodule™ card).

Which makes everything from multi-user business systems to fault tolerant on-line transaction processing systems to artificial intelligence systems several times faster and more powerful than ever before.

What's more, it comes with absolutely every bit of hardware and software needed to build your system of the future, today. In fact, many leading hardware and software companies, including those in the independent consortium 88open, are already designing systems around the 88000. And many more will follow.

So make sure your future is as rewarding as it can possibly be. Call us for more information at 1-800-441-2447. Or write Motorola Inc., P.O. Box 20912, Phoenix, AZ 85036.

Because the greater the RISC, the greater the reward.

© 1988 Motorola Inc.
HYPERmodule is a trademark of Motorola Inc.
Unless you're using AT&T data cables, the 1988 fire codes could be cause for alarm.
Rest assured, AT&T is ready now with a complete line of UL-listed data cable products that conform to the new National Electrical Code.*

Whether you're concerned with building installations, or the interconnection of computer components, don't risk being burned by the new NEC fire safety standards, effective July '88.

The revised NEC specifies that only listed cable may be placed in buildings for data communications circuits. Yet many suppliers have been slow to respond to the stricter standards.

AT&T is ready right now to deliver UL-listed digital cable** for a wide range of high data-rate applications:

- **LAN cables for building-wide voice and data communications—all CM-listed—as the Code requires for single-cable voice/data operation.
- **Enhanced Performance data cables, including coax replacement cable. As replacements for coax and other types of signaling wire, AT&T Enhanced Performance data cables are smaller and—at a fraction of coaxial price—much more cost-efficient.
- A full line of conventional data cables to meet your routine needs, all CM-listed.

The component of quality. AT&T's quality assurance program includes the full commitment of AT&T Bell Laboratories, along with an industry-pacing, three-tiered inspection and audit program.

So don't wait. Mail the coupon, or call AT&T at 1 800 PICK-ATT, Ext. 300 for more information and the location of your nearest distributor.

*Registered trademark of the National Fire Protection Association
**Western Electric Products © 1988 AT&T

---

The component of innovation. Enhanced by advanced technology, our data cables have, in most cases, been assigned a higher UL listing—CM versus CL2—than many competitive products, as shown below. These products handle a wider range of applications, enabling you to reduce your cable variety inventory. And in addition to 300V CM-listed cables, many of our cables carry a UL-recognition, and include a complete list of specifications necessary for cabling your components.

AT&T: The components of success.

---

The right choice.
"You Name the Application—We've Got the Modem IC."

For Today's Designs

A quick glance at our Selection Chart shows that at data transfer speeds of 300 to 2400 BPS for U.S. or world-wide market applications, Silicon Systems has the industry's most advanced family of pin-compatible, single-chip modems available now for your current designs.

For Tomorrow's Designs

We call this versatile family the SSI K-Series line of single-chip modems. These CMOS integrated circuits are all software and hardware compatible, allowing for easy product upgrading over the entire Bell and CCITT ranges of full-duplex, split-band telecom standards needed for your present and future designs.

Special Features For Special Applications

The family includes an easy-to-use microprocessor control interface, and versatile features suitable for a wide variety of applications. The "U" versions integrate an industry standard UART with the modem function in a design optimized for integral bus applications, and the low-power "L" versions operate from a single +5 volt supply, making portable, battery, or line powered designs possible.

Call Now!

(714) 731-7110, Ext. 575

For more information on the K-Series Family, or our complete line of Tone Signaling, Telephony, and Digital Telecom products, send for our Modem and Telecom brochures today.

Silicon Systems,
14351 Myford Road,
Tustin, California 92680.

---

## MODEM IC SELECTION CHART

<table>
<thead>
<tr>
<th>APPLICATIONS</th>
<th>PRODUCTS</th>
<th>OPERATING MODERNS</th>
<th>PRODUCT FEATURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>MARKETS SERVED</td>
<td>SSI</td>
<td>103/0-300 BPS</td>
<td>High performance single-chip modems with easy-to-use cost-effective features.</td>
</tr>
<tr>
<td>Device Number</td>
<td>DEVICE NUMBER</td>
<td>212A 1200 BPS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>73K212</td>
<td>V.21 0-300 BPS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>73K221</td>
<td>V.22 600/1200 BPS</td>
<td></td>
</tr>
<tr>
<td>Universal Applications</td>
<td>73K222</td>
<td>V.22 bis 1200/2400 BPS</td>
<td></td>
</tr>
<tr>
<td>Stand-Alone or Integral Modern Designs</td>
<td>73K224</td>
<td>V.23 0-1200 BPS</td>
<td></td>
</tr>
</tbody>
</table>

| LOW POWER APPLICATIONS        | PRODUCTS | OPERATING MÖDERS | PRODUCT FEATURES |
|                               | 73K212L  | 1200 BPS         |                 |
|                               | 73K221L  | V.21 0-300 BPS   |                 |
|                               | 73K222L  | V.22 600/1200 BPS|                 |
|                               | 73K224L  | V.22 bis 1200/2400 BPS |                 |
|                               | 73K212U  | V.23 0-1200 BPS  |                 |
| Low Power                     | 73K221U  |                 |                 |
| Applications                  | 73K222U  |                 |                 |
| Low Power                     | 73K322*  |                 | Single-chip modems add V.23 and special features to standard operating modes; available in +12 volt or +5 volt versions. |
| Applications                  | 73K322L* |                 |
| Low Power                     | 73K324*  |                 |
| Applications                  | 73K324L* |                 |

---

"Where we design to your applications."

CIRCLE NO. 6 FOR PRODUCT INFORMATION
CIRCLE NO. 7 FOR CAREER INFORMATION
Tandy announces breakthrough in erasable optical media

The search for truly erasable optical media may have ended with an announcement by Tandy (Fort Worth, TX) of a new media technology called Thor (Tandy High-intensity Optical Recording). While the company won't disclose the details, the media is written by laser heating, which causes the layered material structure to buckle inward, forming a small depression on the surface that can be read by the read laser. Reheating causes the depression to flatten out again, leaving the surface in its original form. Tandy's plans are for erasable audio recording on the same format as compact disks, but data storage—using CD ROM format and larger platters—is also feasible. If the technology proves workable, it could compete with CDs and digital audio tape in the consumer arena and with CD ROM, write-once optical and magneto-optical recording in the computer industry.—Tom Williams

Behavioral logic synthesis joins EDA marketplace

A long-standing dream of electronic design automation (EDA) vendors—the ability to translate behavioral inputs into gate-level schematics and net lists—is closer to being reality. Silc Technologies (Burlington, MA) is introducing Silcsyn, a logic-synthesis tool that can map behavioral descriptions into commercial application-specific IC libraries. Silcsyn includes an input language based on Lisp, a functional simulator and a static timing verifier. Initially available on workstations from Mentor Graphics (Beaverton, OR), Silcsyn can synthesize sequential or combinational logic. At least two other vendors will introduce commercial logic-synthesis toolsets within the next four weeks.—Richard Goering

Electroluminescent displays pare power, boost brightness

Planar Systems (Beaverton, OR), the market leader in thin-film electroluminescent displays, has now cut power consumption to make its displays more competitive with twisted liquid crystal displays. Using power recovery circuitry and more efficient drivers, Planar has reduced the maximum power rating on its 640-×400-pixel display to 14 W—still three times the power needed for a comparable backlit supertwisted LCD. To help make the trade-off more palatable, the company has also increased brightness by 50 percent from 20 to 30 fL, or about four times that of the backlit supertwisted LCD.—John Mayer

Texas Instruments plans CASE tools for embedded systems

Having had some success with its Information Engineering Facility (IEF), a computer-aided software engineering (CASE) system designed to develop information systems, Texas Instruments (Dallas, TX) hopes to be among the first to deliver a completely integrated system for real-time embedded systems. Like IEF, the proposed system would automate software design, from planning and analysis to code generation. But don't look for it any time soon. "By the early 1990s, we expect to have a product...that takes the IEF approach," says Michael Watters, TI's manager of advanced information management. With such a product, developers of embedded systems might find benefits similar to the 4:1 productivity enhancements over conventional system development methods already provided by implementations of IEF.—John Mayer

(continued on page 10)
High-performance real-time system abandons Multibus for VME

The recently unveiled 68030-based computer systems from Masscomp (Westford, MA) provide the company with a formidable weapon in its attack on the real-time scientific market. But one of the more intriguing aspects of the product line is the company's decision to move from the Multibus I-based designs of earlier products to a VMEbus-based architecture rather than to Multibus II. "Looking at industry trends, we saw that the direction was toward VME," says product manager Judith LaRocque. "VME has much more support than Multibus II. Upward compatibility with our Multibus I-based systems is retained by supporting up to six Multibus-to-VME interface modules."—John Mayer

Valid Logic to become largest full-custom IC CAD supplier

By acquiring the IC layout product line from Calma (Milpitas, CA), Valid Logic (San Jose, CA) will soon become the industry’s largest full-custom IC CAD supplier. The acquisition agreement, which effectively removes Calma, a subsidiary of General Electric, from the electronic design automation market, brings Valid an installed base of more than 2,700 users. When the agreement is complete, Valid will assume all sales and development responsibilities for the GDS-II (Graphics Design System) and EDS-III (Electronics Design System).—Richard Goering

Trade association promotes Nubus for industrial applications

Claimed to be a cost-effective alternative to both the low-end STD Bus and Multibus I but having performance capabilities comparable to the high-end VMEbus and Multibus II, Nubus is potentially the bus-of-choice for many industrial applications, according to its supporters who met earlier this month in Atlanta during Comdex/Spring. The group will develop a charter, objectives and membership requirements prior to a full promotional effort for Buscon/East in October, according to Jennifer Maher, marketing project manager at Mizar (St. Paul, MN), who led the meetings. Seven companies are involved in the association, including Apple Computer (Cupertino, CA), which chose Nubus for its Macintosh II; Texas Instruments (Austin, TX), an early developer of the bus; and Mizar. For more information on the association, contact Anne Weber at (714) 669-1201.—Sydney Shapiro

ASIC microcontroller cores grow to 16 bits

National Semiconductor (Santa Clara, CA) has announced the conversion of its HPC 16-bit microcontroller to an application-specific IC megacell. The company claims the HPC Core is the first 16-bit microcontroller to be made available in a cell library. The cell, which National says can be tailored to suit the needs of individual designs, already includes a variety of memory and peripheral blocks, including RAM, timer/counters, an interrupt controller and a Microwire/Plus serial interface. The speed of the CPU core and the variety of included devices make the HPC Core a significant advance over existing 8-bit cores, according to sources at National.—Ron Wilson
DRAMATIC!

Now...Highest speeds AND production... 60/70/80ns 1Mb AND 256K DRAMS...

Exclusively from NMB Semiconductor - the high speed DRAM specialist - we've broken the speed barrier with FutureFast™ 256K and 1Mb DRAMS...first with access times of 60/70/80ns. This means designers can now have true "0" wait state systems without using complex, expensive cache memory techniques.

We've broken the delivery barrier too. NMBS offers much higher volume production than our competitors. These dramatic advances are made possible in the most advanced CMOS/VLSI plant in the world optimized for volume production of high speed DRAMS. With computerized operation and robot control in Class 1 ultra-clean rooms. Plus state-of-the-art design, processing and testing.

Available in the packages and organizations designers want for high performance projects.

More good news. We're now shipping qualification samples of our new 1Mb DRAM.

So for complete specs, evaluation units, quantity prices and delivery call NMBS - the high speed DRAM specialists - today. Prove to yourself that with FutureFast™ DRAMS, your future is now.

SEMICONDUCTOR DIVISION
9730 Independence Ave. • Chatsworth, CA 91311
Tel: 818/341-3355, FAX: 818/341-8207, TLX: 651340

FUTUREFAST
...IS NOW.

CIRCLE NO. 8
Odds are 50-50 your perfect ASIC is a perfect dud the first time you plug it in.
That's why Mentor Graphics lets you combine ASIC and board circuitry in a single simulation.

Trouble in ASIC paradise.
The big day has arrived.
Your first gate array is back from the foundry. With high expectations, you plug it into your board and power up.
It doesn't work.
Don't feel alone. Over 50% of ASICs aren't operational when first installed in their target system. Even though 95% pass their foundry tests with flying colors.

An immediate solution.
Mentor Graphics shifts these even odds heavily in your favor with our QuickSim™ logic simulator, which lets you simulate both your ASIC and board circuitry in a single run.
With QuickSim, you not only track the internal operations of your ASIC circuitry, but also its transactions with the system at large. If there's a problem, you see precisely where it's located, either inside or outside your ASIC. All in a single, interactive simulation environment, where you can view and graphically "probe" the circuitry created by our NETED™ schematic editor.

Check out our libraries.
Library support is an ideal benchmark to gauge the true worth of an electronic design automation system. The more diverse and plentiful the component modeling libraries, the greater the design capability. It's as simple as that.

By this simple, yet decisive measure, Mentor Graphics brings you unequalled design capability. While other EDA vendors scurry to produce their own ASIC libraries (with little guarantee of accuracy), more ASIC vendors put their libraries on Mentor Graphics workstations than any other. And in most cases, we're the first workstation supported, which means you have the first shot at exploiting new chip technologies.

With Mentor Graphics, you get a breadth of LSI and VLSI component models, both hardware and software based. All of which can be mixed with ASICs in a single simulation that cuts your run time to an absolute minimum.

To be continued.
So much for the present. We're already developing new systems EDA tools that will extend to every dimension of electronic product development. From high-level systems descriptions to CASE. It's what our customers expect. It's what we'll deliver.

It's all part of a vision unique to Mentor Graphics, the leader in electronic design automation. Let us show you where this vision can take you.
Call us toll-free for an overview brochure and the number of your nearest sales office.

Phone 1-800-547-7390
(in Oregon call 284-7357).
It takes more than desk-changing for two companies to merge. They need to have a shared vision of the world and the future.

With AMD and MMI, the calling was clear: To produce advanced programmable logic devices for a wide range of needs. To lower system costs. To develop higher performance designs. And to get your products to market as soon as possible.

We're delivering on this promise of the future in myriad ways. With a product line that doesn't stop halfway. With the first 10ns parts for designs where speed's important. In CMOS, we have the broadest line of parts, including the industry standard, C22V10. And for high density, no one can beat our programmable gate arrays. We've got the best selection of PAL® parts around. (And no one sells more to the military.)

We're bringing new meaning to the term "product availability." Our combined manufacturing capacities mean we have more PAL chips coming out of our pipeline. Ready to be put into yours.

And more Field Application Engineers give you more answers to get
projects up and running.

Because it's impossible to create great designs without great software, we also offer PALASM® software, the industry standard. We're investing heavily to keep PALASM as current as our hardware.

With the best network of distributors, we can now offer a whole new concept in distributor support: TestPro Centers. Now you can speed through programming and testing at authorized centers.

Just bring your logic pattern to your closest TestPro Center. They'll program and they'll test the parts to factory quality standards. Relieving you of the burden of test vector generation.

And we'll always be here with immediate and expert help in getting your design moving. Just call AMD at (800) 222-9323.

Or write Advanced Micro Devices, Inc., 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088.

One try and you'll be sharing our vision, too.

Advanced Micro Devices
Monolithic Memories

PAL and PALASM are registered trademarks of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc. ©1988 Advanced Micro Devices, Inc.
Putting their houses in order

On a whirlwind tour of the Midwest and Southwest last month, I visited a variety of board and computer houses, from small companies that ship a few hundred pieces a month to large operations crunching through tens of thousands of products every 30 days. All the trends we’ve read about were evident in varying degrees at one company or another: design for testability and manufacturability, “soft” prototyping through design simulation, sophisticated materials-management systems, highly automated assembly equipment and so forth. What struck me most on my plant tours, though, was the excellent use of computers in the coordination and integration of all the parts of an operation and, in a few select places, the impressive use of Japanese principles to turn out better products by more highly motivated manufacturing personnel.

Two of the companies I visited had recently completely revamped their manufacturing operations. At both, operations managers steeped in the assembly-line tradition had thrown much of their training and experience out the window and enthusiastically embraced foreign approaches. In terms of job lots, “the bigger the better” is no longer the rule at these companies. In terms of work flow at individual manufacturing stations, “the quicker the better” no longer holds. As for component suppliers, “the more sources the better” has also become a part of the past. And no longer do these companies, or their customers, want to maintain large inventories of component products when just-in-time deliveries provide a much smoother manufacturing flow.

Virtually all the companies I visited have been willing to pay the up-front costs of producing a more efficient operation and a more reliable, more competitive product. The capital equipment costs can, of course, be staggering, the time and energy required to make major transitions are great, and the early stages of the learning curve can be very disruptive. Yet, not one company has failed to perceive a payback or, at least, clear indications that a payback is on its way.

At those companies where the Japanese influence is most apparent, one of the biggest up-front costs seems to be time. It takes time, first of all, for assembly personnel to make the psychological transition from being anonymous cogs in a machine to being, in essence, their own manufacturing managers, quality-control supervisors and, in some cases, maintenance personnel. And even once this transition is made, volume is typically below what it was. Yet even in the early stages, the beginning of the payback can be seen in the state of the products at the end of the manufacturing cycle. Despite the initial reduction in the volume of products produced, there’s also typically a substantial reduction in both the number of products that require time-consuming in-house rework and the number that fail in the field.

David Lieberman
Senior Editor
How To Wring Workstation-Level PCB Designs Out Of Your PC.

P-CAD's new Master Designer turns an ordinary PC into a full-fledged PCB workstation.

When you need to wring every drop of performance out of your next PCB design, you need Master Designer™ software. Master Designer provides all the horsepower you'd expect only from workstations priced from $50K up to as much as $200K.

With Master Designer you can tackle the really big jobs. Board designs with 500 EICs, 32,000 pins and 2,500 nets are just the beginning. P-CAD's Master Designer routes multiple layers simultaneously cutting the number of vias and unrouted subnets in half. So, you'll wring out cleaner designs and higher completion rates (up to 100%).

For forward annotation of logic changes and "history independent" back annotation, Master Designer also has an ECO processing option.

If you're interested in wringing every penny out of your PCB design station instead of wringing your hands, ring P-CAD. Let P-CAD show you how to turn a PC into a high-powered workstation.

P-CAD is a registered trademark and Master Designer is a trademark of Personal CAD Systems, Inc.
THE BEST 5 1/4 INCH DISK DRIVE AVAILABLE UNTIL WE BUILD WREN VI.

INTRODUCING
WREN V
The fastest, most reliable 5 1/4" disk drives are now better than ever. The new Wren V with bigger capacity has up to 574 Mbytes formatted with the SCSI interface, or 442 Mbytes of unformatted capacity using the ESDI.

PERFORMANCE SECOND TO NONE
Wren V is high performance. Average seek is a blistering 14.5 ms. A patented, balanced straight-arm actuator, employing less mass than other designs, results in precision positioning and faster seek times.

DESIGNED-IN RELIABILITY
New Wren disk drives are better than ever thanks in part to lower power consumption, special shock mounts, advanced electronics packaging, and synchronized spindle capability for high performance subsystem applications. You can count on years of trouble-free use.

A COMMITMENT TO QUALITY
Manufacturing quality products and backing them with top-notch service and customer support is our commitment to you. We're with you every step of the way; from system's design to post-sales service in a true customer manufacturer partnership.

Get the high performance edge—Wren disk drives from Control Data. For more information, call 1-800-828-8001, ext. 82.

<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity (Mbytes)</th>
<th>Avg. Seek (ms)</th>
<th>Interface</th>
<th>Transfer Rate (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wren V</td>
<td>574</td>
<td>16</td>
<td>SCSI</td>
<td>10-15</td>
</tr>
<tr>
<td>Wren V</td>
<td>442</td>
<td>16</td>
<td>ESDI</td>
<td>10</td>
</tr>
<tr>
<td>Wren V</td>
<td>383</td>
<td>14.5</td>
<td>ESDI</td>
<td>10-15</td>
</tr>
<tr>
<td>Wren V</td>
<td>344</td>
<td>16.5</td>
<td>ESDI</td>
<td>10-15</td>
</tr>
<tr>
<td>Wren V H.H.</td>
<td>190</td>
<td>18</td>
<td>SCSI</td>
<td>10-15</td>
</tr>
<tr>
<td>Wren IV</td>
<td>307</td>
<td>16.5</td>
<td>ESDI</td>
<td>10</td>
</tr>
<tr>
<td>Wren III</td>
<td>182</td>
<td>16.5</td>
<td>ESDI</td>
<td>10</td>
</tr>
<tr>
<td>Wren III</td>
<td>160</td>
<td>16.5</td>
<td>SCSI</td>
<td>10</td>
</tr>
<tr>
<td>Wren III H.H.</td>
<td>106</td>
<td>18</td>
<td>ESDI</td>
<td>10</td>
</tr>
<tr>
<td>Wren III H.H.</td>
<td>91</td>
<td>18</td>
<td>SCSI</td>
<td>10</td>
</tr>
<tr>
<td>Wren II</td>
<td>96</td>
<td>28</td>
<td>ST506, ESDI</td>
<td>5</td>
</tr>
<tr>
<td>Wren II H.H.</td>
<td>51</td>
<td>28</td>
<td>ST506</td>
<td>5</td>
</tr>
</tbody>
</table>

H.H. = Half High Models
SCSI models list usable capacity formatted in 1024 Byte sectors. Wren III, IV, V-544 Mb SCSI models have 40,000 Hr. MTBF (others: 30,000 Hr. MTBF).
Supports application interfaces for 3270/3299 & 5250 connectivity.

- IBM 370 class mainframe
- S/3X host processor
- Cluster controller
- Protocols converter
- Terminal-DFT/CUT
- Printers
- Gateway

IBM 3270/5250 data line phone system

- PBX
- IVDT, ISDN
- Coax Gateway
- Ethernet Star Lan
- 25/10 Token Ring
- Arc Net etc.

- 3299 MUX
- 8 more 3270

"Soft" device expands completely to industry system evolution. Can standardize hardware and use common control code for years.

BP8344
BCP
Now anyone can draw on the power of the mainframe with a single chip.

INTRODUCING THE DP8344 — THE EASY, AFFORDABLE WAY TO IBM CONNECTIVITY

At last there's a one-chip solution to processing IBM 3270, 3299 and 5250 communication protocols—the programmable DP8344 Biphasic Communications Processor.

The BCP™ is easily integrated into cluster controllers, PCs, terminals and printers, so now anyone can design a plug-compatible interface for IBM mainframe and departmental processors.

You can also use the DP8344 in a PBX or to build a gateway to various local- and wide-area networks.

You can use it in a protocol converter to give inexpensive peripherals access to the power of the mainframe. Or in a PC or IBM PS/2 to provide 3270 or 5250 terminal emulation.

In fact, providing IBM connectivity is now so simple and inexpensive that a host of new applications are being developed. The BCP has been designed in by more than 100 companies—including Hewlett-Packard, Local Data, Pathway Designs, Lee Data, Centronics, and Memorex.

IT COULDN'T BE MORE FLEXIBLE

The BCP features a software-configurable transceiver that supports not only IBM 3270, 3299 and 5250 protocols but also general eight-bit protocols.

A simple line interface connects the BCP to the communications line. The receiver includes an on-chip analog comparator and provides a TTL level input for added flexibility.

WE’LL GIVE YOU ALL THE SUPPORT YOU NEED

The DP8344 is backed by a development package that includes a demo/evaluation board with a monitor/debugger program, in-system emulation features, and demonstration software for complete 3270 terminal emulation on an IBM PC.

On the system level, we offer both 3270 and 5250 controller emulators and analysis tools.

Application support is available through a worldwide network of technical support centers.

For more information on the DP8344 BCP—the easy, inexpensive way for you to provide IBM connectivity—please contact your National Sales Engineer.

Or write National Semiconductor, MS 23/200, P.O. Box 58090, Santa Clara, CA 95052-8090.

© 1988 National Semiconductor Corporation

BCP is a trademark of National Semiconductor Corporation.

IBM and PS/2 are registered trademarks of International Business Machines Corporation.

Advanced Peripherals
CONCENTRATION WHERE IT COUNTS...

Decisions about system design are made on several levels at the same time. They're made on the chip level, the board level, and the "box," or OEM computer level.

Because the people making these decisions are the design engineering managers and senior design engineers who supervise departments, project teams and individual projects, COMPUTER DESIGN—the magazine of system design and integration—targets its circulation and its editorial at this important group.

As a reader of COMPUTER DESIGN, you need information about many things. About ICs, about ASICs, about buses and boards, about CAE/CAD and development tools, about software, and about systems and system architecture. But you're in good company. In select company. Above-average company. COMPUTER DESIGN company.

*Data based on the Adams Company 1987 Electronics Market Study. The reader concentration index is a measure of a publication's concentration of readers with a specific engineering or purchase responsibility. An index of 100 is the average for the reader universe sampled in the study.
SO YOU WANT SNA COMPATIBILITY.

WHAT ARE YOU DOING FOR THE NEXT TWO YEARS.
What may be the first commercial logic simulator to provide a full implementation of the VHSIC Hardware Description Language (VHDL) is now available on workstations from Mentor Graphics (Beaverton, OR). The real story behind the simulator, however, may be the interactivity it allows the designer while simulation is underway.

The Vantage Spreadsheet from Vantage Analysis Systems (Fre­mont, CA) is newsworthy because it provides a complete implementation of the new IEEE standard, VHDL 1076. With a mandate for VHDL expected from the Department of Defense, designers in the military/aerospace market are scrambling for tools that will let them describe and simulate designs in VHDL. Many designers in the commercial world would also like to use an industry-standard hardware description language, and VHDL is on its way to becoming that standard.

But David Coelho, executive vice-president of Vantage, has more than VHDL on his mind. “The most important thing we’re bringing to the marketplace is the ability to make real-time changes to the schematic during simulation,” he says. “This lets designers do a what-if analysis they never could do in the past. VHDL is just an opportunistic thing that we’re leveraging.”

Compilation bottleneck
One of the most frustrating aspects of logic simulation is the time it takes to change a design and then resimulate it. Designers usually must stop the simulation, return to the original schematic, change that schematic, and then recompile it into a net list for simulation. If a large design is involved, this process can take hours. Incremental compilation techniques may let designers recompile just a portion of the design, but they still have to get out of simulation and go back to the original schematic.

Vantage provides a specialized schematic editor that lets the engineer make on-the-fly changes to the design. The original schematic data is moved from Mentor Graphics' Neted editor into Vantage's SView schematic viewer. Once the schematic data is in SView, users can zoom and pan within the schematic, probe signals and make design changes without exiting the simulation. Vantage's net-list generator adds the changes to an existing net list, compiling only the new data that's added.

This ability to make rapid design changes makes the Vantage Spreadsheet analogous to the spreadsheets used for financial analysis. “Simulation is no longer a batch verification capability; it’s a real-time tool,” says Coelho. “We’re predicting a one- to two-minute turnaround for most design changes. This capability could change the way designers feel about simulation.”

Vantage's interactive capabilities will attract many designers, although in the short run, VHDL is likely to be its strongest selling point. By supporting the full VHDL standard, the Vantage Spreadsheet permits a mix of behavioral- and gate-level models. VHDL models are difficult to find, but as the standard becomes more widespread, a number of VHDL libraries should become available. Any model that conforms to the standard should run on the Vantage Spreadsheet.

VHDL doesn't currently support fault simulation, and neither does the Vantage Spreadsheet. That could pose a problem for military/aerospace companies, since they're the biggest consumers of fault simulation. The Vantage Spreadsheet also lacks an automatic worst-case timing verification capability, and the initial release doesn't support hardware modeling. But these limitations may be overshadowed by the simulator's interactivity and its complete support of VHDL.
IF YOU'RE SPENDING TOO MUCH TIME ON SNA DESIGN, YOU'RE LEAVING OUT ONESTEP.

Most likely, if you need SNA compatibility, you'll buy the software source code from one company and hardware from another. Then you'll spend several months desperately working out the integration.

Or worse, you'll design it from scratch.

Systech knows you've got better things to do with your time. So we've created a way to cut down that lengthy process. With OneStep™.

OneStep is a complete SNA/DCP board package. Which makes it the quickest and easiest off-the-shelf solution for IBM communication. In fact, with our help, the OneStep can be up-and-running in just five days.

To make this unique integration work, we teamed up with the most reputable and experienced company in IBM compatibility around—Systems Strategies, Inc. With their superb emulation software and Systech's modular design, OneStep gives you the wide-area links you need for VME and Multibus systems. What's more, the OneStep takes a load off your CPU. That way, you have more power and improved system performance overall.

Systems Strategies, Inc.'s extensive variety of popular protocols includes SNA 3270, RJE and LU6.2, BSC 3270 and RJE, Plus, X.25 and QLLC. All thoroughly tested and successfully ported to Systech's hardware.

Along with easy installation, the OneStep will keep your up-front costs down. And its modularity makes it easy to maintain and upgrade.

Most importantly, with the experience and expertise of Systech and Systems Strategies, Inc., you'll be in step with the latest software and hardware developments. And you'll always be OneStep ahead of the competition.

For a demonstration or more information, call Systech at (619) 453-8970. Or write: Systech Corp., 6465 Nancy Ridge Dr., San Diego, CA 92121.
PHASE LOCK LOOP.
ANALOG/DIGITAL ASIC.

NO ONE ELSE HAS THE COMBINATION.
System level designers can access new levels of integration designing products with a combination of advanced analog/digital circuitry on a single ASIC. Obtaining the smallest form factor, lowest power, and highest performance in data capture applications is now possible.

Consider our 34MHz Phase lock loop subsystem – the PLL34M – an ideal solution for data separators.

The PLL34M is an open loop phase lock subsystem containing a voltage controlled oscillator, digitally controlled charge pump, trimmable reference voltage, and high speed driver I/O circuitry.

Combined with our other analog and digital standard cells, the PLL34M is ideal for increasing system integration of disk drive systems. (See application diagram.)

For designers seeking to incorporate analog processing functions, such as amplification, filtering, and data conversion, Sierra offers a wide range of solutions for applications in disk and tape drive systems, local area networks, and servo controllers.

Lock into our CMOS standard cell library which includes over 250 digital standard cells, 50 analog standard cells, and 20 EEPROM standard cells. Our Triple Technology™ gives you the flexibility to combine analog, digital, and E² on the same chip.

Sierra reduces packaging size and cost by offering low profile, surface mount packages including SOIC, PLCC, and PQFP Gull wing packages.

CMOS analog standard cells are available now in the same design environment as digital. Importantly, on-site mixed analog/digital simulation is easily achieved through access to our MIXsim™ software tools, which verify design functionality and assure first time silicon success.

Access the unbeatable combination of analog/digital ASIC from Sierra. Lock into the latest data on our CMOS standard cell library and provide your customers with the most advanced products. Just write or call today for our complete library card.
Moderately parallel supercomputer avoids vector hardware

About 18 months after the separation of Evans & Sutherland Computer (Salt Lake City, UT)—a leading vendor of high-end graphics, modeling and simulation products—into multiple divisions, the new computer division (Mountain View, CA) has revealed some details about its mission and its first product, which will see the light of day sometime later this year. "Our aim is to build the fastest general-purpose supercomputer optimized for solving the vast majority of high-end simulation and modeling problems encountered in science and industry," explains division president Jean-Yves Leclerc.

Despite the recent proliferation of supercomputers, minisupers, graphics supercomputers, personal supercomputers and superworkstations, Evans & Sutherland claims that all these alternatives are either too slow or too specialized to meet the needs of most complex, real-world simulation and modeling applications. As the company sees it, the overspecialization of Cray, Cray-like and mini-Cray-type machines lies in their vector orientation.

Vector processing has been the mainstay of supercomputing since the early 1970s—long enough, according to Evans & Sutherland, to firmly establish its limitations. "The key to attaining high performance in vector-processing supercomputers is the ability to vectorize the bulk of application code—say, 85 to 95 percent," says Leclerc. "But scientists and engineers have found that typically they're able to achieve this level of vectorization for only a handful of problems and in a narrow range of applications, and there's a significant performance penalty when a vector machine has to handle unvectorized code. As a result, the sustained performance rates of the machines average only 5 to 20 percent of the peak performance potential."

Evans & Sutherland has gathered an impressive array of user testimony on the vectorization problem.

David Lieberman
Senior Editor

The company cites, for example, studies conducted at the Los Alamos and Lawrence Livermore National Laboratories, which show that, on the average, the labs have been able to vectorize only 70 percent of their code. "Faced with this sobering assessment of where we stand after 10 years of vectorization, I'm beginning to wonder whether vectorization has a substantial place in future supercomputer architectures," says Los Alamos spokesman Olaf Lubeck. He estimates that Cray machines used at Los Alamos achieve only 12 percent of their potential performance.

Leclerc admits, however, "Vector math is useful for such applications as weather mapping and fluid dynamics, where a data set is subdivided and a number of calculations..."
Concerned about crosstalk? Critical length? Not enough packaging density? Diagonal Wiring can solve such problems, and Hitachi Chemical routinely uses this space age technique on a multitude of down to earth configurations.

High density, 45° diagonal polyimide insulated wiring reduces parallel lengths of critical conductors and decreases point to point routing distance. This minimizes crosstalk, facilitates critical length considerations, isolates special logic families like ECL, and greatly increases packing density. Multiwire® interconnection technology also makes controlled impedance easy.

Let us help you with your next board design. Hitachi offers a different angle with Multiwire interconnection boards including SMT and the latest trends.

HITACHI CHEMICAL COMPANY
AMERICA LTD.

Sales 3469 Lawrenceville Hwy.
Offices: 420 Lexington Ave.
       Tucker, GA 30085
       New York, NY 10170
       (404) 938-9388
       1-800-227-1529

4141 Blue Lake Circle
Dallas, TX 75234
(214) 960-9675

1333 Lawrence Expwy.
Santa Clara, CA 95051
(408) 244-2570

2000 West Park Drive
Westborough, MA 01581
(617) 366-4092

Multiwire® is a registered U.S. trademark of the Kollmorgen Corp.
are applied uniformly to each section." The architecture of the coming Evans & Sutherland machine, thus, will provide for high-speed vector-type processing as well as scalar power but won't use dedicated vector hardware to balance its Mips/MFlops performance.

Evans & Sutherland's machines will consist of two to eight processors, each with 16 computational units. Each of these units can run an application on its own or with other computational units, or it can manage a segment of an application that has been parallelized and assigned to multiple units. Each computational unit contains three functional units: one for handling floating-point adds, one for floating-point multiplies and one for integer operations. "This approach will let the machine provide a high number of both Mips and MFlops without actually using vector-processing hardware," says Leclerc. The range of expected machine configurations will deliver from 300 Mips/MFlops to over 1 Gips/GFlops. Pricing will be from $3 million to $8 million.

While it's clear that the ability to assign tasks to the computational units as befits the application provides for a lot of flexibility, Evans & Sutherland has yet to explain the architectural wrinkles that will manage the overall process. The heart of the system, though, will be three types of semicustom CMOS VLSI chips residing in 340-pin packages and configured in six-chip sets. The system will include a large shared memory (256 Mbytes per processor) and will provide a 10-Gbyte/s I/O bandwidth between computational units. It will be, as one might expect, a highly pipelined machine that, when desired, can be moderately parallel.

**Against the grain**

Evans & Sutherland has a second major objection to vectorization, which it perceives as a form of fine-grain parallelism. In both vector machines and the so-called massively parallel computers, restructuring existing code to take advantage of fine-grain parallelism and, hence, get the most out of the machines is a difficult and time-consuming chore, and one that's often beyond the programming expertise of the ultimate user, claims Leclerc. "Machines with the power for complex problems—such as Cray-type vector machines and massively parallel machines—are of limited, special-purpose use due to the magnitude of programming effort required to tap their power," he says.

Evans & Sutherland, therefore, has opted to implement only very high-level, coarse-grain parallelism in its new machines. "That doesn't require going deeply into the fundamental structure of existing code," Leclerc explains. Taking advantage of the machine's parallelism still requires conversion of a small amount of code, however. But, Leclerc says, "The conversion is much more intuitive because it takes place logically at a higher, more natural level for the application, using larger portions of the existing code." By the time the machines are introduced, an application development environment will be available to aid in parallel programming.

The Evans & Sutherland machines will use an operating system based on Unix 4.3 BSD with Mach extensions. Optimizing C and Fortran compilers will also be available, as will an object-code generation facility, a source language debugger, performance profilers and other development tools. "Scientists and engineers shouldn't be required to understand the details of computer science to vectorize programs at the lowest level of parallelism," comments Leclerc. "Rather, they should define the high-level modules of the natural parallelism within the application and then let development tools implement the computer science part of the problem."

**Peripherals and Memory Systems**

**Erasable optical drives ready to move in on Winchester turf**

A family of erasable optical disk drives with removable media is poised to challenge the performance of mid-range Winchesters while at the same time topping the capacity of high-end hard disks. The first members of the line from Maxtor (San Jose, CA) are Tahiti I, a 5¼-in. drive offering up to 600 Mbytes of on-line total storage, and Fiji I, a 3½-in. drive with 160 Mbytes of online unformatted storage. Average seek times for the two drives are 30 and 100 ms, respectively. Tahiti I's data transfer rate of 10 Mbits/s is comparable to rates found on many Winchester drives. Fiji I has a data transfer rate of 1.9 Mbits/s.

The capacities are quoted as formatted or unformatted, depending on whether a drive's small computer system interface (SCSI) controller is embedded or separate. The controller on the 5¼-in. drive is embedded on the drive, while the 3½-in. drive has a separate SCSI controller, making it easy for designers to integrate different controllers and data formats. One recommended use for the Fiji I is as a floppy replacement for backup in laptop systems. Its capacity has been tailored such that it can back up a full disk of Maxtor's 170-Mbyte (unformatted) 3½-in. Winchester drive.
IN VANCOUVER, WASHINGTON, 
WE'VE JUST ISSUED PERMITS 
TO BREAK SPEED LIMITS.

How do you keep ninety of the country's hottest design engineers happy? First, give them permission to pull out all the stops. Then give them a place to do it.

That's exactly what we've done at our new Sharp Microelectronics Technology Center in Vancouver, Washington. There we've provided our outstanding staff with the most advanced CAD systems available. And we've backed them with a world-class 1.2 micron production facility in Japan, along with a national network of sales-people and distributors.

The purpose of all this? To aggressively carve a niche for ourselves by creating a select line of high-speed chips. Like the new Sharp LH52252, our 64k x 4 SRAM that operates at 35 ns cycle time and consumes just 100 microamps in standby mode. It's the first of many high performance products you can expect from our new design center. And it's available right now at Marshall, Milgray, Western Microtechnology, Space Electronics, and Added Value.

If you have specific questions, we invite you to call Sharp at (201) 529-8757. Especially if moving at 35 ns or faster.

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>ORGANIZATION</th>
<th>ACCESS TIME</th>
<th>AVAILABILITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>LH52252</td>
<td>64k x 4</td>
<td>35 ns/45 ns/55 ns</td>
<td>Immediate</td>
</tr>
<tr>
<td>LH52259</td>
<td>32k x 9</td>
<td>35 ns/45 ns/55 ns</td>
<td>3Q 1988</td>
</tr>
<tr>
<td>LH52251</td>
<td>256k x 1</td>
<td>35 ns/45 ns/55 ns</td>
<td>3Q 1988</td>
</tr>
<tr>
<td>LH52256</td>
<td>32k x 8</td>
<td>70 ns/90 ns/120 ns</td>
<td>Immediate</td>
</tr>
<tr>
<td>LH5261</td>
<td>64k x 1</td>
<td>25 ns/35 ns</td>
<td>1Q 1989</td>
</tr>
<tr>
<td>LH5262</td>
<td>16k x 4</td>
<td>25 ns/35 ns</td>
<td>4Q 1988</td>
</tr>
</tbody>
</table>

SHARP'S NEW HIGH-SPEED CMOS SRAMS

IF IT'S SHARP, IT'S CUTTING EDGE.


CIRCLE NO. 19
According to Skip Killsdonk, vice-president of marketing at Maxtor, the two drives represent an advance in that they have caught up with Winchester-class performance. Optical drives have long been characterized by slower seek times and data transfer rates due to the mass of laser heads and the time needed to deliver enough laser energy to the media to write data. Apparently, Maxtor has sufficiently finessed the parameters to approach low- to mid-range hard disk performance in its 5½-in. offering.

Erasable optical recording uses magneto-optic technology: the heat of a laser beam is used to orient the magnetic polarization of the media to that of an ambient magnetic field. The polarity of the media then affects the polarization of an incipient laser read beam, thus determining whether a spot on the disk is a one or a zero. This means that to write a track on the disk, the track must first be erased by switching the ambient field coil to zero polarity and writing all bits, which become zero. Then the field coil is switched to one polarity for the write operation, and the laser is turned on for only those bits that are to be written as ones. Magneto-optic technology, therefore, will always write more slowly than comparable Winchester technology because it takes two revolutions to do a write. Read operations, however, don’t have this restriction.

**Media options**

The 5¼-in. Tahiti I has taken advantage of the intelligence that can be built into an embedded SCSI controller to offer a range of media options. Not only can users set the sectors at either 1,024 bytes or 512 bytes per sector, but they can also choose between an ANSI standard cartridge (for easy portability between drives of different manufacturers) and a special higher-capacity media cartridge. The standard cartridge offers a 600-Mbyte (300 per side) capacity, while the special higher-capacity media cartridge developed by Maxtor offers a 1-Gbyte (500 Mbytes per side) capacity.

The higher capacity is achieved by formatting the disk for zoned, or constant density, recording. Zoned recording takes advantage of the fact that the outer tracks of a disk have more linear room for data than the inner tracks. In the past, linear bit densities have been limited by the capacity of the inner tracks, which also have the highest linear velocity and, hence, the highest data rate. Intelligent buffers on the SCSI controller let a drive vary the data rate of the read/write channel and match that rate to the constant data transfer rate of the host interface. Thus, as one moves out from the center, each time a track is able to accommodate an additional full sector, one is added and the data rate increases accordingly. With this method, Maxtor has managed to achieve a 40 percent capacity increase.

According to Killsdonk, the 5¼-in. Tahiti I will find a home in such applications for storing drawings as desktop CAD stations and network file servers as well as in image archiving systems. The security advantages of removable cartridges will be a plus, as will be the fact that removable media effectively increases the overall capacity of a drive, if not the instant availability of that capacity.

Despite the power demands of the motor and the actuator and the additional need for the field coil, maximum power consumption for the two drives is quoted as 35 W for Tahiti I and 17 W for Fiji I. Both drives are expected to begin shipping early this fall, with volume pricing around $2,500 for the 5¼-in. drive and less than $1,000 for the 3½-in. drive. Volume prices for media for the 5¼-in. Tahiti I and the 3½-in. Fiji I are $175 and $49, respectively.
Militarized VMEbus Solutions...

From Clouds Above, to Fathoms Below

Field-proven VMEbus systems are the preferred choice.

DY-4 SYSTEMS INC.

CIRCLE NO. 50
VMEbus System Solutions...

Chosen for many good reasons.

High performance, industry standard, multiprocessing architectures, applicable to Mil-Spec applications, field-proven ... DY-4's VME solutions satisfy the most stringent performance issues, regardless of the environment.

DY-4, a leader in Mil-Spec VME system solutions provides you with more than high-performance boards. We understand the specialized needs of mission-critical programs. Our products are many — boards, chassis, system-level diagnostics, RTOS, and application software supported by program management, ILS, QA, configuration management and proposal support.

At DY-4, we offer experience-proven capabilities.

Proven on land, sea and air.

Off-The-Shelf and NDI

Backed by years of design experience, we offer over 50 off-the-shelf VME boards for a variety of applications:

- 68020/68030 Single Board Computers
- Intelligent Peripheral Controllers
- Multiprocessor RTOS
- System-level Diagnostics
- NTDS Interfaces
- IEEE 802.3
- ANSI X3T9.5 (FDDI)
- SDC/DSC
- Graphics
- MIL-Std 1553B
- ARINC 429
- ANSI X3T9.2 (SCSI)
- Memory
- Chassis
When there's a need to know, DY-4 is there. In naval plot data systems, naval tactical data systems, short-range air defense systems, electronic surveillance measures and ground and naval C³ displays.

Field-proven VMEbus systems are the preferred choice.
...And Into the Future.

Anticipating the demands of tomorrow's applications. Providing the systems solutions. DY-4 is laying the technology groundwork today. Look to us for:

- Advanced conduction-cooled products and system chassis
- Man-machine interfaces
- Ada™ Multiprocessor Development Environment
- Enhanced performance via custom silicon
- Relational Data Base Processor Subsystem

DY-4 SYSTEMS INC.

For more details on DY-4's VME solutions, contact:
DY-4 Systems Inc.
21 Credit Union Way
Nepean, Ontario
Canada K2H 9G1

Phone: (613) 596-9911
FAX: (613) 596-0574
TELEX: 053411

Campbell, California (408) 377-9822
Los Angeles, California (714) 549-2559
Washington, D.C. (301) 964-5554
Boston, Massachusetts (617) 692-9308
Denmark (06) 96-3624
Ferranti Computer Systems,
England 011 44 633371111

™ Ada is a trademark of the United States Department of Defense

Printed in the USA

© 1987 DY-4 Systems Inc.
Linear arrays forge improvements in performance and flexibility

Until very recently, analog, or linear, arrays have been mired in the "dark ages" of the application-specific IC business compared with mushrooming developments of their digital brethren. Within the last year or so, there has been a surge in activity that promises to continue for the next several years. Developments in base silicon, array architecture and CAD environments are combining to bring new levels of performance and flexibility to the analog designer. In addition, relatively low cost, fast turnaround times and novel approaches to a migration to full-custom design hold promise for a widening base of applications.

And just beyond the horizon, new waves of technology are forming. Faster and better bipolar technologies are emerging with improved techniques for including high-voltage and high-current transistors as well as implanting high-quality resistors and other components. Analog CAD tools are maturing, gradually weaning analog designers from the breadboard to the terminal. And even a little further in the future—perhaps a couple of years away—combined analog bipolar and digital CMOS devices on the same semicustom chip may become a reality, resulting in a true bridge from high-quality, high-resolution, high-voltage and/or high-current analog circuits to the microprocessor-based systems of today.

Primarily designed for use where high operating voltages, high drive currents and/or high-performance (frequency) linear functions are required, analog arrays are perhaps one of the oldest commercial semicustom IC technologies around. Early analog arrays consisted of a random placement of transistors, resistors, capacitors and diodes diffused on a die and connected with a single personalizing metal layer. Compared with the evolution in digital ASICs, the development of linear arrays has been relatively slow.

New design tools from third-party vendors—such as the Analog Workbench from Analog Designs and PSpice from MicroSim (Laguna Hills, CA), as well as integrated schematic capture and net-list programs from Viewlogic (Marlboro, MA) and Futurenet (Redmond, WA)—are rapidly smoothing out the design environment. And many of these bring analog design to the personal computer.

Design considerations
Many design considerations remain fundamentally the same for both digital and analog design, says David Guinther, vice-president of Custom Silicon Inc (Lowell, MA), an independent vendor of both analog arrays and standard-cell-based products. According to Guinther, the analog ASIC designer must consider six fundamental issues (see "Designers contend with an explosion in ASICs," Computer Design, Apr 15, p 57): function (what the chip will do); functionality (what discrete functions will be included); ac parameters; dc parameters; packaging; and preconception (who's going to do how much of a design?).

In addition to these fundamental considerations, analog array design requires careful attention to other critical areas. In straightforward digital designs, the key elements are usually the availability of macrocells and compilers rather than the base silicon process. The raw gate speed is determined by the minimum transis-

![AT&T's complementary bipolar IC process results in one of the fastest arrays available. The NPN transistors have a beta of about 100 and an fT of 4 GHz; PNP transistors have a beta of 40 and an fT of 2.5 GHz. The N-type collector of the NPN transistor is surrounded by P-type material on the sides and bottom. By keeping the substrate at the most negative circuit potential, the collector-substrate PN junction is always reverse-biased.](image)
tor dimensions and process. Other variables such as transistor sizing for higher fan-out is managed in software. In analog design, there are many more variables—components are not all created equal. Factors to consider include transistor sizes and types, transistor performance, resistor and capacitor types, thermal effects, total power dissipation, and the amount of circuit that must be breadboarded.

Cost, volume and the possibility of alternative approaches are also more significant with analog arrays than with digital circuits. With digital circuits, for example, there are often only two alternatives—ASIC parts or standard parts. Virtually no handcrafted, full-custom digital VLSI design activity is going on.

Many analog circuits, however, can still benefit from careful handcrafting. There are a number of reasons for this, the first being that the total number of devices on a chip is usually somewhat limited, making hand-drawn circuits possible. Second, clever designers can take advantage of flexibility in transistor size to optimize the performance of a particular function. Arrays, on the other hand, attempt to offer a mix of transistors that will suit as many applications as possible, yet without so many types as to restrict the general appeal of the array.

Third, analog circuits are often somewhat fussy if they’re unevenly heated. While some arrays try to provide thermal balancing for critical components, it’s not always possible to provide thermal compensating elements in close physical proximity. Handcrafted designs let thermal compensating elements be physically located extremely close to the component being compensated and sometimes include them in the same structure. Fourth, none of the arrays currently available offer any technique for trimming once a device is made. With handcrafted designs, zener-zapping or even laser-trimming can be incorporated such that dice can be adjusted before packaging—or after, depending on the type of package.

Finally, there are cost considerations. Significant die area—as much as 50 percent—can be saved in handcrafted circuits over array circuits. Depending on the circuit, this could shift the price/volume crossover point to considerably lower volumes for custom parts than might traditionally be expected.

**Fast turnaround**

A key benefit of analog arrays—similar to that enjoyed by their digital counterpart, gate arrays—is very fast turnaround time. “Most analog arrays require at least a couple of revisions before they go into production,” claims Charles Gopen, vice-president of marketing for Micro Linear (San Jose, CA). The large number of parameters makes it far more complex than designing a digital circuit. It’s also difficult to predict the exact performance of a completed device; the tools just aren’t as good as digital design tools, he says.

Turnaround times for analog arrays range anywhere from two to eight weeks, depending on the vendor and the complexity of the chip. NRE charges depend on the amount of the design that’s done by the vendor and the amount done by the customer. They can vary from as little as $1,000 to upwards of $30,000.

Sony Corp of America (Cypress, CA) offers one of the fastest turn-around times for prototype development, claims Jean-Pierre Laussade, general manager of the company’s component products division. A newcomer to the market, Sony will formally introduce its master-slice family of arrays next month. Turn-around time, says Laussade, can be as little as two weeks. The company is about to bring its family of bipolar analog arrays public after having used them internally for some time. One of the reasons Sony can quote such fast turnarounds, he says, is that it runs a batch of wafers every two weeks—combining wafers for internal use with those of customers.

Also, Sony uses an approach in which a large block, or master chip, on a wafer contains five different array types in a 4×4-chip array with one test chip and one dummy. “This way, the customer doesn’t have to pay for a whole wafer full of prototypes, which significantly lowers NRE charges that typically run from $2,000 to $5,000 for a design,” comments Laussade.

Micro Linear’s Gopen sees linear array products characterized by certain attributes of performance, supply voltage, drive current, flexibility and design-tool support. “To some extent, there are some distinct categories,” says Gopen. “For example, in the very high end, devices operate in the multiple-GHz range. These devices emerged from the internal needs of equipment manufacturers who took their proprietary technology out to the marketplace.”

**High-end solutions**

The high end has, for the most part, limited applications—primarily in government, instrumentation and aerospace—where performance, not cost, is the predominant consideration, according to Gopen. High-end analog array solutions are provided by Tektronix (Beaverton, OR), VTC (Bloomington, MN) and AT&T (Allentown, PA).

Tektronix’s QC-4Quickchip addresses the high-end market. The company used its proprietary technology employed in developing its 1-GHz scope to create the Quickchip. The semicustom array offers almost 300 NPN transistors with a typical fT of 6.5 GHz and about 175 PNP transistors with a much lower cut-off frequency of 20 MHz. It also includes more than 1,200 resistors and about 30 capacitors. In addition, the array provides almost 300 equivalent ECL gates with typical delay times of under 400 ps.

VTC, a division of Control Data Corp, offers a relatively small array comprising close to 100 NPN transistors (72 medium size and 24 low noise) with a typical fT of 6 GHz. Its 48 PNP transistors fabricated as vertical rather than substrate transistors provide an fT of 1 GHz. In addition, VTC’s array includes 24 Schottky diodes, 120 resistors and 26 capacitors located around the periphery of the
NCR keeps raising the standards for SCSI.

Finally, a cure for SCSI overheadaches.

NCR's 53C90 is the only chip that can give you fast, fast, fast relief from overheadaches. Using combination commands, dedicated sequential logic and dual-ranked registers for command pipelining, the 53C90 is quickest on and off the bus. Plus NCR implements complex bus sequencing in hardware, not time-wasting software.

Transfer rates? NCR's 53C90 delivers the SCSI bus maximum of 5.0 MBytes/sec synchronous and 3 MBytes asynchronous at 25 MHz for the full length of the bus.

How to get zap-resistance, latch-up protection and the blessings of the FCC.

It's easy.
The NCR 5380 and 53C90 families give you ESD protection up to 10,000 volts on the SCSI bus. NCR also provides controlled fall times to reduce the undershoot that could cause other CMOS chips to latch-up. Controlled assertion rates also reduce generated RFI, an important factor in winning FCC approval for the final product.

A big, well-connected family.

NCR's family goes back to the “Mayflower” of SCSI controllers with the 5385 in 1982. The most recent offshoot—the high-performance 53C90A. Other family members include a single chip host bus adapter (53C400), an integrated buffer controller (53C300) and even an ASIC supercell for circuit designers. Plus we'll be there with SCSI II.

Raise your standards.

Because our chips have an edge in technology, they can help give you an edge in the market. So don't settle for the standard, call NCR today.

For documentation call our hot line 1-800-334-5454.
Or write to, NCR Microelectronics, SCSI Products, 1635 Aeroplaza Drive, Colorado Springs, CO 80916.
For technical assistance, call 1-800-525-2252, Telex 452457.
The chip is divided into 12 layout of macrocells. This technique lets Sony run a number of different customers' codes on a single wafer, which, according to the company, also lets it reduce NRE charges significantly as well as reduce turnaround to as little as two weeks.

Sony's master-slice array family uses an approach in which a master chip on a wafer contains five different array types in a 4 × 4-chip array, plus one test chip and one dummy. The array comprises over 200 transistors, almost a thousand resisters, twenty 1- to 5-pF programmable capacitors and two 150-pF capacitors. Implanted resistors have values from 50 to 6,000 Ω. The standard ALA200 array includes four basic types of modules; eight standard, one input, one trim and two power.

Sony's masterslice offering comes close to the performance of the ALA200 with an NPN transistor performance of 3 GHz. It uses a vertical PNP transistor structure that yields a performance of 350 MHz. Depending on which chip type is selected, transistor count varies from 180 PNP and 274 NPN to 384 PNP and 530 NPN. Sony also offers a variety of transistor types, including six NPN and three PNP types.

Devices are interconnected by two layers of metal. The total resistance available on chip ranges from 2.4 M Ω to 17.2 M Ω depending on the chip version selected. Similarly, capacitance varies from 358 pF to 744 pF.

**Minitile architecture**

Micro Linear is also getting into the high-performance end of the analog array business with its recently released FB3600 array family. The 12-V array includes 1-GHz NPN transistors, but with relatively low-performance PNP transistors. "But the slower PNP transistors don't present any real performance problem. In designing a performance system, you don't put the PNP transistors in a critical speed path," says Gopen.

The FB3600 varies significantly from other high-performance arrays and from its precursor, the FB300, in the architecture of its tiles. On most conventional arrays, tiles are relatively large, permitting the inclusion of an entire macrocell on a tile. Also, tiles are separated by dedicated routing or wiring channels.

In the FB3600, Micro Linear divided its array into smaller sections, or minitiles. The company has defined five basic minitiles; they vary from general-purpose tiles to high-precision tiles with precision resistor links. Other tiles contain low-noise transistors and output transistors that are capable of driving up to 100 mA. "Each of the three members in Micro Linear's FB3600 family—the FB3310, the FB3620 and the FB3630—contains a mixture of different minitiles carefully selected by the company to reflect the most frequent usage," says Gopen. "The selection of minitiles and components within the tiles is based on Micro Linear's design experience and is organized to permit both high component use and the inclusion of complex functions."

In addition, the tiles are butted against each another, minimizing routing channels. "The array resembles the sea-of-gates approach that's used in digital gate arrays," notes Gopen. With the two layers of metal interconnection, instead of one layer, signal lines are routed on top of the minitiles.

"One of the major objectives in developing the 3600 family—aside from performance—was to provide a very cost-effective array," continues Gopen. The combination of the minitile architecture and the elimination of most of the routing channels has resulted in a die almost 50 percent smaller than that used in the FB300 arrays. "The overall cost of integrating a system," says Gopen, "can run anywhere from 10 percent to as much as 50 percent less than integrating the individual functions in discrete ICs."
What do you need to build on a rough application concept?
Whether you’re building a visionary home—or a breakthrough product or system—getting from concept to completion demands more than bricks and mortar, or metal and silicon.

There are other components that can make a critical difference in meeting your market window on time, and on budget.

We call them the components of success—ready for immediate delivery from AT&T.

The component of commitment: here today, here tomorrow.

AT&T is in the components business to stay. We have formed a separate unit, AT&T Microelectronics, to bring our more than 100 years of electronic components experience to the marketplace. And, we have the capital, people, and technical savvy to meet our commitment to the future.

The component of innovation: AT&T Bell Labs.

Count on Bell Laboratories to help make your ‘blue-sky’ designs a reality. With everything from DSPs and optical data links, to custom designed products such as ASICs, multilayer boards, and power supplies. And throughout planning and manufacturing, count on AT&T to keep your product up to the minute with the latest Bell Labs advances.

The component of quality.

Through our Integrated Quality System, Bell Labs engineers work with our quality professionals to meet customer-defined criteria. At AT&T quality is...
Another benefit of Micro Linear’s architecture, says Gopen, is a relatively quick and painless migration from an array to a full-custom part. In making the conversion, the same parts are used in the custom version as in the array, only unused parts are eliminated. “The technique has been so effective,” says Gopen, “that the company is using it in the development of some of its standard parts.”

A high-performance array family from Plessey Semiconductor (Scotts Valley, CA) is in the 300- to 400-MHz range, with high-performance NPN transistors and lower performance PNP’s. Richard Padovani, Plessey’s strategic marketing manager, claims the company’s gridded tile-array structure eases layout and becomes a correct-by-construction technique. Further, he says, the tile architecture allows the definition of a wide range of macros through the use of the process’s single-metal interconnection scheme.

The family of nine arrays comprises a variety of densities, transistor types and component assortment to suit almost any array configuration. “With over 3,000 integrations,” Padovani claims, “Plessey has more experience in designing and knowing what components are called for on arrays than just about anyone else in the business.”

Meanwhile, Exar (Sunnyvale, CA) has forged out in yet another direction with its Flexar (Flexible Array) architecture. Instead of diffusing a particular type of transistor on its base substrate, it diffuses sexless transistors that can be tailored, at the time of metalization, to be either PNP or NPN types. Called Twinstors, the configurable transistors provide an $f_T$ of 500 MHz as an NPN transistor, dropping to only 5 MHz as a PNP.

While Twinstors can act as either an NPN or PNP transistor, when not used, it can serve as either a 90-Ω crossunder or as a pair of 500-Ω resistors. This further eases designing because these resistors are located near active elements.

The company’s Beta Flexar arrays are currently available in three different densities with 100, 180 and 240 Twinstors, respectively. Also, a smaller, 66-Twinstor version will be released soon, according to Surjit Nijjer, Exar’s custom linear products marketing manager.

Nijjer also hints that Exar will be coming out with a new family of arrays—the Gamma series—perhaps as early as next month. Though he didn’t reveal all the details of the new series, he claims the new arrays will be much denser, with a different structure than the Beta series. They will also have an upper frequency limit of 1.5 GHz.

**Higher-voltage arrays**

Many analog array applications call for supply and operating voltages above the 20- to 25-V range. Many standard devices such as op amps, digital-to-analog converters and analog-to-digital converters operate at ±15 V. AT&T’s ALA400 family of arrays fall in the mid-voltage area with a 33-V capacity. This is a family of general-purpose arrays offering high-performance NPN and PNP transistors, a limited number of power outputs and some JFET modules for high-input-impedance applications, says Jenkins.

Like the ALA200, the ALA400 is fabricated in AT&T’s CBIC process, yielding PNP and NPN transistors of almost equal performance. The $f_T$ for NPN types is 350 MHz, degrading to only 300 MHz for the PNP transistors. The ALA400 uses two layers of metal interconnect, and like the ALA200, is available with an optional high-current thick metal.

Plessey’s 40-V MV series of arrays is also targeted at the general-purpose market. “In the MV family,” says Plessey’s Padovani, “the company has also incorporated MOS capacitors on-chip. These are far less sensitive to voltage than the easier-to-build junction capacitors. In addition, the arrays incorporate implanted resistors that offer linear high-value resistances, letting the chip operate at lower currents.”

The MV arrays also use a config-
urable transistor, something similar to the approach used by Exar, Padovani adds. He points out, however, that extreme care must be used in designing any device where the transistor is configured in the final metallization, or else there can be some catastrophic problems. There is a tendency to develop an “EPI shift,” which can result in a mismatch of base and emitter contacts. For its part, Plessey has developed a technique that provides the tight matching required in many analog circuits. “Plessey loosely refers to its single-transistor structure as a Monistor,” says Padovani. The company may back away from the use of the trademarked name in favor of simply calling the device a universal NPN/PNP device, however.

The universal NPN/PNP device lets many circuits be easily configured that would be difficult to design if only fixed transistors were available. “Not every design uses PNP s and NPN s in a fixed, or even predictable proportion,” says Padovani. “Frequently, much real estate is chewed up getting the right combination of transistors.”

**Still higher voltage**

Many applications for these analog arrays—such as smart-power or telecommunications applications, or those used in an inductive environment—require a more robust technology. AT&T’s ALA300 family has a 90-V capability. Once again, AT&T’s CBIC technology is used, resulting in NPN transistors with an \( f_T \) of 350 MHz and PNP s with a 300-MHz \( f_T \). The ALA300 consists of two device parts, the 300 and the 301. Both are relatively small in terms of device count: the ALA300 has 13 NPN transistors, 15 PNP s, 108 resistors, three capacitors, a single diode and 30 bonding pads. The 301 has four times the components of the 300 with the exception of bonding pads, of which it has 32.

Other high-voltage arrays include the 50-V Genesis from Cherry Semiconductor (East Greenwich, RI), a 65-V version of the Quickchip from Tektronix and the 100-V MPD-8020 from Micrel (Sunnyvale, CA). Designed for a variety of high-power, high-voltage applications including switching power supplies, motor control, lamp drivers, printer solenoid drivers, relay drivers and a host of other switching applications, the 8020 combines CMOS, DMOS and bipolar components.

At the power ends (located at either end of the 256-mil-long chip) are 16 N-channel DMOS power FETs, each of which is located in its own isolated tub. Because each device is fully floating (sources, gates and drains), there’s no restriction on their use and they can be used for push-pull drivers and in H-bridge designs. The DMOS FETs are rated at 100 V and 200 mA, with an on-resistance of 10 \( \Omega \). The company claims that the FETs can be paralleled, resulting in a 100-V, 3.2-A configuration with 0.625-\( \Omega \) on-resistance for single, half-bridge, full-bridge or bilateral switches.

In addition to the rugged outputs, the array contains an uncommitted array of 200 CMOS gates, a dozen TTL/CMOS I/O buffers, three op amps, three comparators, three Schmidt triggers, a unity gain analog buffer, a band-gap reference, an over-voltage sensor, a voltage pump to drive the high side of gates above \( V_{DD} \), 16 medium-current sink pre-drivers, and 16 high-voltage, level-shifting, high-side pre-drivers. And, there’s a zener diode and a collection of resistors and capacitors. In addition, the surrounding pads leave room for plenty of high-voltage and logic I/O as well as \( V_{CC} \) and \( V_{DD} \).

Turnaround time for Micrel’s array is nine weeks from initial customer interface to the test and delivery of 25 prototype chips, according to Micrel. The 8020 is packaged in a 44-lead plastic leaded chip carrier; however, either 11 or 22 pins are fused together and attached to an on-board heat sink. Micrel says its array is designed to satisfy designers who are champing at the bit to develop smart-power systems yet can’t find ICs to suit their applications.

Most forecasters see commercial mixed-mode arrays appearing in about two or three years. “There’s still a lot more to be done with bipolar devices,” says Micro Linear’s Gopen. Device sizes are shrinking, parts are moving faster and supply voltages are going down, he adds.
"Quality products are not made by robots. They're made by quality people."

Jack E. Haslup
Manufacturing Operations Manager
American electronics companies today face some serious challenges in manufacturing—the main one being how to compete successfully with our offshore rivals. That's why at Motorola we've taken several radical steps aimed at reaching new levels of quality and manufacturing efficiency.

**A commitment to 6-Sigma quality levels.**

Last year, Motorola began working toward a quality goal of 6 Sigma for all manufacturing, as part of our Statistical Process Control program. That translates into a defect rate of 3.4 parts per million, or an effective yield of 99.99966%. In short, zero defects. And remember, we're talking about board-level here, not components.

**The move to Just-in-Time manufacturing.**

To reach those quality levels, we've undergone a revolutionary change in our manufacturing culture at Motorola, using Just-in-Time techniques. JIT gives us a discipline for looking at every step of our manufacturing process, and eliminating waste. It has already helped us shorten our build cycle over 80%. Ultimately, we want to be able to build only those products our customers want. And ship them the same day they're ordered.

**The right tools for total quality control.**

At Motorola, we make what amounts to custom products, using mass manufacturing techniques. To track the 78 different products we build, we've recently installed an on-line Quality Information System that uses bar code readers to gather process and quality data. We're evolving toward a "paperless" factory that experts tell us is a showcase in the industry.

**The necessity of strong manufacturing for survival.**

Quality and manufacturing excellence are more than just words. They're essential in today's global competitive environment. Which is why we feel—quite frankly—that only those corporate cultures focused on quality goals like 6 Sigma will survive. In fact, any VME board or system vendor who doesn't have strong manufacturing isn't really in this business to stay. That's why we're always ready to demonstrate our capabilities. Because we don't know of anyone who has a stronger commitment to quality and manufacturing excellence than Motorola. That's what being the leader means.
The ISDN puzzle takes shape as the pieces fall into place

This year may just be the first year of significant silicon for the Integrated Services Digital Network (ISDN). Last year, chips emerged to support the S and T interface reference points in the ISDN network, prompting a lively debate about what layers of the ISDN specification should be supported by the hardware. This year, vendors are revising last year's offerings, including moving toward higher levels of integration. Support for other points in the network, notably at the R and T interface points, is also starting to appear. And there's a sure sign that the industry is getting serious about ISDN: development boards are beginning to appear.

Furthermore, one of last year's problems—the inability of chip sets to communicate with each other because of differing bus structures—has even been partially solved, at least in Europe, where the four major European telecommunications companies have agreed upon one bus structure. Unfortunately, however, that problem still remains in the United States.

The S/T interface

Most of the S/T interface chips introduced last year supported only Layer 1, but some offered higher levels of integration, and that trend toward integration has been apparent this year.

Siemens (Munich, West Germany) has offered ISDN chips since 1986. The earliest chips were the 2080 S/T interface chip, a Layer-1-only device, and the 2070 controller for the link access protocol in the D channel (LAPD). These two devices are now available on a single chip, the 2085. Also available from Siemens is the 82520, which incorporates two 2070s on the same chip.

National Semiconductor (Santa Clara, CA), Motorola (Austin, TX), and Siemens introduced Layer-1-only chips last year, while Intel (Folsom, CA) offered Layer 1 as well as partial Layer 2 support with its chip, the 29C53. Available only in samples last year, the 29C53 is going into production now. And Intel has already made changes to the chip. The majority of the changes, according to Pat Weston, strategic planning manager at Intel, were to provide logic for the S bits in the Q channel, which were recently defined by the T1D1 committee, the U.S. standards body of the CCITT (Consultative Committee of International Telephone and Telegraph). "We have done extensive modifications to support those bits," Weston says.

As to the possibility of integrating the 29C53 and the 29C48 coder/decoder (codec), Weston doesn't envision that happening soon. "I think if you look at most of the applications for ISDN in the near term, they are data-only applications. So anyone who buys an integrated device is probably going to pay for the analog function and not use it."

Intel also introduced last year a device that can handle LAPD and more. The 83C152, which Intel labels as a universal communications controller, includes an 80C51 CPU, a global serial channel that can handle SDLC (serial data link controller) or CSMA/CD (carrier sense multiple access with collision detect) protocols, a UART (universal asynchronous receiver/transmitter), two DMA channels, timers, 8 kbytes of ROM and 256 bytes of RAM, and standby control.

"When specifying the part, we had some strong input from a communications company on how to build it with the right peripheral set so it would fit into the ISDN environment," claims Tom Alberts, product marketing engineer at Intel (Chandler, AZ). What makes the device useful as a terminal adapter, he says, is that data can be brought in from a terminal on the UART (local serial channel) and sent out on the global serial channel to the SLD interface of the 29C53. The standby control lets the 80C51 be halted; the standard 80C51 can't be halted.

Higher levels of integration

With the introduction last year of its 79C30, Advanced Micro Devices (Austin, TX) offered the highest level of integration by not only supporting Layer 1 and part of Layer 2, but also including a number of extras, such as an audio-processing block that includes, among other telephone-related functions, a combined telephone codec and filter.

The new version of AMD's S/T interface chip is the 79C30A. "We developed this new version because when we took the original version to market, the hardware was very well accepted; software engineers, however, found some difficulty with the protocol software and the rate of interruption of the communication
"CPU," says John Landau, directorate marketing manager at AMD. Both AMD chips use a local CPU for B and D channel processing.

Based on feedback from software engineers, AMD has added to the chip transmit and receive first-in, first-out (FIFO) memories and has altered the interrupt structure, making interrupts maskable. The FIFOs can handle back-to-back packets before the FIFO has to be emptied. Thus, the FIFO doesn't have to be emptied when the packet processing on one packet is complete; rather, processing on the next packet can begin with the first packet still in the FIFO. "All of these things were done to minimize the burden on the CPU and to allow it to be used for other functions in the terminal," Landau says. The 79C32A is the equivalent revised chip without the audio block.

A new chip from AMO, due out in samples this summer, is the 79C401, which offers partial LAPD support. This is a data link controller similar to the one in the 79C30/32, but is "much enhanced," says Landau. Defined by AMD in conjunction with AT&T (Holmdel, NJ), the 79C401 was designed from the software perspective. "We found that in the design of ISDN equipment, 90 percent of the investment is in the software; so we're trying to minimize CPU intervention," Landau says. With this chip and a local processor, entire packets of any HDLC (high-level data link controller) type of protocol can be processed transparent to the host system, thus leaving the host system free for higher level communications tasks. The device is designed to go in terminal equipment and can process up to 2 Mbits/s. It has a 32-byte receive and 16-byte transmit FIFO, a DMA interface and a USART (universal synchronous asynchronous receiver/transmitter). It allows stacking of up to four back-to-back packets.

Earlier this year, NEC Electronics (Mountain View, CA) introduced its LAPD chip, the 72305, which handles all of Layer 2, according to Phil Lim, product marketing manager. "Some people are using HDLC controllers coupled with software; some are combining all the Layer 2 functions in software," explains Lim. "We've decided to implement all of Layer 2 LAPD protocol in hardware because it off-loads the host processor and lets it handle higher layer functions." The 72305 handles both basic and primary rates. Like the AMD 79C401, it requires a local processor, which the Intel 83C512 does not. NEC Electronics also offers a separate LAPB (link access protocol in the B channel) controller, the 72107.

The company plans to introduce by mid-1988 an S/T interface chip, the 98201, that supports only Layer 1. A second-generation device will integrate the S/T interface and the 72305 LAPD controller, says Lim. An optional 2-wire interface (ping-pong transceiver) is available now.

**Missing links, bottlenecks**

One of the biggest gaps in the ISDN picture is the U interface, the 2-wire, basic-rate connection from the customer premises, home or business, to the central office. Until recently, this interface hadn't been defined. "Certainly, U-type transceivers are not available, and there's a lot of fuzziness about when they will be available, and even more fuzziness about whether they are going to be cost-effective," notes AMD's Landau. AMD sees more promise in T1 and CEPT (Conference of European Post Telecommunications) primary-rate interfaces.

Others, however, think differently. While Intel declined to comment specifically on U interface development, the company does admit an interest. "The U interface has massive potential if at some stage all phone lines go digital," Intel's Weston claims. "There are 200 million telephone lines in North America alone." On the negative side, says Weston, it isn't clear how fast ISDN is catching on. Although the U specification isn't entirely complete yet, Weston maintains that it's sufficiently well defined now to begin developing products.

Like most others, NEC Electronics is awaiting final definition of the U interface from the T1D1 committee before bringing out a device. "We're going to come out with a U interface device, but we want to make sure that it's 100 percent compliant to the standards," Lim says. One of the remaining problems is the definition of the line length. A previous problem has been the line code definition, but it seems quite certain that 2B1Q will be the chosen line code for the North American stan-
The basics of ISDN

The Integrated Services Digital Network (ISDN) is an all-digital communications network. It applies not only to data but to voice and video as well. When fully installed, it will provide a global connection of telephones, computers, facsimile machines, and so forth, that could well justify the use of that popular word, connectivity.

In discussions of ISDN, two fundamental concepts arise: reference points and layer support. There are four reference points in the network: R, S, T and U. R is the interface from older, non-ISDN equipment, which requires an adapter to become compliant with ISDN standards. The S interface point is where ISDN terminal equipment on a customer premises can connect to network termination equipment. When multiple terminal equipment is connected to a single network terminator, that network terminator is then connected to another network terminator that provides the transmission out of the customer premises. The interface between those network terminators is the T reference point. The transmission line out of the customer premises is the U reference point. The U reference point is a two-line connection, whereas the S and T reference points are four-line connections.

There are seven layers to the Open System Interconnection model of the International Standards Organization. Layer 1, the Physical Layer, deals with the physical transport of the bit stream. Layer 2, the Data-Link Layer, deals with the link access protocol on the D channel (LAPD). To get access to the B channels, which carry the actual user voice or data communication, certain protocols must be adhered to; the D channel handles these formalities. Layer 3, the Network Layer, provides routing and relaying through intermediate systems. Layers 1 through 3 are the layers of primary interest to IC manufacturers.

Layer 4 is the Transport Layer, which provides transparent, error-free transmission between end systems. Layer 5, the Session Layer, handles the dialogue between communicating processes. Layer 6, the Presentation Layer, is concerned with standard presentation of information. And Layer 7, the Applications Layer, provides the user with network services via application programs.

ISDN transmission begins at the end-user location at the application level and proceeds through the layers to the Physical Layer on which the communication is transported. From there, it travels through the network, which might involve several switching stations for long-distance transmission, to the targeted end-user, where the transmission then climbs its way back up the various levels to the application level.

dard. In addition to line length, some issues related to maintenance still need to be resolved, says Lim. Nevertheless, NEC Electronics plans to introduce a U interface next year.

Mitel (Kanata, Ontario) also believes the U interface shouldn’t be ignored. In fact, the company has a 2-wire transceiver, the 8972, that partially meets the U specification. Moreover, Mitel claims to be working on a new version—the 8910 Digital Subscriber Line Interface Circuit—that will meet the complete U specification. The part will be announced around November, when samples will become available.

While others are still only talking about the U interface, Siemens now claims to have one, the 2090—at least for the German standard using the 4B3T line code. A two-chip set, the 2090 is available in samples. "This is a two-wire transmission over the public U interface," says Lothar Lerach, manager of communications products at Siemens. "It meets the severe distance requirements of a public network. I think we have met here the most challenging requirements." A modified version of the 2090 for the 2B1Q line code, which will be a single chip, should be available in mid-1989.

Another problem that must be resolved before ISDN can be fully implemented, according to some, is Signaling System #7. Signaling Sys-
Development boards mean business
A sure sign that things are beginning to move with an emerging technology is the appearance of development boards. And with development boards being introduced by such major vendors as AMD, Intel, NEC, Mite!, Motorola, and Siemens, ISDN seems to be gaining considerable momentum. AMD, in fact, has been selling a board for over a year. It contains the 79C30A, is IBM PC-compatible, and sells for less than $2,000, including software. A new-generation board will include both the 79C30A and the 79C401.

Intel has also introduced a PC-compatible ISDN board. This board provides the customer with the 29C53 for the S interface, the 29C48 for voice support, an 80188 microprocessor for D channel processing, and an 82530 for B channel processing, along with memory and software. “It lets the user convert a regular PC into a full-fledged, ISDN-compatible integrated voice/data workstation,” says Weston. The price is about $5,000 for the IDK 29C53 kit, which includes two Intel ISDN boards and software.

By mid-1988, NEC Electronics will also have two IBM PC-compatible development boards for ISDN. One board will include NEC’s Digital Line Interface Controller chip (2-wire connection) along with a LAPD chip; the other board will include the S/T interface chip with the LAPD chip.

Mite! introduced last year an ISDN PC card, the 59500 Express Card. This comes as a single board with software and sells for $1,500.

Motorola will introduce a PC board along with software in July. The board will have Motorola’s S/T interface chip, the MC145474 (a Layer-1-only chip), Motorola’s dual data link controller for LAPD and LAPB, the MC145488 (operating both at basic and primary rates), and an MC145000 series codec and filter. The board and software implement ISDN protocols through Layer 3 and will cost around $1,500.

Various companies, such as Dallas Semiconductor (Dallas, TX), Exar (Sunnyvale, CA), Mitel, and Crystal are offering chips supporting T1 (1.544 MHz) or CEPT (2.048 MHz) lines. A relatively new offering, the SSI 233 line interface chip, comes from Silicon Systems (Tustin, CA). A corresponding CEPT line interface chip is due out in August. The primary function of these chips is clock recovery (once the clock is recovered, the data can be extracted). The chips’ receive section extracts clock and data and outputs them in standard TTL format. The transmitter section accepts TTL clock and data from the digital circuitry and provides the customer with the standard TTL format. The transmit section accepts TTL clock and data and outputs them in standard TTL format. The receive section extracts clock and data from the digital circuitry and outputs them in standard TTL format.
The long-awaited 2090 U interface from Siemens is a two-chip set that provides a crucial link in the ISDN network. The U interface is the subscriber transport onto the public network using existing 2-wire connections. The 2090 uses the 4B3T line code, which is the standard in Germany. A modified version for the 2B1Q line code should be available as a single chip in mid-1989.

The device combines the clock and data into the properly encoded line code.

"In North America, AT&T has set standards for T1," says Kirk Brinkworth, product marketing manager at Silicon Systems. "In particular environments, the transmitter must pre-equalize the pulse so that when the pulse arrives at the opposite end of the line, it has the proper shape." The transmitter of the SSI 233 provides the pre-equalization function.

There are two conditions for T1: one is for operation inside the central office; another is for outside operation (sent over what is called a span line). The SSI 233 is applicable to the inside of a central office, where line length is limited to 655 feet. "In a lot of ways, this internal function is more difficult because of the constraints on the transmit pulse shape," Brinkworth says. Typically, in the central office environment the SSI 233 would be located on the back side of the terminator equipment receiving the span line, and the SSI 233 would transmit to a T1 multiplexer inside of the central office, which would be equipped on the front side with an SSI 233 to receive the signal. In addition to transmit and receive capability, the SSI 233 has loop-back capability—both for transmitting and receiving—which is useful for diagnostic purposes.

The device is bipolar and uses an analog phase-locked loop for the clock recovery function. In quantities of 1,000, it sells for $9.15.

Bit jitter problem addressed

One problem that has to be addressed with primary-rate ISDN is bit jitter, which has been addressed by Crystal Semiconductor (Austin, TX). Bob Bridge, the company’s telecommunications product manager, defines jitter this way: "Jitter is a short-term variation in the data rate. The data rate, instead of being exactly 1.544 Mbits/s [T1 rate], will vary between being slightly faster and slightly slower than that rate." This can be a problem at several different places in a network, and by the time a signal gets from the central office to the user, considerable jitter may have been introduced. While a user can normally recover the clock, by the time the user does so and sends it back to the central office, the amount of jitter introduced may be intolerable. AT&T spec 62411 requires business customers to clean out the jitter before transmitting back onto the network. "An easy way to think about it is that you want to average out the timing information in the recovered clock so that any short-term wavering gets averaged out," says Bridge.

The traditional approach involves multiple chips. Crystal offers what it claims is the only single-chip solution on the market—the CS61574 pulse code modulation (PCM) line interface chip. On the receive side, there’s clock and data recovery, followed by jitter attenuation according to the AT&T specification. On the transmit side, there’s a programmable line driver as required by AT&T spec CB119. The CS61574 tolerates 40 percent peak-to-peak jitter at 100-kHz jitter frequency. If the signal is at 1.544 MHz and the waver frequency is at 100 kHz, then about 15 bits are involved in a peak-to-peak waver, Bridge explains. The
40 percent then means that the clock edge has progressed ±20 percent over the sequence of those 15 bits.

"This is a scientific, lab-measured jitter; real-world jitter is never that way, but every piece of test gear in the world is written for sinusoidal jitter, because that's what you can measure in the lab," Bridge says.

Real-world jitter is the subject of debate in the industry right now, he notes. The T1X1 committee of the Exchange Carrier Standards Association (charged with writing North American telecommunication standards) has been studying jitter for a long time. "I don't think they've finished their work, but it may be true that 62411 is overly demanding," Bridge says. But if you want to get any equipment certified for use in the AT&T network, you have to meet 62411. And Crystal's new chip will do that for you. Samples of the CS61574 are now available; full production will commence this summer. The device uses mixed analog/digital CMOS process, dubbed smart analog by Crystal. In quantities of 100, the price is $22.

Digitizing voice

On the user end of ISDN, voice needs to be digitized. Various techniques based on PCM have been applied. (The codecs mentioned earlier, such as the 29C48 from Intel and the integrated codec in the 79C30 from AMD, use standard PCM technique.) The latest wrinkle in the world of voice encoding/decoding is adaptive differential PCM (ADPCM), which allows greater compression of data in digital transmission of voice or analog signals. Dallas Semiconductor introduced an ADPCM chip awhile back. Now Sierra Semiconductor (Sunnyvale, CA) has also introduced one.

The chip from Sierra is the SC11360. "What you get in the ISDN area is 2B + D, which is two 64-kbit/s data paths plus a 16-kbit/s data path," says Bill Nicholson, director of standard products marketing at Sierra. "A codec actually samples a voice-band channel at a rate of 8 kbits/s and converts that to a PCM 8-bit word." That PCM 8-bit word is then interfaced at a serial bit rate of 64 kbits/s. With the compression capability of ADPCM, data can be compressed so that more than one voice channel can be transported on a single 64-kbit/s channel.

"This is used today in point-to-point private line systems," Nicholson says. "Through this ADPCM transcoder [the SC11360], you can double the channel capacity at no additional cost." There are three different modes that can be used, depending on the required quality of voice transmission. In one mode, capacity is doubled, as mentioned; in a second mode, three channels can be transported at 24 kbits/s with some degradation in quality; and in a third mode, four channels can be transmitted at 16 kbits/s with additional degradation in quality.

"When you end up with these two ISDN 64-kbit/s pipes into your house from the ISDN drop point, it sounds like a lot of capacity, but it's really not," Nicholson says. "The SC11360 could be used to interface to one of the 64-kbit/s 2B channels, doubling its capacity." Increasing the capacity of the standard systems of today has been of considerable concern, and it may well become a concern with ISDN when it's finally installed as standard equipment.

Clearly, ISDN is a long-term project with plenty of remaining problems, such as the need for final bit definition in Signaling System #7 and the lack of the U interface for the North American standard. In addition, in some countries encouragement by government or a push by private enterprise seems to be necessary if the ball is really going to roll. Nevertheless, the pieces are starting to fit together and the outline of the ISDN puzzle is finally beginning to appear.

The 72307 Signaling System #7 chip from NEC Electronics provides the signaling for call setup and teardown between central offices, which allows users to dial out of their local areas. The company claims that the chip, which fully supports Layer 2, is the first Signaling System #7/Layer 2 chip on the market.
are boring.

They're easy to design. They're ready on time. And first-time success is virtually 100%.

You've heard all about the excitement of ASICs. They improve performance, lower costs and make many new designs possible.

But, unfortunately, you've probably also heard about one big potential problem: while many ASICs pass the tests specified by the designer, they don't always work in the real world. And that causes excitement you can do without.

**How to get first-time success.**

It starts with our Design Simulation Software. It's been rated the best in the industry by the people who should know—designers who have used it. Within three days, you can be up to speed, working at any of the major workstations in the industry, creating and revising your ASIC with ease.

**The standard cell advantage.**

You'll really appreciate the power of our standard cells, which allow you to integrate a whole system, including macros, memories, logic and peripherals, onto a single chip.

We have cells with effective gate length as small as 1.5µ (.9µ coming soon). And double-level metal for higher-density chips that can handle higher clock speeds.

You can choose from a wide range of Supercells, including the leading-edge RS20C51 core micro, RAMs, analog functions, bitslice processors, HC/HCT logic, Advanced CMOS Logic, and high-voltage cells.

If they aren't enough, we can even generate Supercells to your specs.

And we're also in the forefront of silicon compiler technology. So we can offer you the ability to create designs that are heavily BUS-structured, with your ROMs, RAMs, PLAs and ALUs compiled right into the design.

We also bring you the resources of some very powerful partners, thanks to our alternate-source agreements with VLSI on standard cells; WSI on macrocells and EPROMs; and a joint-development agreement with Siemens and Toshiba on the Advancell library of small-geometry cells.

**Gate arrays, too.**

If gate arrays are better for your design, you'll be able to choose from our full line up to 50,000 gates, with effective gate length as small as 1.2µ and sub 1 ns gate delays.

These gate arrays use "continuous gate" technology for up to 75% utilization. They are an alternate source to VLSI Technology arrays.

We also alternate source the LSI Logic 5000 series.

And we have a unique capability in high-rel ASICs, including SOS. Our outstanding production facilities here in the U.S. produce high-quality ASICs in high volume at very low costs.

It almost sounds exciting for something so boring, doesn't it?

For more information, call toll-free today 800-443-7364, ext. 25. Or contact your local GE Solid State sales office or distributor.
AMP-LATCH ribbon cable connectors and tooling are different. Deliberately different.

They align cable conductors with contacts better during termination. So you get consistently better assemblies.

And every contact latches into the cover, for strain relief over every conductor. More: the same design eliminates loose parts, and an extra production step.

We’re every bit as deliberate about getting our products to you, and getting you the technical support you need.

**Test our reflexes.**
Our real job is to be the kind of company you want to do business with.

So we take availability seriously, and make AMP products available the way you need them. From worldwide manufacturing and stocking to our nationwide network of AMP Authorized Distributors, we offer the source that suits you.

You sometimes need parts in a rush. We’ve done something about that, too. We’ve taken our popular industry standard products—including AMP-LATCH connectors—and stocked up, nationwide.

**Your Immediate Shipment Catalog is ready.**
For thousands of products from switches to sockets, terminals to coax, and more, our Industry Standard Products Catalog is almost as good as a warehouse around the corner.
Making a better ribbon cable connector system requires better design ideas. Our pre-assembled connectors terminate cover-down for easier cable insertion. Latching contacts provide strain relief over every conductor, for a better cable assembly. And production costs are reduced with one-step termination.

Gold plating in mating areas,
Tin plating in termination areas

INSULATION DISPLACEMENT CONTACTS

Wire entering the contact exerts a lateral force on the contact beams. This action starts displacement of the wire insulation. Throat geometry is critical at this design point.

As the wire is forced into the contact gap, the insulation is completely displaced and the conductors and beams wipe. Final contact area exceeds the conductor cross section.

Normal force on the conductor mass (perpendicular to the contact beams) is a function of the design of the cantilevered beams. This design is optimized specifically for the contact material.

Simplified Termination Sequence

Flutes in the cover center the cable conductors below the contacts, eliminating misalignment.

Contacts penetrate the cable and enter openings in the cover, where they latch in place.

Cover design allows convenient probe access.

And you can get your copy just by calling our Information Center and asking for it.

One number to call.
We’ve consolidated our information systems into a single toll-free number, with hours to cover the business day, coast to coast.
Call us. We can supply product literature. Answer technical questions about any of our catalog products. Guide you to the closest AMP Authorized Distributor.

Any question we can’t answer, any problem we can’t solve on the spot, will get priority attention. It doesn’t matter if your concern is a big one or a little one. Your business matters to us.

For the name and location of your nearest AMP Authorized Distributor, call the toll-free number

We want to be your supplier.

AMP Interconnecting ideas
1-800-522-6752

CIRCLE NO. 25
HOW TO INTEGRATE UP TO SIX 32-BIT \( \mu \)Ps AT ONCE.

Until now, debugging tightly linked multiple micro systems was slow, tedious, hit-and-miss work. Now it's a simple, exact science, using the tools of Tek's DAS9200 Digital Analysis System:

- Parallel, independent modules let you simultaneously acquire 32768 bus transactions from as many as six 8-, 16- or 32-bit microprocessors—including the new, high-end 32-bit \( \mu \)Ps. No other system even begins to handle more than two at a time.

- Time-correlated, split-screen display lets you scroll through disassembly of time-stamped data acquired from any two microprocessors. You can easily follow what each micro is doing at the same point in time.

- Real-time event handshaking lets one acquisition module arm another—even if running at different speeds.

Or you can link trigger mechanisms on different modules for interactive count and time measurements.

Whatever the combination of hardware and software design segments you need to monitor or integrate, nothing compares with the DAS9200 for pulling them together. For more examples of how the DAS9200 can tackle even the toughest jobs of analysis, talk to your local Tek representative. Or call: 1-800-245-2036. In Oregon, 231-1220.

CIRCLE NO. 26 FOR LITERATURE
CIRCLE NO. 27 FOR SALES CONTACT
RISC architectures take on heavyweight applications

The concepts that define RISC architecture have left the lab and are working their way into superminis, workstations and embedded computers.

Ron Wilson
Senior Editor

"T"he question isn't whether you're working on a reduced-instruction-set computer: everyone is. The question is whether you're willing to admit it." Thus one manager describes the pervasiveness of the RISC phenomenon. Born in 1960s supercomputers, nourished in IBM's 801 project and brought to fruition in the halls of Stanford and Berkeley, RISC architecture is moving from research to industrial application with startling speed.

Some of the initial concepts for simple, register-intensive CPU design came from Seymour Cray's work for Control Data Corp in the 1960s. But the modern notion of a RISC architecture emerged from John Cocke's 801 project at IBM in the late 1970s. Cocke's team brought CPU architects and compiler gurus together, asking what would be the best CPU architecture for an optimizing compiler, rather than for an assembly-language programmer.

The IBM group developed a RISC dogma consisting of two key ideas. First, instructions should execute in one machine cycle whenever possible. Second, the machine should have a load/store architecture. In other words, load and store instructions should move data in and out of registers, and computational instructions should only work on data already in the registers. This rule helped keep instructions fast, and it let the optimizing compiler control register allocation.

The new dogma represented a departure from the prevailing attitude, perhaps best represented by DEC's VAX family. The VAX architecture used a highly complex, microcode-driven CPU to execute long, complicated instructions. In a way, the ideal was to find an instruction for every frequently used subroutine in a computer language. But the RISC approach took the complex instructions apart so the optimizing compiler could get at their components. In the process, the architecture eliminated microcode and microse-
The IBM work defined the RISC architecture. But the 801 team had only 1970s ECL technology in which to implement its ideas. And the compiler technology necessary to exploit the RISC concept was hardly known outside IBM. Some technological advances had to occur before the RISC idea could move out of well-funded laboratories.

For one thing, the idea needed an implementation technology that could really exploit the simplicity of the RISC CPU. That technology was rapidly developing in CMOS VLSI. For another thing, RISC concepts waited on the dissemination of compiler technology outside the walls of IBM. As the 1970s came to a close, that technology was appearing in universities and software houses in the United States and Europe.

Finally, RISC technology needed to solve some serious architectural problems: chief among them, memory bandwidth. Simplifying the instruction set had created many opportunities for CPU architects, but it had created an almost insatiable demand for memory speed as well. The faster a RISC CPU went, fetching a new instruction every CPU cycle, the more memory speed it demanded. The 1970s approach of meeting this demand with huge static RAM arrays was an economic impossibility outside the supercomputer market.

The answer to the problem came from another new idea in mainframe architectures: cache memory. If architects could keep the cache hit rate high enough, they could keep a RISC CPU running at nearly full speed, yet they would have to buy only a small SRAM cache to support a large main memory of DRAMS.

With inexpensive VLSI, improving compiler technology and the appearance of affordable caches, all the pieces were in place for a surge in RISC development. That surge started not at IBM, which seemed to lose interest in the RISC concept, but at the two towers of West Coast computer science, the University of California at Berkeley and Stanford University.

The RISC story is next picked up by David Patterson, professor of computer science at UC Berkeley. "In 1980, we began investigating RISC architectures. Our interest was primarily in using the simpler RISC CPUs to exploit VLSI." The Berkeley team sought to demonstrate that the inherently smaller CPUs of RISC systems would make possible very small, and hence very fast and economical, single-chip 32-bit microprocessors.

The Berkeley team was able to exploit the simplicity of the RISC CPU to fit an entire processor onto one chip, with space left over. Patterson's people decided to use the extra real estate to solve one of the lingering problems inherent in RISC architectures: task switching time.

Because RISC's load/store architecture is naturally register-intensive, changing tasks can mean swapping a lot of register contents in and out of memory. In a multitasking environment like Unix, all that swapping can hurt performance. So Patterson's group developed the idea of a register set much bigger than any one task could use. The register set would have one area of global registers available to all tasks, and one area for local registers. Within the local-register area, a pointer would indicate the start of a task's local register set, or register window. So when a new task was started, the operating system just had to change the pointer to point at the new task's register window. No swapping would take place until all the local registers were in use.

Patterson's team demonstrated the feasibility of a single-chip, 32-bit RISC microprocessor. The team also demonstrated an important characteristic of such a simple CPU. As Patterson points out, "Because of its simple design, the RISC CPU can track VLSI technology very successfully. As geometries shrink, RISC CPUs get faster. The result is that RISC machines have been getting faster more quickly than CISC machines."

About a year after Patterson's work began at UC Berkeley, a team under John Hennessy, professor of computer science and electrical engineering at Stanford University, began to investigate RISC machines from a slightly different viewpoint. "One of the key ideas for us," Hennessy remembers, "was that you can make trade-offs between what you do in hardware and what you do in software in a RISC machine. Because we had optimizing compiler expertise in the group at Stanford, we did some things differently than they were being done at Berkeley."

One difference involved instructions that required more than one cycle for execution. Examples were branch and load instructions. Earlier RISC machines had introduced the idea of a delayed branch. The idea is that if the branch instruction takes two cycles, the CPU, which fetched a new instruction every cycle, would execute the instruction after the branch instruction before the new program counter could take effect. RISC compilers had been adjusted to compensate for this.

But the earlier machines had not extended the delayed action concept to other multicycle instructions, such as load instructions. They tended to
Sluggish 16 MHz emulation holding you back? Microcosm’s™ new hyperICE™-386 has the punch you need to break the speed barrier and take full advantage of fast 80386-based microprocessors in your system designs.

In fact, hyperICE is the first 80386 in-circuit emulator to provide true realtime emulation at clock speeds to 25 MHz—with zero wait states, without compromising realtime overlay memory, macro functions or full-featured trigger and trace capabilities. So you can debug systems quickly and with confidence.

Microcosm also has in-circuit emulation for 80286, 80186/188, 8086/88, 68000/10/08, MCS-51, 68HC11, 6301, 64180, and Z80 microprocessors.

If you’re ready to design products with high-speed processors, you’re ready for hyperICE-386. Call us today at (503) 626-6100 and take the brakes off emulation speed.
A RISC chip for embedded applications

The 80960KB from Intel (Chandler, AZ) differs from other 32-bit microprocessors based on reduced-instruction-set computer (RISC) technology in that it was designed specifically for embedded applications, where power consumption, integration, cost and ease of use are as important to a product’s success as processor performance.

Like other RISC-based machines, the 80960KB has a load/store architecture: all instructions operate on registers except for the load and store instructions, the only instructions that reference memory. It also has a large register set. A program has access to sixteen 32-bit global registers, sixteen 32-bit local registers and four 80-bit floating-point registers. Furthermore, it has simple instruction formats (all instructions are 32 bits long and must be aligned on word boundaries) and a small, but useful number of addressing modes. The instruction set is compact, and the most commonly used instructions execute in one clock cycle.

To achieve its performance (7.5 VAX Mips at 20 MHz), the 80960 uses register scoring so that multiple instructions can execute in parallel with load operations. When a load instruction is executed, the processor marks the target register as busy. While the load completes, the processor can continue executing an unrelated series of instructions that don’t reference the same register. By using two arithmetic logic units, the 80960KB can calculate the effective address of a branch instruction in the instruction decoder while the integer execution unit completes another instruction.

Unlike other RISC machines, the 80960KB has a control-oriented instruction set. It includes a comprehensive set of Boolean, bit and bit-field instructions, which simplify the task of programming embedded applications. And the 80960KB is highly integrated, including an on-chip interrupt controller, an integrated floating-point unit, a 512-byte instruction cache and a register cache that can hold up to four sets of local registers.

Some RISC purists might object to the fact that the 80960KB has an on-chip microcode ROM. Although the 80960KB doesn’t use microcode for its basic instruction set, it does use microcode for several functions rarely found in RISC machines, which make the 80960KB easier to use in embedded applications. For these functions, a hard-logic implementation wouldn’t have been cost-effective because it would have made the chip impractically large and difficult to manufacture.

One example where using microcode is more cost-effective is in floating-point operations. Other examples abound: software tracing, support for in-circuit emulation, interrupt handling and automatic procedure calls. Most users would agree that these functions greatly enhance the usability of the processor, and including them doesn’t hurt the processor’s overall performance.

Some RISC theorists might argue that these functions would be faster if they were implemented in software, but that isn’t the case. By giving these functions access to private hardware resources on-chip, such as additional registers and special microinstructions, they execute much faster than they would if they had to be implemented in software. The same resources couldn’t be made available to software because they’re highly implementation-dependent and making them visible to the programmer would cause compatibility problems between generations.

Many of the new RISC microprocessors require extremely fast memory systems—usually in the form of large static RAM caches—to deliver their promise of higher performance. This requirement might be acceptable in an engineering workstation, but it’s impractical in most embedded applications. While SRAM is faster than dynamic RAM, it also costs considerably more, consumes more board space and uses much more power. One design goal of the 80960KB was high performance with only inexpensive DRAM.

The key to achieving that goal is the 80960KB’s burst bus, which can read or write up to four words (16 bytes) in one access. In the first cycle of a transfer, the processor issues an address, followed by one to four words of data, and ends with a recovery cycle. In other words, the 80960KB can transfer four words in only six cycles, while even machines with a two-cycle transfer require at least eight cycles. The 80960KB has a maximum bus bandwidth of 53.3 Mbytes/s at 20 MHz.

A burst bus is an excellent fit for static-column and nibble mode DRAM. In the first access, there’s a delay to charge the row address (RAS precharge time), but once that’s done, the next three accesses can proceed quickly. Static column mode allows fast access to the bits located in the selected row of DRAM simply by toggling the column address strobe (CAS) signal. In nibble mode, a multiplexed address is applied to the DRAM; then, as in static-column mode, up to 4 bits of data can be quickly transferred by successively toggling the CAS. By completing the RAS precharge during the burst bus’s address and recovery cycles, it’s possible to get performance that rivals SRAM performance without even using memory interleaving.

With its burst bus, register scoreboarding and extensive use of internal caching, the 80960KB is relatively insensitive to memory wait states. In fact, the processor loses only 7 percent of its performance for each wait state, in contrast to a performance loss of 35 percent or more for other RISC-based machines. This low percentage gives designers of embedded applications a tremendous advantage in that they can use inexpensive DRAM instead of large SRAM caches. They can achieve high performance yet stay within their cost, space and power consumption constraints.

—Mike McGowan

Product Manager for the 80960K series

Intel
Compare...
Our Switcher Designs

Pick a Shindengen switching power supply from 15 to 2,250 watts, single or multiple output, open-frame or enclosed. Compare our designs, component-by-component, with those of our competition: thermal management, derating factors, worst-case temperatures. Compare MTBF and field reliability data. Shindengen has a design philosophy and a combination of features that stand up to the closest scrutiny.

Call us today for literature or an evaluation sample to make your own comparison. You won’t be disappointed.

Shindengen—for 40 years a world leader in power conversion.
freeze the entire pipeline while a load instruction was executing, just to make sure that the data actually got into the register before some other instruction tried to use it.

Hennessy’s team recognized that with a clever compiler, freezing the pipeline wasn’t necessary. The compiler simply had to make sure that the instruction directly after the load didn’t try to use the new data. And if this were the responsibility of the compiler, rather than hardware interlocks in the CPU, useful work could be done in parallel with the load instruction. Not only would the CPU be simpler, but it could do more in a given number of cycles. The Stanford group referred to this architecture as a Microprocessor without Interlocked Pipeline Stages, or, reaching a bit for a pun, MIPS.

Hennessy’s team also relied on its compiler expertise to solve the procedure-switching problem. “The Berkeley group found that procedure calls were very expensive, and responded by implementing a large register set,” explains Hennessy. “We chose instead to have a smaller register set and get the compiler to minimize the amount of loading and storing that went on during calls. We’ve found that there’s little difference in overall performance, but the smaller register set produces a slightly smaller die, which can be important for people working in technologies like gallium arsenide.”

The two university teams took a concept from mainframe architects, applied it to VLSI processors and refined it for use with the latest compiler technology. In the process, the RISC CPU became a compact, manufacturable and understood one-chip microprocessor capable of several Mips 32-bit computation. What had been an interesting idea for architects was suddenly a potential competitive advantage for microprocessor-dependent 32-bit workstation vendors.

Certainly problems remained. While the Berkeley and Stanford teams concentrated on an integer CPU, little was done to address some of the other needs of high-performance workstations, such as memory management and floating point. But the university work triggered a race to produce a RISC workstation microprocessor.

Workstation vendors quickly recognized the implications of the RISC work at Berkeley and Stanford. If a simple microprocessor could run at 10 Mips, 32-bit workstations could challenge the fastest superminicomputers on compute-intensive applications. Three microprocessor design efforts in industry—one following the Berkeley ideas, one growing out of the Stanford research and one adding RISC ideas to its own unique concepts—have pursued the goal of the 10-Mips workstation.

Each vendor has had to fill in some blanks to translate the university designs into workstation products. Floating-point hardware, memory management and cache designs have proved essential to a successful 32-bit workstation, and none of these elements was specifically addressed in either the Berkeley or the Stanford work. Not surprisingly, each of the early RISC microprocessor vendors has taken a different approach to filling these gaps.

Sun Microsystems (Mountain View, CA) chose to follow Patterson’s work at Berkeley in at least two important respects. Most obviously, Sun adopted Patterson’s register window approach to manage procedure call delays. But perhaps more

(continued on page 73)
NEW INTEL TECHNOLOGIES OFFER EMBEDDED CONTROL DESIGNERS WHAT THEY WANT MOST.
MORE CONTROL.

A NEW 32-BIT SPECIFICALLY DESIGNED FOR EMBEDDED CONTROL.

Now you can go beyond the performance limitations of existing microprocessors and microcontrollers. And get to a whole new level of embedded control capabilities.

With the Intel 80960, we created its architecture with the intelligent use of RISC techniques and extensive use of parallelism. This will provide a level of performance far beyond today's microprocessors which are scaled to linear...
clock speed increases.

The 80960 also supports on-board register caching, which significantly reduces the number of memory accesses for every subroutine executed. Even more performance is gained through the 80960’s register scoreboarding capability that allows overlap of memory and CPU operations for maximum possible throughput.

And you can begin designing with our new 32-bit technology today. With our highly-integrated 80960KB microprocessor. It’s a complete CPU sub-system on a single chip that delivers 7-10 VAX* MIPS, with burst rates of up to 20 VAX MIPS.

To make it even better for embedded control designs, the 80960KB integrates Boolean and bit instructions, self-test and built-in debug capability. Add to that an on-chip instruction and register cache, plus a 4-input interrupt controller. And you have the most highly integrated single-chip, 4 Mega-Whetstones floating-point solution available.

Best of all, it’s on your distributor’s shelf today.

Then there’s our pin-compatible 80960KA without floating point, which will be available later this year. Or, if you require a military temperature range, the 80960MC military version, optimized for Ada, will be available in Q3 ’88.

Of course, we provide the wide range of development tools it takes to get started on your design today. The 80960 architecture can easily be evaluated and code developed immediately with your PC and a Starter Kit that includes languages and an evaluation board.

As a result, you’ll get to market faster.

What more could a designer want?
OUR 386" MICROPROCESSOR TECHNOLOGY ADAPTED ESPECIALLY FOR EMBEDDED CONTROL.

Consider the power of 386" microprocessor technology controlling a robot arm. Or pumping data through a PBX. Now, with Intel's new 376" processor it's simple.

We simplified the Intel386" architecture by eliminating the features not necessary for embedded control applications. The result is a full 32-bit architecture capable of handling high performance embedded applications and a 16-Mbyte address space that is easy to use.

Together with the 82370 multifunction peripheral, the
376 processor offers you a complete CPU and I/O subsystem with the cost and form factor of 16-bit systems. And if you've ever worked with other products from our '86 family, this new 376 processor technology will be even easier to work with.

To make things easier yet, we simplified your I/O subsystem design. The 82370 packs 22 chips into one small package, providing eight channels of 16-Mbyte/sec DMA transfer rate.

Which means you'll have no more problems matching DMA memory timing to CPU memory timing. Or fitting DRAM refresh into the memory controller. Or getting a refresh into long DMA activities.

We also simplified our proven 386 microprocessor technology and used it in the 376 processor. To make it an even better fit, we produced the 376 chip in an inexpensive, plastic surface mount, gull wing, fine pitch package. So we can offer you 5000 Dhrystone performance in a smaller, lower-cost package.

And getting the development support you need for the 376 processor couldn't be simpler. There's a full line of proven 386 microprocessor software tools that can be used on the 376 processor. Even for debugging. You can use established real-time 32-bit kernels like our iRMK kernel.

THE INTEL 376 PROCESSOR CARD IS A COMPLETE 32-BIT SYSTEM SMALLER THAN 3" x 5". Of course, we have the ICE 386 in-circuit emulator available for the fastest and simplest integration of hardware and software. You can even run and debug your application on any 386 microprocessor based PC.

Simpler control.

Isn't that something every designer wants?
Until now, the only way designers could easily alter code in an embedded system was to upgrade from low-cost EPROM to expensive EEPROM. Now, we've invented a way to incorporate electrical erasure into our proven EPROM process. We call it ETOX™ (EPROM Tunnel Oxide) Flash technology. And we think it's a major breakthrough in non-volatile memory technology. ETOX Flash memory allows you...
to cut the cost of code or parameter changes by over 50%.

The ETOX process breaks through the technology barrier between low-density, high-cost EEPROM and dense, low-cost EPROMs. It combines the electrical erase capability of an EEPROM with the single transistor cell of EPROM. And ETOX Flash technology delivers 10,000 cycle endurance capability with a reprogramming failure rate at or below the lifetest failure rate of other components in your system. Our proven EPROM manufacturing process assures unmatched reliability for your embedded control applications.

With Intel's new flash memory, you can execute code changes almost instantaneously. Over phone lines, in-system, or at the end of the production line. Without the hassle of UV erasure. So after just one update it can be cheaper than EPROM. Making it the most cost effective, nonvolatile memory solution for updating code in advanced embedded control designs.

And Intel's complete family of ETOX Flash memories is available now! Our 27F64 and 27F256 28-pin flash devices provide pinout and read compatibility with equivalent density EPROMs, making the flash memory design-in process easy. Our 28F256 device is available in both 32-pin CERDIP and 32-lead PLCC packages that provide upgrade capabilities to 2 megabits. So you can start designing Intel's ETOX Flash memories into your 8-, 16- and 32-bit embedded control applications today.

Cost-effective embedded code updates in a flash. What more could you ask for?
To help you increase control over your designs, we're committed to supporting you at every stage of the development process.

To begin with, we offer a complete line of highly integrated development tools. We've designed them to work with each other, to maximize the power and performance of each component, and to give you the most powerful debug capability available.

And behind these tools, you'll find our design support and training teams. With the expertise to help you create custom hardware and software solutions.

Our worldwide service organization provides hardware maintenance and software support for all 960 or 376 processor development tools.

Of course, we also offer one of the world's largest, best trained groups of Field Applications Engineers. And engineering consulting services to help you throughout your design cycle.

All of which helps you get a better product to market. Faster. So if you're designing advanced embedded systems and want more information on these new embedded control technologies, call us at 800-548-4725 and ask for our Literature Department.

We'll give you all the answers you want.

CIRCLE NO. 34
The RISC CPU derives its ability to execute nearly one instruction every cycle from heavy pipelining. The five-stage pipeline in the MIPS R3000 lets one instruction be fetched while previous instructions are still in various stages of execution. The trick is to make sure than none of the pipeline stages interferes with each other, since all stages must run simultaneously.

important, Sun took to heart the Berkeley team’s notion that a simple CPU design could easily be moved from one implementation to another, turning each new technology into an increase in speed. So Sun’s RISC microprocessor was designed from the outset to be portable between implementation technologies: hence, the Scalable Processor Architecture, or Sparc.

Simplicity for the Sun team meant keeping the component count on the CPU low enough that the CPU could be implemented on a single chip in a whole range of technologies, from CMOS gate arrays to handcrafted ECL. This restriction forced Sun to partition the floating point, memory management and cache hardware off-chip.

The result is generally a less compact design than can be achieved with other RISC chips. But for many system designers, the scalability—and hence the wide choice of vendors and cost/performance points developing for Sparc—clearly outweighs chip count as a consideration. “Customers are looking at Sparc as an instruction-set definition, with many implementations available,” points out Susan Mason, marketing development manager for Sparc supplier Fujitsu Microelectronics (San Jose, CA). “We’ll have customers in production this year with our 16.6-MHz gate-array implementation of the chip. We have announced a 25-MHz standard-cell implementation and expect to make another significant increase in speed by going back and handcrafting some of the cells.”

Parallel computer vendor Arix (San Jose, CA) also cites vendor flexibility as a key issue in its selection of Sparc. “RISC isn’t a religious issue for us, just a means of providing performance and portability,” points out Bruce Sawyer, Arix director of RISC development. “Sparc offered an open architecture, so we could benefit from competition among the chip vendors but stay with one instruction set and binary interface standard.”

While the Sparc instruction-set architecture seems to be developing into a de facto standard, there has been confusion about floating-point, memory management and cache support. Since these items aren’t included in the chip definition, implementers have taken something of an every-man-for-himself approach. Sun has developed its own solutions, including a third-party floating-point processor, the 9947 from Texas Instruments (Dallas, TX). Fujitsu plans its own set of support chips. “We intend to find a customer with whom we can develop a cache controller for productization,” says Mason. “We will also look at floating-point units, and will take on a memory manager as soon as we see AT&T’s specification for Unix memory management.”

While Sun exploited Patterson’s ideas, a company spun off from Stanford to turn that team’s efforts into products. MIPS Computer Systems (Sunnyvale, CA) absorbed Hennessy’s philosophy of extremely fast hardware and heavy dependence on optimizing compiler technology. The MIPS processor chip retained the Stanford design’s delayed loads and branches, and focused on a single high-speed implementation rather than scalability.

The result is a CPU that, in its most recently announced incarnation, the R3000, is claimed to yield 20 VAX Mips: that is, 20 times the integer performance of a VAX-11/780. This compares to claims for the initial Fujitsu Sparc implementation ranging from 6 to 10 Mips.

The R3000 CPU contains a four-stage noninterlocked execution pipeline, a Unix-capable memory manager and cache control circuitry (but not the cache RAMs themselves). Like the Sparc, the MIPS chip relies on an external floating-point coprocessor, but there’s a major philosophical difference between Sun and MIPS in the way the external FPU is designed. While Sun chose to interface a third-party FPU to its chip, MIPS designed its own closely coupled coprocessor.

The MIPS designers felt strongly that the key to performance was the ability of the compiler to manage the CPU pipeline, during floating-point as well as integer operations. “It’s absolutely essential that there be a seamless coupling between the coprocessor...
sor and the CPU," argues Tom Riordan, MIPS director of CMOS systems. "The floating-point unit must understand the state of the integer unit's pipeline at all times."

These considerations led the MIPS team to develop the R3010 coprocessor for use with the R3000. The company feels that its performance results—7 single-precision Linpack MFlops—more than justify its belief in seamless coprocessing to maintain the integrity of the pipeline.

The Berkeley and Stanford heritages are clearly evident in Sun's and MIPS' products. But a third vendor, Fairchild Semiconductor, also benefitted from the university work. The Fairchild team did not attempt to reimplement either research chip. Instead, the team absorbed the RISC concepts into its own somewhat CISC-like architecture and added some innovations that would heavily influence later RISC designs.

The Fairchild Clipper, now available from Intergraph Advanced Processor Division (Palo Alto, CA), was the first microprocessor design to recognize the growing memory bandwidth problem RISC chips were causing. As CPU speeds moved from 10 to 16 to 25 MHz, it became impossible to service the CPU bus—not only from a conventional DRAM main memory, but even from many cache memories. The Clipper's solution was to separate the relentless demand of instruction fetches from load/store activity by providing separate instruction and data buses.

The Clipper supports the dual buses with a pair of integrated cache and memory-management chips. Combining the two functions provides considerable efficiencies in the way caching and address translation can be overlapped and frees considerable space on the CPU die. The Clipper designers use this space for an FPU that has been growing in sophistication and speed through succeeding generations.

The Clipper, not bound by RISC orthodoxy, contains another innovation that has since been widely copied: register scoreboarding. "By scoreboarding the integer registers, we could both give the compiler the opportunity to schedule CPU resources optimally and relieve the compiler of hardware dependencies," explains Intergraph director of marketing Gary Baum. "You want your C compiler to be able to make use of every available cycle, but you don't want to have to throw your compiled code away every time a new chip version comes out with slightly different instruction timing." The issue is particularly critical for the Clipper, which blends a core of one-cycle RISC instructions with many three- and four-cycle instructions.

Perhaps the most recent entry in the pursuit of the workstation microprocessor comes from industry giant Motorola (Austin, TX), which introduced its own new RISC processor, the 88000, last month. In many respects, the 88000 appears to be a blend of the purity of MIPS' CPU concepts, the innovations of Clipper's bus architecture, partitioning and scoreboard, and the strength of Motorola's own superb CMOS fabrication technology.

The 88000 CPU sticks to the dogma of simple, one-cycle, fixed-length instructions and a load/store architecture. Like Clipper, the 88000 is a dual-bus, three-chip layout with register scoreboard. But the 88000 FPU is unlike that in either the MIPS or Clipper designs and may well point to the future direction of RISC architectures.

Inside the CPU chip, the 88000 architecture isn't so much a pipeline as a collection of buses serving a cluster of execution units. A load/store unit handles memory reference instructions. An integer execution unit handles integer and logical operations, and a floating-point execution unit handles IEEE floating point. All the execution units work

<table>
<thead>
<tr>
<th>Machine</th>
<th>Clock MHz</th>
<th>Cycles/Instruction</th>
<th>Native Mips</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPS R3000</td>
<td>25</td>
<td>1.25</td>
<td>20</td>
</tr>
<tr>
<td>MIPS R2000</td>
<td>16.7</td>
<td>1.4</td>
<td>12</td>
</tr>
<tr>
<td>AMD 29000</td>
<td>25</td>
<td>2.0</td>
<td>12.5</td>
</tr>
<tr>
<td>Sparc</td>
<td>16.7</td>
<td>2.1</td>
<td>8</td>
</tr>
<tr>
<td>IBM RT PC</td>
<td>6</td>
<td>3.0</td>
<td>2</td>
</tr>
<tr>
<td>Clipper</td>
<td>33</td>
<td>6.6</td>
<td>5</td>
</tr>
<tr>
<td>80386</td>
<td>20</td>
<td>6.0</td>
<td>3.5</td>
</tr>
<tr>
<td>68020</td>
<td>16</td>
<td>7.0</td>
<td>2.3</td>
</tr>
<tr>
<td>VAX 8550</td>
<td>22.2</td>
<td>7+</td>
<td>3.0</td>
</tr>
<tr>
<td>VAX-11/780</td>
<td>5</td>
<td>10</td>
<td>0.5</td>
</tr>
</tbody>
</table>

Source: MIPS Computer

RISC CPUs are coming consistently closer to the goal of one cycle per instruction averaged over an entire program. Progress is made both by clever definition of instructions and by hardware speedups for such tough nuts as floating-point multiplies and divides. Since the average number of cycles per instruction so dramatically affects speed, it's a disputed measure.
Reduced-instruction-set computers are now firmly accepted in most segments of the computer industry. RISC technology is being applied in two key user applications: single-user systems and commercial workstations; and multiuser environments. Commercial users, such as those in financial services, telecommunications or government applications, can choose from a wide variety of RISC products, ranging from the microprocessor-based IBM RT PC and chip sets from companies such as MIPS Computer Systems (Sunnyvale, CA), to supermini-based offerings such as the single-processor Spectrum Series from Hewlett-Packard (Palo Alto, CA) and the symmetric multiprocessor Series 9000 product line from Pyramid Technology (Mountain View, CA). As RISC gains popularity, users are demanding performance improvements beyond raw single-CPU power. The needs of the commercial environment require expandable systems that provide a balanced architecture to solve large general-purpose application demands.

To meet users' needs for system size, application complexity and so forth, computer manufacturers must provide an easily expandable capacity and an easy-to-implement, predefined upgrade path, including all areas of system performance: I/O capacity and throughput, memory capacity and access, and CPU performance. Feedback from the installed customer base in data base applications, on-line transaction processing and communications can provide the basis from which to incorporate improvements in bus utilization, caching algorithms, operating system performance and basic system design required to enhance system throughput.

Manufacturers of RISC-based systems that adhere to open-system standards while still retaining a proprietary-based system architecture have an advantage because they can fine tune their system design implementation to increase balanced performance. Balanced system performance optimizes system throughput among CPU, memory and I/O accesses. The key is having the ability to enhance overall system performance beyond what can be achieved if only raw CPU power is increased. Indeed, users who consider only the CPU Mips specification when outlining system requirements are making a mistake because system bottlenecks can be caused by one or more of the other functional areas of the system—specifically, I/O channels or memory access.

With a proprietary-based architecture, a manufacturer isn't dependent on the design trade-offs of a third-party supplier, so enhancements can be incorporated into the system implementation without changing the architectural definition of the product. Performance enhancements beyond the CPU architecture for a RISC-based application include implementing such things as symmetric multiprocessing; high-speed system buses; large data and instruction caches; fast, high-capacity block and byte multiplexer channels; a diagnostic/service processor; and a large, high-speed memory subsystem. These system enhancements need to be provided in a modularly expandable package so that the system configuration meets the demands of the application environment while retaining the best price/performance profile. The key for the manufacturer is understanding the system requirements from a total application environment, so that the system can be fine tuned to meet the user's needs. Examples include the incorporation of special instructions to improve operating system performance with data base products and I/O fine tuning for applications with long-running processes and/or large working sets such as software development environments and communication networks.

In evaluating application requirements, today's users must look beyond raw CPU performance to overall system throughput. Most traditional benchmarks measure single-threaded performance, in which transactions are handled serially. This measurement ignores potential I/O bottlenecks in a multithreaded environment, in which more than one transaction is active at a time. For example, the Dhrystone benchmark is a single-threaded benchmark designed to measure raw CPU power and compiler efficiency. This is contrasted with the AIM Suite 3 benchmark, which is multi-threaded and measures the ability of a system to provide CPU, I/O and memory to many processes (or users) simultaneously. Neither of these is a completely accurate predictor of performance, but a benchmark such as AIM 3 evaluates the needs of today's computing environments much better than the Dhrystone benchmark. Benchmarks must simulate intended use and evaluate CPU, I/O and memory access as a complete, integrated system so that the prospective customer can make a more intelligent purchasing decision.
over the same two source buses and single destination bus to a common, scoreboarded register file.

This type of organization allows for concurrency between the execution units. "The scoreboarding hardware in the register file takes care of data dependencies," explains Roger Ross, manager of advanced microprocessor operations at Motorola, "so the compiler is free to start concurrent instructions on the available execution units without having to predict when each operation will finish."

The most important characteristic of the 88000, beyond Motorola's ability to attract software to the architecture through sheer marketing muscle, may be the system's ability to incorporate new, specialized execution units. "We can put about eight execution units on the current internal buses," comments Ross. "As we implement the chip in finer geometries, that starts to make room for some really interesting special-purpose things, like vector processors and graphics engines."

Sun, MIPS, Intergraph and Motorola all have taken different architectural approaches to a common goal: a fast Unix workstation. But in focusing on their various schemes to implement memory management, floating point and efficient caches, these four companies have been pulled further and further away from the needs of another large microcomputer market: embedded computing. And while the workstation companies were holding the attention of these early entrants, other powerful CPU vendors began to think of RISC not in terms of Unix, but as an embedded computing breakthrough.

Vendors of embedded computing processors are well aware of the RISC revolution, but they also know that they must meet a set of needs quite different from those of the workstation vendors. Embedded processors generally must be able to respond to events very quickly: in microseconds rather than the milliseconds typical of workstation response times. In addition, embedded processors usually must be very compact and must make code debugging easy, even during real-time operation.

In the past, these needs have been met by microcontrollers at the low end and bit-slice designs at the high end. But a multi-Mips RISC microcontroller can challenge the bit-slice dominance in many applications. Rick Rasmussen, microprocessor marketing manager at LSI Logic (Milpitas, CA), says, "We've seen the demand for 32-bit embedded controllers build up first in military applications, where tasks keep getting bigger. Now designers need something more powerful than the 1750. It's too early to say what will happen next, but it looks like the demand will spread to commercial avionics, then to systems like laser printers."

Jim Ting, product marketing manager for theVRTX real-time operating system at Ready Systems (Palo Alto, CA) agrees that RISC speed can attract embedded system designers. "We see customers looking for a big performance increase, to let them take on new tasks. But designers are very careful about system cost in embedded systems. With RISC CPUs, people are particularly skeptical about the cost of the memory systems."

One of the first vendors to respond to this finicky appetite for low-cost power was Advanced Micro Devices (Sunnyvale, CA). While AMD's Am29000 CPU can be outfitted as a workstation microprocessor, it has some features particularly appealing to embedded computer designers.

AMD constructed a very fast integer CPU, currently running at a sustained 17 Mips at 25 MHz. (A 30-MHz part is being sampled.) To improve response time, AMD innovated a register architecture similar to the Berkeley register window approach. The 29000 CPU has a total of 192 registers, of which 64 are always-available global registers. The 128 local registers may be addressed either in bank-switched groups of 16, or relative to a register stack pointer. Either method lets most context switches occur without swapping registers into memory.

The company apportioned space on its CPU chip with embedded systems in mind, too. John East, senior vice-president for AMD's Logic Group, explains, "The things you put on the CPU chip should be the things most embedded designs can use. So we put a branch-target cache and a memory manager on-chip. We kept the floating-point unit and data cache off-chip and optional." The branch target cache is a specialized instruction cache that prevents the CPU's four-stage pipeline from emptying during repeated branch instructions.

The 29000 has also tried to minimize the RISC CPU's hunger for memory bandwidth. Recognizing that many embedded designs had room for neither elaborate caches nor large SRAM memory arrays, the chip's designers have done their best to keep the chip operating at full speed with simple DRAMs or video RAMs. Their measures include a three-bus architecture in which separate instruction and data paths share a common set of address lines. The bus can operate in a simple address-then-data mode, or in a pipelined mode where address is provided on one cycle and data on the next. Also, the bus has a burst mode in which one address triggers a burst of data cycles. The company claims that the CPU can reach peak transfer rates of 100 Mbytes/s in burst mode.
The 80960 microcontroller recently introduced by Intel (Santa Clara, CA) also shows specialization for embedded control applications, but through a different set of choices. Like the Motorola 88000, the Intel CPU is actually a cluster of execution units served by a common fetch unit, a register file and a silicon bus. This permits the company to offer versions of the CPU with and without floating point or memory management, and to vary the amount of on-chip cache.

Intel chose to implement an instruction cache on-chip in the 80960 and to provide a register banking scheme similar to that of the 29000. The 80960 provides a mix of global and local registers. Rather than the local registers being in fixed banks, as in the 29000, they’re held in a register cache, from which they may be used or swapped as needed.

Another adaptation of the Intel chip for embedded control is the provision of some complex instructions, particularly for floating point. Instructions for such things as transcendental functions, which the Intel designers felt were helpful to some embedded system designs, are decoded into RISC instructions within the CPU chip.

In this regard, the 80960 team has started with a RISC core and then left the RISC philosophy behind to pursue its own ideas about embedded computing. Other recent CPU designs have started with the same set of concepts but wandered even further afield from the original notion.

Multiple execution units are an increasingly common feature of RISC CPUs. In the Ridge 5100 multicycle integer instructions, load/store operations and floating-point calculations can proceed in parallel once they have started.

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Sequential</th>
<th>Parallel*</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMPY</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>LOAD</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STORE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>INC</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Total Number of Clocks</td>
<td>10</td>
<td>5</td>
</tr>
</tbody>
</table>

*Assumes no register conflicts

One example is a MIL-1750-compliant CPU from United Technologies Microelectronics Center (Colorado Springs, CO). According to UTMC applications engineer Lance Flake, “Another division needed a 1750 engine capable of meeting peak performance requirements beyond the current range of 1750 speed. Our design team decided to meet the requirements with a RISC processor that could emulate the 1750 instruction set.”

The resulting design is a RISC machine with added hardware to map some of the more arcane MIL-1750 features onto the simple instruction and register layout of the reduced architecture. Perhaps the largest hardware item outside the RISC core is a universal asynchronous receiver-transmitter used to implement the 1750 console mode.

UTMC claims 6 RISC Mips for the machine, and Flake says, “We were able to emulate the majority of the 1750 instructions at about three RISC instructions per 1750 instruction. When we run the standard instruction mixes, we show about 600 kips running 1750 code.”

While UTMC targeted the 1750 architecture for the company’s RISC-based design, Harris Semiconductor (Melbourne, FL) has used RISC concepts in an entirely different approach to embedded computing: to create a highly integrated Forth-executing microcontroller. The RTX 2000 combines the notions of one-cycle execution and a simple instruction set with a stack-based architecture.
intended to directly execute Forth code.

The new Harris processor integrates its small CPU with a 16-×16-bit multiplier, an interrupt controller, three counter/timers and two stack memory structures. The chip uses a conventional 16-bit bus to access memory and an additional high-speed bus specifically to attach application-specific I/O devices to the processor. George Nicol, president of Silicon Composers (Palo Alto, CA) has had some experience now packaging the Harris chips in board-level products. "The RISC architecture itself isn't really the issue, except that it lets us use our compiler technology to exploit the parallelisms of the CPU," he observes. "On the sieve benchmark, for instance, our compiler is able to combine the simple instructions until we're running 16 Mips average with only a 10-MHz clock."

While some vendors are borrowing RISC concepts in the design of their CPUs, it's becoming increasingly possible for system designers to borrow the RISC CPU itself for inclusion in their ASIC designs. Two major ASIC vendors, VLSI Technology (San Jose, CA) and LSI Logic (Milpitas, CA) have announced RISC CPU cores. Both companies will offer the products as off-the-shelf processor chips and as elements in their ASIC design libraries.

While VLSI Technology's part is a proprietary design, LSI Logic has chosen to go after commercially available CPUs from MIPS and Sun. LSI's Rasmussen explains one advantage of the CPU core approach to system design. "As speeds increase, it takes closer and closer integration of the CPU, cache and coprocessors to keep the system operating. Eventually, RISC architectures will move from collections of separate chips to on-chip integration of cache, memory management and coprocessor control functions. We will be able to provide a range of these functions from our cell library."

The fundamental concepts of RISC computing, perhaps a decade in formation, have been quickly molded to the needs of workstation and embedded computing markets. To see the likely future of these microprocessor-based RISC products, we can turn to the vendors who have the longest history with the architecture: minicomputer vendors. Companies like Ridge Computers (Santa Clara, CA) and Pyramid Technology (Mountain View, CA) brought board-level RISC processors onto the market as early as 1983 and have been evolving their architectures ever since, free from the constraints of silicon real estate.

One evident trend in these larger machines is the elaboration of memory and I/O architectures. "We're coming to a point in time when the performance of a particular execution unit will be only an important detail of the system design," claims H. William Gimple, vice-president of systems technology at Pyramid. "The real question will be aggregate system throughput. We worked out most of the instruction set issues in the '70s, and now the area of concern will be memory architectures. We'll be seeing much larger caches, multiple layers of caches, multiport and tagged memory architectures, and a general rethinking of the partitioning of CPU and memory."

Michael Mahon, laboratory manager of the information technology group at Hewlett-Packard (Palo Alto, CA), cites I/O architectures as another area of current work. "I/O architectures have become extremely important. We see systems developing hierarchies of buses that all share common protocols."

As memory and I/O systems grow, the RISC instruction sets are feeling the tug of evolution as well. Perhaps an example of the force applications can exert on architecture is the HP Precision Architecture, as Mahon explains. "We started with code samples from all kinds of applications. We would postulate an architecture based on the instruction load, then mock it up and get feedback from the software tool and hardware design groups." HP's process not only reproduced the basic outlines of a RISC machine; it also added an array of new instructions, including floating-point, string and binary-coded-decimal operations.

Apollo Computer (Chelmsford, MA) also found it necessary to add instructions, in this case in pursuit of speed in floating-point-intensive engineering codes. Not only can the DN10000 perform floating-point instructions (in one cycle except for divide and square root), but it has some instructions especially adapted for the needs of analytical codes. "For our applications, the choice of instructions was critical," claims senior product manager Paul Bemis. "For instance, we have a five-operand multiply-add instruction. The machine can do a floating-point load on one execution unit while it's doing a multiply-add on another. This capability virtually lets the compiler configure the CPU as a vector processor."

As vendors, driven by new applications requirements, have added new instructions to basic RISC execution units, they have relied on partitioning to fight complexity. Many microprocessor and board-level designs have relied on coprocessors to handle floating-point computations. As cycle times decrease, designers are moving from coprocessors to separate execution units on an internal bus. This concept was apparent last fall in the latest Ridge
Apollo Computer's DN10000 not only offers multiple execution units, but because of its 64-bit instruction path, it can fetch two instructions at once. This gives the machine the opportunity to feed two instructions simultaneously into separate execution units, and therefore execute more than one instruction per cycle. The compiler sophistication necessary to exploit this capability drove Apollo into an entirely new generation of compilers with data-flow optimizers.

CPU, the 5100, and has since appeared in microprocessor designs from both Intel and Motorola.

"In the short term, we'll see machines break the one-cycle-per-instruction barrier," conjectures MIPS' Hennessy. "The new Apollo DN10000 seems to be heading in that direction." The 10000 attacks the barrier with 64-bit instruction and data paths. The wide instruction paths let the Apollo fetch unit load two instructions at once. If the instructions happen to be for different execution units, the machine will proceed to execute the two simultaneously.

"Further out," Hennessy continues, "we should see a cluster of processors driven off of a single instruction queue, under control of a combination of hardware interlocks and compiler intelligence. Essentially, these RISC architectures that can present a number of instructions at once to a number of execution units are moving toward very-large-instruction-word machines."

As the ability to handle multiple dissimilar execution units from one fetch unit increases, there will be more variety in the types of execution units vendors can provide. Chip vendors, with characteristic optimism, are already discussing coprocessors for signal processing, message handling and graphics. In the near future, a RISC CPU core may be added to all manner of specialized devices, from digital signal processors to three-dimensional graphics engines, as a simple matter of convenience.

And then what happens? Again Hennessy: "By 1992, the insights we've gained from the RISC concept will start to play out. At that point, we'll need to find another new idea to put us back on a steep improvement curve. This time the breakthrough could come in multiprocessing, and again it could be led by software. Just as RISC technology let compilers make the CPU pipeline more efficient, perhaps a new technology will let compilers make a cluster of CPUs more efficient."

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 261 Average 262 Low 263
Redundant parts keep systems running

By relying on backup hardware or software to keep a single fault from causing system shutdown, fault-tolerant systems can provide computing that's failure-free, downtime-free and almost maintenance-free.

A
fter decades of annoying breakdowns, computer systems now require greater reliability for the on-line computerized applications of the 1980s. System failures are, at the very least, time consuming and expensive, since they require system shutdown and restart, and they often have catastrophic results. They could idle a production line, damage the environment or even result in loss of life. In fact, applications such as nuclear reactor control systems haven't been fully computerized because of the potential impact of computer failures.

But there's a way to avoid such failures. Fault-tolerant computers—also known as redundant, survivable, robust, fail-safe or nonstop computers—provide failure-free computing with low maintenance and no downtime. They do so by detecting faults automatically and prompting immediate system reconfiguration.

Unlike more conventional, single-processor systems, fault-tolerant computers incorporate extra hardware, usually in the form of multiple processors, so a system can continue to operate despite the failure of any system component. Redundancy rarely calls for complete duplication of hardware, however; often it requires only a small amount of extra hardware or additional software. Even though the redundant parts represent an added expense for a system, it's a small investment compared to a fault-tolerant system's potential savings—especially with rapidly falling hardware costs. In some cases, in fact, the savings achieved by using a fault-tolerant computer can surpass initial system cost. The cost of a single computational failure can be extremely high for applications such as order-entry, financial transaction and data base on-line processing; nuclear, hazardous material and environmental control systems; life-support systems and critical medical electronics; and communications, surveillance and security systems.

Maintenance costs are also lower in fault-tolerant systems. Fault-tolerant computer systems containing ordinary commercial components allow fewer failures and cost much less than conventional systems with more expensive parts that have been screened for high reliability. Fault-tolerant systems feature fully automated diagnostics for maintenance and repair. Because maintenance costs often exceed a conventional system's original purchase price, these diagnostics are valuable.

Besides being cheaper to operate, fault-tolerant systems are more reliable. Minimizing downtime increases system availability, defined as the total time the computer is operational divided by the total time it's needed. In conventional systems, this number is often between 95 and 98 percent, a level that's inadequate for some applications. Fault-tolerant systems can be much more reliable, however. A fault-tolerant system designed recently for the U.S. Department of Transportation and the Department of Defense, for example, achieved a predicted availability of 99.99999 percent.

Fault tolerance is valuable in both transaction-processing applications and general-purpose com-

Gary Kravetz

Kravetz is vice-president of engineering at Fail-Safe Technology (Los Angeles, CA).
puting applications, such as process control, that are extremely sensitive to downtime. Transaction-processing applications encompass on-line inquiries of and updates to information stored in a large, shared data base. Each transaction—a complete task such as entering an order, reducing cash balance, moving goods from work-in-progress to finished goods, and so forth—is discrete, making fault tolerance easy to achieve. Transaction-processing applications typically use two processors that run separately. If the results agree, the transaction is considered valid. If they disagree, the processors both run self-tests. If one processor fails the self-test, it’s locked out and manually repaired.

In the other category—general-purpose computing—applications are continuous rather than discrete, so fault tolerance isn’t as easy to achieve. In general-purpose computing applications, fault-tolerant computers have traditionally used a triple modular redundancy (TMR) technique. To protect the system against failure, TMR uses three identical modules—such as a processor or a power supply—and a “voting” circuit that presents the majority vote of their outputs. A voter is much less complex than the modules it monitors and so is much less likely to fail.

Despite their relative simplicity compared to the modules they monitor, the voters in a system with TMR are complex enough to be difficult to design. Consequently, even though hardware costs have decreased in the last three years, systems with TMR have typically cost five times as much as nonredundant systems. Because such systems proved too costly and too difficult to maintain for most control applications, a lower-cost solution was needed.

To determine how much reliability most control systems require, a Fail-Safe Technology (FST) development team surveyed a number of general-purpose applications in aerospace, office automation and industrial automation industries and found that 21 percent would benefit from fault tolerance. Of this group, over 20 percent required dual-redundancy fault tolerance, but less than 1 percent required triple redundancy. In fact, the only systems FST identified as needing triple redundancy were aircraft fly-by-wire flight-control systems. Since dual redundancy (DR) sufficed for most of the systems, FST concluded that DR solutions needed to be developed. The company proceeded to develop a DR version of an IBM PC compatible. IBM PCs are used for aerospace, office and industrial applications, and the DR version can use all the existing software.

Detecting and pinpointing a fault
Since the earliest digital systems, on-line testing has generally been done with hardware. Fault-tolerant computers make use of traditional techniques implemented with hardware: error checking (parity, Hamming and checksums, for example), logic duplication and comparison, majority voters with disagreement detectors, watchdog timers, and special circuitry to monitor critical elements such as power supplies and clocks.

Although testing with hardware is still the more familiar approach, software can also be used for on-line testing. By providing both self-test diagnostics and reasonableness checks on the outputs, such software can detect more than 99 percent of the on-line faults. In a fault-tolerant system, the data base is stored redundantly. After a potential
Fault-tolerant microcomputing

The critical signals that run a high-speed train system require redundant I/O to ensure that a single subsystem failure can't cause a loss of control. But how much redundancy is necessary? A dual-redundant control computer designed for San Francisco's Bay Area Rapid Transit (BART) system met the design goals of availability greater than 99.986 percent, a cost of less than $20,000 (per installation), and a mean-time-to-repair (MTTR) of less than one hour.

The Multibus-compatible FS-86 I/O computer handles such varied functions as air conditioning, lighting, fire protection and train management for BART. Built around an Intel 80386, each FS-86 consists of dual-redundant processors that communicate over a cross-strapped I/O subsystem. Although the FS-86 can handle up to 2,048 I/O points, it remains cost-effective with only 16 I/O points.

In the system, one CPU functions as the "primary" processor and takes control of the I/O functions. The other CPU becomes the "shadow" and serves as an on-line backup, or "hot standby," for the primary processor. This design makes the processors available almost continuously and facilitates repair.

Off-line computers are restored. Because they don't need extra hardware costs but can slow down the applications software, fault-tolerance methods save hardware and take longer to detect the fault.

After a fault has been detected by either hardware or software, fault-diagnostic software is used to locate the source of a fault to the smallest replaceable unit—a component, circuit or subsystem. In general, diagnostics in fault-tolerant systems involve both hardware and special test software. In the simplest cases, the detection hardware points directly to the faulty unit, so additional isolation isn't required. But sometimes the detection hardware can only indicate several potentially faulty units, and additional hardware and software diagnostics must be used to isolate the fault.

Recovering from a fault
A fault-tolerant system must be reconfigured after a fault has been detected. If possible, the reconfiguration process restores the system to normal operation; otherwise, it may allow degraded operation or even invoke a systematic shutdown. In full recovery, a system returns to normal operation with its usual processing power and memory capacity, and any information damaged from the fault is restored to its fault-free values. In degraded recovery, also known as "fail-soft," a system returns to a fault-free state but loses some processing or memory capacity because the faulty unit has been switched off-line.

Recovery for fault-tolerant systems is automatic and can be either static or dynamic. Static recovery attempts to instantaneously hide, or mask, the effects of a fault, and dynamic recovery substitutes spares for faulty units. Fault-tolerant systems can combine static and dynamic techniques to suit reliability and availability requirements. The main criteria for determining whether recovery should be dynamic or static is how quickly the fault must be handled. For example, a nuclear reactor would need immediate recovery and so would have to use
mainly static techniques. A communications controller, on the other hand, can request a retry of transmission after a failure, so it could use dynamic recovery.

Fault masking prevents the effects of the fault from spreading beyond the replicated module. The faulty output of a module protected by fault masking doesn't propagate beyond the masking device—a voter, for example—so operation can continue. The masking device handles masking, testing, diagnosis and recovery, so additional diagnostics aren't needed. Error-correcting codes, replicated hardware and redundant software can be used to implement masking. But successful masking can only handle one fault at a time, and the redundant units must always be powered and ready.

One of the most fundamental questions about masking is whether it should be implemented at the component, gate, module, subsystem or system level. At each level, masking has different costs and benefits. Use of masking, however, is always based on the low probability of correlated faults occurring in a redundant module and causing that module to fail. This assumption implies that masking probably isn't feasible for protecting an IC package because if one component in the masking scheme fails, another will be similarly faulty.

Masking is most often implemented at three of those levels: component, gate and module. Two diodes in series that are parallel to two other diodes in series can achieve masking at the component level. This arrangement prevents one diode's failure from causing an open or a short circuit between the input and output. This four-diode scheme can be used as a fault-tolerant replacement for a single diode.

At the gate level, a masking scheme called "quadded" logic can protect both combinatorial and sequential networks. With this scheme, a logic network exists in quadruple redundancy. Quadded logic should be used when gates occupy different packages because it reduces the probability of common faults. An error resulting from a faulty network element will get corrected downstream from the error's origin, and fault-free neighboring signals will provide the means for correcting the fault. Quadded logic, popular in the days of discrete logic, is less suited to IC implementations, however, because designers can't change available ICs.

---

**THEIR PROBLEM.**

For years, metallurgists have known that pure-tin-plated board surfaces can grow nasty circuit-killing "tin whiskers" over time.*

Makes you wonder why some board suppliers would use pure tin and risk such failure in the first place.

Standard Logic wouldn't. Our boards have always used a lead-tin alloy for plating material. So tin whiskers wouldn't ever grow. And there'd never be a problem.

Our problem? It's just that we're not so well known.

So we're letting you know that Standard Logic is now delivering the highest-quality, whisker-free logic cards in the packaging business.

45 different DIN-standard designs are available. They're compatible with the major bus interfaces and are the only ones with built-in decoupling capacitors.

Take advantage of this now and by next year maybe we'll be famous, too.


**OUR PROBLEM.**

*Learn more about the "tin whisker" problem. Write for free IEEE Spectrum article reprint.

---

CIRCLE NO. 38
One approach to fault tolerance features module self-checking. Surrounding modules can query to determine when a module has failed and can then disconnect the faulty module from the system and use a spare module. Alternatively, the remaining modules can assume the processing tasks of the failed module.

Voting is a common form of masking at the module level. A three-input voter is used in TMR. The TMR technique can also be extended to include more modules, in which case it's referred to as N-modular redundancy (NMR). With NMR, additional faulty modules can be tolerated; in a five-module system, for example, NMR tolerates two faulty modules. The number of modules must always be odd so that a majority vote can exist.

The concept of NMR masking also extends to software. So-called N-version programming uses multiple, concurrently executing programs that have been independently designed, coded, tested and maintained. The N-version software system on which the programs run contains voting procedures and drivers that implement program-output comparisons and majority voting. N-version programming is able to mask the effects of a software fault because the probability of two independently generated software programs containing the same bug is very small.

**On-line redundancy switches units**

Unlike static methods such as masking, dynamic recovery methods switch in on-line redundant units to replace faulty units in a system. Spare hardware units can be left in standby mode or left off until needed. The critical component in dynamic recovery is the switching mechanism. After diagnostics identify a faulty module, the switching mechanism must disconnect the failed unit and substitute a spare. If the switching mechanism functions incorrectly, the system can’t recover.

There are at least two ways to switch to a spare unit. In one approach, the system removes power from the faulty unit and applies power to the replacement. The design of interface logic among units in such a system must disable the outputs when power is removed. Furthermore, the power switch’s design must guarantee that the switch won’t fail. These switches frequently contain dual-coil relays in a series-parallel masking configuration. Since the switches use masking to guarantee that they’ll perform correctly, the approach is a combination of dynamic and static methods.

A second approach to switching spares is to disconnect a faulty unit’s outputs from the system and connect the spare’s outputs to the system. Called cross-strapping, this technique uses ultra-high-reliability switches in a masking configuration.

In an implementation of a switch with a hybrid TMR system, which combines three active modules and one standby module, a disagreement detector compares the voter’s output with the output of each active module. When a disagreement occurs, the detector flags the corresponding failed unit, and the unit is replaced by a spare. The approach can also be extended to a hybrid NMR system.

In another possible architecture—one that’s more complicated and more difficult to implement—each module performs internal self-checking and records its own failure. Through a query mechanism, surrounding modules can determine when a module has failed. These modules can then agree to disconnect the faulty module from the system and replace it with a spare module. Alternatively, the remaining modules can assume the processing tasks of the failed module.

Software-module spares can also be used. This approach structures the software into blocks, each containing a spare module and a conventional non-redundant module that can detect errors. Acceptance testing, which determines whether the software modules are running correctly, is critical to the recovery-block methodology. When the test indicates a problem in the block being executed, a redundant block gets selected and run. The recovery-block technique can protect against software errors by requiring that each block be independently coded.

Fault tolerance is the key to the reliable use of computer power in downtime-sensitive applications. Each application of fault tolerance is unique, however; there’s no such thing as a fault-tolerant computer for all applications. The implementation of fault tolerance must take into account many parameters, including initial cost, life-cycle cost, performance, reliability, the faults expected in the system, response to faults, and expected system use.
Some companies make workstations for just about anyone.
While some companies sell a lot of computers because they make something for everyone, we sell a lot because we don't.

All the workstations we make, the applications that run on them, and the networking power that unites them with the other computers in your company were created for a select group of people.

Namely the engineers, product designers, software developers and other professionals who demand nothing less than ultimate compute performance.

People who clamor for access to processing power and graphics. Who possess an insatiable appetite for information. And who can ill afford to endure the delays, limitations and obstacles that typically hinder the effort to attain it.

If you're such a person, you should have an Apollo workstation. For you'll realize the moment its screen is in front of you that the issue of performance is behind you.

An Apollo workstation will grant upon you enough dedicated compute power to keep your imagination charged permanently. Letting you choose from a compatible family of workstation systems whose prices start as low as a personal computer and whose perfor-
formance. And they'll open your eyes even wider with networking power and elegance.

Every Apollo workstation, from the Series 3000™ Personal Workstation™ to our new Personal Supercomputer, functions as a command center from which you have unequalled access to data, processing power, development tools, and applications.

So that every mainframe, minisuper, and microcomputer on your network is at your beck and call.

In a manner almost invisible to you, our workstations show you networking performance you probably thought impossible.

For with the industry's first implementation of Network Computing Architecture, they make your multi-vendor network appear as one computing environment.

Letting you run a single application on a network of computers by automatically dispatching portions of a program to the processors most qualified to execute them. And providing the tools to develop and debug code running on different machines.

All while freeing you to create applications, access network resources and even move from one operating environment to another with whatever language, menus and file names you define.

A fact that might inspire you to wonder if we don't engineer our workstations only for you.

Today, there is more than one way to measure computer performance. But when the criteria include processing power, graphics and network computing, nothing measures up to Apollo.
¼-in. tape drives follow desktop directions

Since 3M (St. Paul, MN) introduced it in 1971, ¼-in. tape has been fighting an uphill battle for market acceptance. Initial reactions to the technology were less than enthusiastic, particularly since the backup needs of early desktop systems could be easily met by less expensive floppy disks. A continuing failure by manufacturers to provide standardized, interchangeable products did not help win design-ins. And recently, the promise of newer technologies like optical memory, digital audio tape (DAT) and ⅝-in. tape cartridges has cast doubt on the future of ¼-in. tape.

But those days may be over. For backup applications in the low to mid-range (20 to 150 Mbytes), ¼-in. tape has clearly emerged as the technology of choice for small system designers. In 1987, ¼-in. cartridge drive manufacturers for the first time shipped over 1 million units, over 30 times the volume of units shipped just five years ago, according to Raymond Freeman, president of Freeman Associates (Santa Barbara, CA).

The technology's success is attributed to a number of factors. Certainly the ability of manufacturers over the last few years to band together under the auspices of the Working Group for Quarter-Inch Cartridge Compatibility (QIC) and establish standard and interchangeable recording formats and interfaces has played an important role. Just as critical, however, has been vendors' ability to quickly deliver the performance levels and capacities demanded by desktop systems in suitable formats and at reasonable prices. As high-performance desktop systems have added higher capacity Winchester first in 100-Mbyte, and now in 200- and 300-Mbyte, capacities, tape drive vendors have quickly brought comparably high-capacity tape drives to the marketplace. At the low end, DC-2000 minicartridge drive vendors have moved quickly to accommodate the emerging 3½-in. Personal System/2 format.

Workstation-type capacity

Keeping pace with the frantic growth of memory capacity in small systems has played a pivotal role in the continued success of ¼-in. tape. As capacities of 5¼-in. Winchester have risen, the demand for comparable backup on a single tape has grown as well. Most major cartridge drive manufacturers now offer ¼-in. tape drives in 60-, 120- and 150-Mbyte capacities. Typical of many vendors, for example, Cipher Data (San Diego, CA) has added 150- and 125-Mbyte drives to its product line.

At the highest performance levels, tape drive designers have been pushing beyond the 300-Mbyte plateau. Siemens-Tandberg Data (Newbury Park, CA), Archive (Costa Mesa, CA) and Wangtek (Simi Valley, CA) have all announced QIC-320 compatible units. The industry-standard QIC-320 recording format records data on 26 tracks at a density of 16,000 bits/in. Formatted capacity for a typical 600-ft ¼-in. tape is 320 Mbytes, but it expands to 500 Mbytes with an extended-capacity cartridge. Although announced at Comdex last November, all three vendors are only now offering evaluation units. "I would expect units to be available in the market in the..."
Who’s got the button?

Nobody, but nobody, offers or delivers more rechargeable button cells and batteries than Varta.

The first in NiCd batteries.

This year, 1988, Varta celebrates its 100th year in manufacturing batteries of all types. In the ’50’s we led the world in commercialization of NiCd batteries.

We invented the mass-plate cell construction which excels over sintered nickel-cadmium cells.

Unique performance advantages.

In stand-by at ambient temperatures, our mass-plate button cells retain 60% capacity after 12 months versus about three months for sintered NiCd cells, because they have much lower internal losses. Similarly, they require much lower recharging rates, as low as 1mA (C/100) versus 4-7mA for competition, so charging power and circuitry will be minimized.

More compact designs.

Varta mass-plate button cells and batteries usually take much less space—or let you put up to 40% more capacity in the same space.

Better shelf life.

Cells can be stored in any state of charge for over five years without significant loss of performance.

Cost benefits, too.

With all their advantages, Varta mass-plate button cells and batteries usually cost less than comparable sintered-type cells.

Many sizes and types.

Capacities range from 4 mAh to 1000 mAh. Many flat or stacked batteries can be assembled. Extra high temperature ratings and UL listings are available in key sizes. For rechargeable applications above 1000 mAh, Varta also offers a complete line of NiCd cells and batteries.

For an introduction to Varta’s world-leading line of rechargeable button cells and batteries, please ask for “Who’s Got The Button”. Call 1-800-431-2504, Ext. 260, or write below.

VARTA Batterie AG, Am Leineufer 51, D-3000 Hannover 91, West Germany, Tel. (49) 0511/79031
VARTA Batteries, Inc., 300 Executive Blvd., Elmsford, NY 10523, USA, Tel. 1-800-431-9504, Ext. 960
VARTA Batteries Pte Ltd., 1646 Bedok North P.O. Box 55, Singapore 9146, Tel. (65) 241-9633
<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity (Megs)</th>
<th>Recording Format</th>
<th>No. of Tracks</th>
<th>Density (tracks/in)</th>
<th>Tape Speed (in/sec)</th>
<th>Transfer Rate (byrnes)</th>
<th>Interfaces</th>
<th>Media</th>
<th>OEM Price</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced Digital Information Corp</td>
<td>14737 NE 87th, PO Box 2996, Redmond, WA 98073 (206) 881-8004</td>
<td>Circle 100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>634</td>
<td>134 to 536</td>
<td>HCD-134</td>
<td>32</td>
<td>10</td>
<td>120</td>
<td>70</td>
<td>AT/SCSI</td>
<td>DC600XTD/HK</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>532</td>
<td>67 to 288</td>
<td>HCD-75</td>
<td>18</td>
<td>10</td>
<td>60</td>
<td>35</td>
<td>AT</td>
<td>DC600HC</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>400</td>
<td>40</td>
<td>–</td>
<td>24</td>
<td>12.5</td>
<td>60</td>
<td>2</td>
<td>SCSI</td>
<td>DC2000</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Algo 9198-C Red Branch Rd, Columbia, MD 21045 (800) 225-2546</td>
<td>Circle 101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1200S</td>
<td>5.3</td>
<td>PE</td>
<td>4</td>
<td>1.6</td>
<td>30</td>
<td>6</td>
<td>RS-232</td>
<td>DC300XL</td>
<td>$1,995</td>
<td>intelligent stand-alone</td>
</tr>
<tr>
<td>1200i</td>
<td>5.3</td>
<td>PE</td>
<td>4</td>
<td>1.6</td>
<td>30</td>
<td>6</td>
<td>RS-232, IEEE-488</td>
<td>DC300XL, DC600A</td>
<td>$2,170</td>
<td>same as above</td>
</tr>
<tr>
<td>1600</td>
<td>20</td>
<td>PE</td>
<td>4</td>
<td>6.4</td>
<td>30</td>
<td>24</td>
<td>RS-232</td>
<td>DC300XL, DC300XLL, DC600A</td>
<td>$2,995</td>
<td>same as above</td>
</tr>
<tr>
<td>ST1060</td>
<td>60</td>
<td>OIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>86.7</td>
<td>OIC-24</td>
<td>DC600A</td>
<td>$1,595</td>
<td>external streaming</td>
</tr>
<tr>
<td>ST1060EG24</td>
<td>60</td>
<td>OIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>86.7</td>
<td>OIC-24</td>
<td>DC600A</td>
<td>$1,980</td>
<td>same as above</td>
</tr>
<tr>
<td>ST1125</td>
<td>125</td>
<td>OIC-120</td>
<td>15</td>
<td>10</td>
<td>72</td>
<td>86.7</td>
<td>OIC-120</td>
<td>DC600XTD</td>
<td>$2,180</td>
<td>same as above</td>
</tr>
<tr>
<td>Alloy Computer Products 100 Pennsylvania Ave, Framingham, MA 01701 (617) 875-6100</td>
<td>Circle 102</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TS/2</td>
<td>40</td>
<td>OIC-40</td>
<td>20</td>
<td>10</td>
<td>50</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>PS/2-comp.</td>
</tr>
<tr>
<td>RET/40</td>
<td>40</td>
<td>OIC-40</td>
<td>20</td>
<td>10</td>
<td>50</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>PC, XT, AT-comp.</td>
</tr>
<tr>
<td>RET/120</td>
<td>120</td>
<td>MFAM</td>
<td>20</td>
<td>10</td>
<td>50</td>
<td>500*</td>
<td></td>
<td>DC600XTD</td>
<td>–</td>
<td>PS2- &amp; PC-comp.</td>
</tr>
<tr>
<td>Analog &amp; Digital Peripherals 251 S Mulberry St, PO Box 499, Troy, OH 45373 (513) 339-2241</td>
<td>Circle 103</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Feedback 344</td>
<td>18</td>
<td>–</td>
<td>4</td>
<td>6.4</td>
<td>45</td>
<td>38.4</td>
<td>RS-232</td>
<td>DC600</td>
<td>$2,195</td>
<td>RS-232 interface</td>
</tr>
<tr>
<td>Mini-cartridge 1</td>
<td>42</td>
<td>OIC-60</td>
<td>24</td>
<td>8.6</td>
<td>58</td>
<td>3</td>
<td>RS-232, IEEE-488, parallel</td>
<td>DC2000</td>
<td>$895</td>
<td>emulate 3 1/2 in. floppy</td>
</tr>
<tr>
<td>Archive 1650 Sunflower Ave, Costa Mesa, CA 92626 (714) 641-0279</td>
<td>Circle 104</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5945</td>
<td>60</td>
<td>OIC-11 &amp; OIC-12</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>90</td>
<td>QIC-36, QIC-02, SCSI</td>
<td>DC300XL, DC600A/XTD</td>
<td>–</td>
<td>5 1/4 in, half full height</td>
</tr>
<tr>
<td>FT60</td>
<td>60</td>
<td>OIC-11 &amp; OIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>90</td>
<td>QIC-02, 4</td>
<td>DC300XL, DC600A/XTD</td>
<td>–</td>
<td>external</td>
</tr>
<tr>
<td>2060</td>
<td>60</td>
<td>OIC-11 &amp; OIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>90</td>
<td>QIC-02, SCSI</td>
<td>DC300XL, DC600A</td>
<td>–</td>
<td>5 1/4 in, half height</td>
</tr>
<tr>
<td>2150</td>
<td>150</td>
<td>OIC-150</td>
<td>18</td>
<td>10</td>
<td>90</td>
<td>112.5</td>
<td>QIC-02, SCSI</td>
<td>DC600A/XTD</td>
<td>–</td>
<td>5 1/4 in, half height</td>
</tr>
<tr>
<td>2320</td>
<td>320</td>
<td>OIC-320</td>
<td>26</td>
<td>16</td>
<td>90/120</td>
<td>180/240</td>
<td>QIC-02, SCSI</td>
<td>DC600XTD</td>
<td>–</td>
<td>5 1/4 in, half height</td>
</tr>
<tr>
<td>60e</td>
<td>60</td>
<td>OIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>90</td>
<td>QIC-02, SCSI</td>
<td>DC300XL/XTD</td>
<td>–</td>
<td>external</td>
</tr>
<tr>
<td>150e</td>
<td>150</td>
<td>OIC-150</td>
<td>18</td>
<td>10</td>
<td>90</td>
<td>112.5</td>
<td>QIC-02, SCSI</td>
<td>DC600A/XTD</td>
<td>–</td>
<td>external</td>
</tr>
<tr>
<td>5220/5520</td>
<td>20</td>
<td>OIC-40</td>
<td>10</td>
<td>10</td>
<td>25/50</td>
<td>250/500</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>5 1/4 in, half height</td>
</tr>
<tr>
<td>5240/5540</td>
<td>40</td>
<td>OIC-40</td>
<td>20</td>
<td>10</td>
<td>25/50</td>
<td>250/500</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>5 1/4 in, half height</td>
</tr>
<tr>
<td>3030</td>
<td>40</td>
<td>OIC-40</td>
<td>20</td>
<td>10</td>
<td>50</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>external for PS/2</td>
</tr>
<tr>
<td>3550/60</td>
<td>40</td>
<td>OIC-40</td>
<td>20</td>
<td>10</td>
<td>50</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>3 1/2 in, PS2-comp.</td>
</tr>
<tr>
<td>3580/3580o</td>
<td>80</td>
<td>OIC-80</td>
<td>28</td>
<td>14</td>
<td>35</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>internal/external</td>
</tr>
<tr>
<td>5580</td>
<td>80</td>
<td>OIC-80</td>
<td>28</td>
<td>14</td>
<td>35</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>–</td>
<td>3 1/2 in</td>
</tr>
</tbody>
</table>

Key: comp. = compatible; FAD = file access device; GCR = group code recording; MFM = modified frequency modulation; NTDS = Navy Tactical Data System; PE = phase encoded; prop. = proprietary; SCSI = small computer system interface; serp. = serpentine; XTD = extended; * = kbit/s.
<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity (Mbytes)</th>
<th>Recording Format</th>
<th>No. of Tracks</th>
<th>Density (tracks/rev.)</th>
<th>Tape Speed (in/s)</th>
<th>Transfer Rate (kbytes/s)</th>
<th>Interfaces</th>
<th>Media</th>
<th>OEM Price</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>California Peripherals</td>
<td>955 Francisco St, Torrance, CA 90502 (213) 538-1030</td>
<td>Circle 105</td>
<td>60</td>
<td>QIC-24</td>
<td>9</td>
<td>10</td>
<td>90</td>
<td>90</td>
<td>QIC-02, QIC-36, SCSI</td>
<td>DC600A</td>
</tr>
<tr>
<td>CP-125</td>
<td>125</td>
<td>QIC-120</td>
<td>15</td>
<td>12.5</td>
<td>72/90</td>
<td>90/112</td>
<td>QIC-36, QIC-02, SCSI</td>
<td>DC600A</td>
<td>$340</td>
<td>loading door</td>
</tr>
<tr>
<td>CP-150</td>
<td>150</td>
<td>QIC-150</td>
<td>18</td>
<td>12.5</td>
<td>72/90</td>
<td>90/112.5</td>
<td>QIC-36, QIC-02, SCSI</td>
<td>DC600A/XTD</td>
<td>$340</td>
<td>loading door</td>
</tr>
<tr>
<td>Cipher</td>
<td>10101 Old Grove Rd, San Diego, CA 92138 (800) 424-7437</td>
<td>Circle 106</td>
<td>60/150</td>
<td>QIC-24/QIC-150</td>
<td>9/18</td>
<td>8/10</td>
<td>90</td>
<td>87</td>
<td>QIC-02/QIC-36, SCSI</td>
<td>DC300XL, DC600A/XTD</td>
</tr>
<tr>
<td>ST150S</td>
<td>150</td>
<td>QIC-150/QIC-120</td>
<td>18</td>
<td>10</td>
<td>72/90</td>
<td>87</td>
<td>QIC-36, SCSI, SCSI-2</td>
<td>same as above</td>
<td>$510</td>
<td>half height</td>
</tr>
<tr>
<td>CMS Enhancements</td>
<td>1372 Valencia Ave, Tustin, CA 92680 (714) 259-9555</td>
<td>Circle 107</td>
<td>45/60</td>
<td>serp.</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>90</td>
<td>QIC-36</td>
<td>DC300XL, DC600A</td>
</tr>
<tr>
<td>Colorado Memory Systems</td>
<td>800 S Taft Ave, Loveland, CO 80537 (303) 669-8000</td>
<td>Circle 108</td>
<td>40</td>
<td>QIC-40</td>
<td>20</td>
<td>10</td>
<td>90</td>
<td>250/500*</td>
<td>floppy</td>
<td>DC2000</td>
</tr>
<tr>
<td>Jumbo</td>
<td>60</td>
<td>QIC-24</td>
<td>9</td>
<td>10</td>
<td>90</td>
<td>720*</td>
<td>QIC-02, QIC-36</td>
<td>DC600</td>
<td>$695</td>
<td>internal/external</td>
</tr>
<tr>
<td>QIC-125</td>
<td>125</td>
<td>QIC-120 &amp; QIC-24</td>
<td>15</td>
<td>10</td>
<td>90</td>
<td>720*</td>
<td>QIC-36</td>
<td>DC600</td>
<td>$595</td>
<td>internal/external</td>
</tr>
<tr>
<td>Data Track USA</td>
<td>9451 Sohap Ln, Columbia, MD 21045 (301) 992-9143</td>
<td>Circle 109</td>
<td>4</td>
<td>PE</td>
<td>1.6</td>
<td>30/80</td>
<td>19.2</td>
<td>RS-232</td>
<td>DC300, DC600</td>
<td>$2,100</td>
</tr>
<tr>
<td>Tracker 1600</td>
<td>5.5</td>
<td>PE</td>
<td>4</td>
<td>1.6</td>
<td>30/80</td>
<td>19.2</td>
<td>RS-232</td>
<td>DC300, DC600</td>
<td>$2,495</td>
<td>same as above</td>
</tr>
<tr>
<td>Tracker 1700</td>
<td>40</td>
<td>MFM invert</td>
<td>4</td>
<td>1.7</td>
<td>30/80</td>
<td>38.4</td>
<td>RS-232, RS-422, Centronics</td>
<td>DC300, DC600</td>
<td>$2,495</td>
<td>same as above</td>
</tr>
<tr>
<td>Emerald Systems</td>
<td>4757 Morena Blvd, San Diego, CA 92117 (619) 270-1994</td>
<td>Circle 110</td>
<td>60</td>
<td>QIC-24</td>
<td>9</td>
<td>8</td>
<td>90</td>
<td>75</td>
<td>QIC-02</td>
<td>Lifetape 60</td>
</tr>
<tr>
<td>60-2000 series</td>
<td>60</td>
<td>QIC-24</td>
<td>9</td>
<td>18</td>
<td>90</td>
<td>75</td>
<td>QIC-02</td>
<td>Lifetape 60</td>
<td>$1,795</td>
<td>5¼ in., PS/2-comp.</td>
</tr>
<tr>
<td>150-9000 series</td>
<td>150</td>
<td>QIC-150</td>
<td>18</td>
<td>8</td>
<td>90</td>
<td>75</td>
<td>QIC-02</td>
<td>Lifetape 150</td>
<td>$2,695</td>
<td>external, PC bus</td>
</tr>
<tr>
<td>150-1907</td>
<td>150</td>
<td>QIC-150</td>
<td>18</td>
<td>8</td>
<td>90</td>
<td>75</td>
<td>QIC-02</td>
<td>Lifetape 150</td>
<td>$2,695</td>
<td>5½ in., PS/2-comp.</td>
</tr>
<tr>
<td>150-2000 series</td>
<td>150</td>
<td>QIC-150</td>
<td>18</td>
<td>8</td>
<td>90</td>
<td>75</td>
<td>QIC-02</td>
<td>Lifetape 150</td>
<td>$2,395</td>
<td>5½ in., PC bus</td>
</tr>
<tr>
<td>Genisco Peripheral Systems</td>
<td>10874 Hope St, Cypress, CA 90630 (714) 220-0720</td>
<td>Circle 111</td>
<td>3</td>
<td>ANSI, serp.</td>
<td>4</td>
<td>1.6/6.4</td>
<td>30/80</td>
<td>6.24</td>
<td>custom, RS-232</td>
<td>—</td>
</tr>
<tr>
<td>Hewlett-Packard</td>
<td>Computer Peripherals Bristol, Filton Rd, Stoke Gifford, Bristol, BS12 6QZ, UK (Call local sales office.)</td>
<td>Circle 112</td>
<td>67</td>
<td>prop.</td>
<td>16</td>
<td>10</td>
<td>60</td>
<td>—</td>
<td>HP1B</td>
<td>DC600</td>
</tr>
<tr>
<td>HP7946A</td>
<td>67</td>
<td>prop.</td>
<td>16</td>
<td>10</td>
<td>60</td>
<td>—</td>
<td>HP1B</td>
<td>DC600</td>
<td>—</td>
<td>tape drive only</td>
</tr>
<tr>
<td>HP9144A</td>
<td>67</td>
<td>prop.</td>
<td>16</td>
<td>10</td>
<td>60</td>
<td>—</td>
<td>HP1B</td>
<td>DC600</td>
<td>—</td>
<td>autotransfer</td>
</tr>
<tr>
<td>HP35401A</td>
<td>536</td>
<td>prop.</td>
<td>16</td>
<td>10</td>
<td>60</td>
<td>—</td>
<td>HP1B</td>
<td>DC600</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Model</td>
<td>Capacity (Mbytes)</td>
<td>Recording Format</td>
<td>No. of Tracks</td>
<td>Density (Tracks/in.)</td>
<td>Tape Speed (in/ft)</td>
<td>Transfer Rate (Kbytes/s)</td>
<td>Interfaces</td>
<td>Media</td>
<td>OEM Price</td>
<td>Comments</td>
</tr>
<tr>
<td>----------------</td>
<td>-------------------</td>
<td>------------------</td>
<td>---------------</td>
<td>----------------------</td>
<td>-------------------</td>
<td>-------------------------</td>
<td>--------------------</td>
<td>----------</td>
<td>-------------</td>
<td>------------------</td>
</tr>
<tr>
<td>Irwin Magnetic Systems</td>
<td>2101 Commonwealth Blvd, Ann Arbor, MI 48105 (313) 996-3300</td>
<td>Circle 113</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>10.4</td>
<td>MFM</td>
<td>8</td>
<td>6.4</td>
<td>39/70</td>
<td>250*</td>
<td>floppy</td>
<td>DC1000</td>
<td>$399</td>
<td>5½ in, half height</td>
</tr>
<tr>
<td>120</td>
<td>19.5</td>
<td>MFM</td>
<td>14</td>
<td>6.4</td>
<td>39/70</td>
<td>250*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$499</td>
<td>5½ in, half height</td>
</tr>
<tr>
<td>125</td>
<td>21.6</td>
<td>MFM</td>
<td>12</td>
<td>10</td>
<td>50/70</td>
<td>500*</td>
<td>floppy</td>
<td>DC1000</td>
<td>$499</td>
<td>5½ in, half height</td>
</tr>
<tr>
<td>145</td>
<td>40.6</td>
<td>MFM</td>
<td>20</td>
<td>10</td>
<td>50/70</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$699</td>
<td>3½ in, half height</td>
</tr>
<tr>
<td>220</td>
<td>19.5</td>
<td>MFM</td>
<td>14</td>
<td>6.4</td>
<td>39/70</td>
<td>250*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$499</td>
<td>3½ in, half height</td>
</tr>
<tr>
<td>225</td>
<td>21.6</td>
<td>MFM</td>
<td>12</td>
<td>10</td>
<td>50/70</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$499</td>
<td>3½ in, half height</td>
</tr>
<tr>
<td>245</td>
<td>40.6</td>
<td>MFM</td>
<td>20</td>
<td>10</td>
<td>50/70</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$649</td>
<td>3½ in, half height</td>
</tr>
<tr>
<td>265</td>
<td>64.5</td>
<td>MFM</td>
<td>24</td>
<td>13.2</td>
<td>38/63</td>
<td>500*</td>
<td>floppy</td>
<td>DC2000</td>
<td>$849</td>
<td>3½ in, half height</td>
</tr>
</tbody>
</table>

| Miltope 1770 Walt Whitman Rd, Melville, NY 11747 (516) 420-0200 | Circle 114 |
| CR300          | 46                | PE               | 4             | 18/32                | 30/30             | 384                     | TTL, NTDS, RS-232 | DC300    | $17,250     | meets MIL-STD    |

| Mountain Computer 240 Hacienda Ave, Campbell, CA 95008 (408) 379-4300 | Circle 115 |
| TD4000         | 60                | QIC-40           | 20            | 10                   | 50/90             | 62.5                    | SA450             | DC2000   | $300        | 5½ & 3½ in.     |

| Siemens-Tandberg Data 1077 Business Center Cir, Newport, Bay, CA 91320 (818) 706-8872 | Circle 116 |
| 3610/20        | 60                | QIC-24           | 9             | 8                    | 90                | --                      | SCSI/QIC-02       | DC300XL  | $785        | 5½ in, half height |
| 3630/40        | 120               | QIC-120          | 15            | 10                   | 72                | --                      | SCSI/QIC-02       | DC600A   | $860        | 5½ in, half height |
| 3650/60        | 150               | QIC-150          | 18            | 10                   | 72                | --                      | SCSI/QIC-02       | DC600XTD | $860        | 5½ in, half height |
| 3800           | 320               | QIC-320          | 26            | --                   | 120               | --                      | SCSI/QIC-02       | DC600XTD | $995        | 5½ in, half height |

| Stream Technology 556 Gibraltar Dr, Milpitas, CA 95035 (408) 263-4411 | Circle 117 |
| 3208           | 72                | GCR              | 26            | 10                   | 72                | 90                      | SCSI, QIC-24      | DC2000   | $300        | 3½-in. streaming |

| Sysgen 556 Gibraltar Dr, Milpitas, CA 95035 (408) 263-4411 | Circle 118 |
| Streamtape     | 72                | GCR              | 26            | 10                   | 72                | 90                      | QIC-36            | DC2000   | $450        | subsystem       |
| QIC-file       | 60                | GCR              | 9             | 8                    | 90                | 90                      | QIC-36            | DC600A   | $430        | same as above   |
| Bridge-Tape    | 42                | MFM              | 24            | 8.6                  | 90                | 250/500*                | QIC-40            | DC2000   | $350        | same as above   |
| Net-file       | 120               | GCR              | 15            | 10                   | 90                | 90                      | QIC-120           | DC600XTD | $900        | same as above   |

| Tallgrass Technologies 11100 W 82nd St, Overland Park, KS 66214 (913) 492-6002 | Circle 119 |
| TG-1020i       | 20/30             | QIC-100          | 12            | 10                   | 75                | 750*                    | QIC-103           | DC2000   | $495        | external       |
| TG-1020e       | 20/30             | QIC-100          | 12            | 10                   | 75                | 750*                    | QIC-103           | DC2000   | $795        | external       |
| TG-1040i       | 40/60             | QIC-100          | 24            | 10                   | 75                | 750*                    | QIC-103           | DC2000   | $695        | 5½ in          |
| TG-1040e       | 40/60             | QIC-100          | 24            | 10                   | 75                | 750*                    | QIC-103           | DC2000   | $995        | external       |
| TG-4060        | 60/100            | QIC-100          | 11            | 8.2                  | 75                | 750*                    | QIC-103           | DC600A   | $1,295      | 5½ in, external only |
| TG-4120        | 120/200           | QIC-100          | 22            | 8.2                  | 75                | 750*                    | QIC-103           | DC600XTD | $1,695      | 5½ in, external only |

| Tecmar 6225 Cochran Rd, Solon, OH 44139 (216) 349-0600 | Circle 120 |
| QT40i          | 40                | QIC-40           | 20            | 10                   | 50/90             | 500*                    | floppy            | DC2000XTD | $595        | 5½ in, internal |
| QT40e          | 40                | QIC-40           | 20            | 10                   | 50/90             | 500*                    | floppy            | DC2000XTD | $795        | PC, XT, AT-Comp. |
| QT Mac40       | 38.5              | QIC-100          | 24            | 10                   | 75/90             | 750*                    | SCSI              | DC2000   | $1,395      | Macintosh-Comp. |
| QT125i         | 125               | QIC-120          | 15            | 10                   | 72/90             | 90                      | PC-36             | DC600XTD | $1,895      | 5½ in, internal |
| QT90i          | 90                | QIC-120          | 11            | 10                   | 72/90             | 90                      | PC-36             | DC600XTD | $1,895      | 5½ in, internal |
Until now you've probably had to contend with excessive Analog I/O overhead on your VME CPU. Start and stop... a few bytes at a time... hurry up and wait... and grit your teeth!! Why? Because conventional VMEbus I/O boards have to empty after every sample. These interrupts can choke even the fastest CPU. But, there is a cure.

Memory Buffering Makes the Difference

Just look at our MPV952 High-Speed VME Analog I/O Board. We think you'll find the relief you're looking for. It samples from eight input channels to convert 12-bit data in just 1.5µs. Fast? Yes! And the results are stored in onboard data buffers. That's the secret. These buffers are 36k words of RAM that work in unison. The host processor can now unload a block of data from one buffer while the other is being filled with new data. Less interrupts, faster acquisition. Just right for those high-speed 32-bit UNIX®-based system such as the Sun® workstation. But, there's more. To free the CPU even further, the size of the data blocks to be gathered, the sampling rate, and the number of channels to be sampled are all programmable.

Look Closely at the Results

We think you'll agree that this is the fastest, most versatile board around. And, it frees your workstations to do the complex calculations they were intended to do. Excellent price/performance, too! Just over $2500 each in quantities of 10.*

Get Our New Brochure

To get the whole story, and to make your Analog I/O easier to live with, get a copy of our new brochure. Contact your Burr-Brown Representative. Or, write or call Burr-Brown Corporation, P.O. Box 11400, Tucson, Arizona 85734. Telephone (602) 746-1111.

*U.S. prices only.
third or fourth quarter,"' speculates Bob King, director of marketing and sales at Wangtek.

Besides increased capacity, the QIC-320 drives offer a formidable improvement in data reliability. The specification is the first QIC-approved format to define a Reed-Solomon error correction code (ECC) for the DC600 cartridge family. Nonrecoverable error rates are no more than one error in 10^14 bits, or about 100 times better than typical rigid disk drive rates.

The target for these drives is the growing number of 300-Mbyte and higher Winchester drives designed into higher-performing workstations and desktop systems. "A year ago, people would have gone with a 320-Mbyte tape drive if it were available simply because there were 300-Mbyte Winchesters available," says King. One of the first models announced, the Model 3800 from Siemens-Tandberg Data backs up 320 Mbytes in 27 min. The half-height, streaming tape drive features a 64-kbyte buffer, operates at 120 in./s and uses Series 600XTD media. The 3800 will also read 60-, 125- and 150-Mbyte tapes.

Wangtek's 320-Mbyte drive, the Model 5320ES, operates at a speed of 120 in./s with a transfer rate of 240 kbytes/s. Like its competitors, the drive offers a small computer system interface (SCSI). "You may see some QIC-02 interfaces out there, but the predominance of the units will offer a SCSI because you need that kind of performance to transfer that amount of data," says King. The 5320ES also incorporates several custom-developed ICs, including an error correction chip that dramatically improves reliability. For users looking to upgrade from existing products, a custom formatter chip provides backward read capability with existing QIC-24, QIC-120 and QIC-150 recording formats. Archive's 320-Mbyte unit is part of the company's Viper product line. The Viper 2320 is a half-height, 5 3/4-in. streaming drive available with SCSI and QIC-02 interfaces. Extensive use of highly integrated parts and surface-mount technology lets Archive pack the drive into a compact box. Like its competitors, the 320-Mbyte Viper reads tapes written on 150-Mbyte and 125-Mbyte drives.

Of course, the 320-Mbyte drives would hardly be viable without complementary media. Both 3M and Data Electronics Inc (San Diego, CA) have developed high-capacity cartridges in parallel with the new drives. QIC-150 drives typically use 3M's DC600XTD cartridge, which is capable of 12,500 flux reversals/in. at 90 in./s over an 18-track scheme. The DC600XTD+ contains 600 ft of 3/4-in. tape designed to record and read data in a 26-track serpentine format with 20,000 flux reversals/in. The cartridge operates in drives running at 120 in./s.

The key to achieving higher data recording densities is repeatability. Lateral tape movement in both 3M's and DEI's cartridges is minimized by one-piece tape guides. To limit the distance that the tape travels freely, an additional post is added near the read/write head. "The DC600-
XTD+ will exhibit virtually no perpendicular variation—± 1/2 mil across the 5-mil read width of the QIC-320 track,” says James Milligan, business development manager for 3M’s magnetic media division.

**QIC-40 drives proliferate**

Despite the excitement surrounding the higher-capacity units, the fastest-growing market lies in those drives backing up ever-popular personal computers. Cartridge drives built around the QIC-40 recording format are finding broad appeal as low-cost, highly interchangeable backup.

QIC-40 specifies 40 Mbytes of data stored on 20 tracks at 10,000 flux reversals/in. The standard lets users freely exchange files in standard DC-2000-type minicardcages across a wide range of drives from a variety of manufacturers and backed by various application programs and operating systems.

QIC-40 offers significant advantages over earlier formats. Unlike previous standards that failed to specify important compatibility factors, QIC-40 provides interchange compatibility at the format, file and operating system level. As a result, the specification supports popular operating systems, including DOS and Unix, making it ideally suited for IBM PS/2 and PC products.

In addition, the specification significantly reduces tape format time by relieving users of the need to servo-write-pass or bulk-erase a tape prior to formatting. To speed access of reader files, the format supports direct track stepping, an approach that lets the drive jump directly to a specific track rather than search for a file sequentially through all previously recorded data.

QIC-40 drives are presently available from most major vendors, including Alloy Computer Products (Framingham, MA), Archive, Colorado Memory Systems (Loveland, CO), Mountain Computer (Campbell, CA), Tectmcar (Solon, OH), 3M and Wangtek. Virtually all the units are targeted at the PC market and come in either half-height 5 1/4- or 3 1/2-in. formats. Many of the newer units, such as Archive’s ArchiveXL, for example, are PS/2-compatible and come in both internal and external versions. One attraction of the QIC-40 format is its use of the PC’s floppy disk interface. Running off the floppy disk interface offers a significant cost savings to the system integrator, but limits data transfer to 250 kbits/s for an IBM PC XT-type controller, or 500 kbits/s for the IBM PC AT- or PS/2-type.

One QIC-40 drive accommodates either controller automatically. Introduced in January, Jumbo from Colorado Memory Systems samples the data transfer rate and automatically defaults to the fastest available speed. “Most backup manufacturers require a different model tape drive from the XT- or AT-/PS/2-type controller,” claims William T. Beierwaltes, president of Colorado Memory Systems. “Our unit permits dense migration as computers are upgraded or when a drive is shared among different computer models in the office.”

Colorado Memory Systems has also implemented a number of design features to improve reliability. The unit uses durable dc brushless motors and eliminates all adjustment pots on the printed circuit boards. IC component count was reduced to roughly one-third that of competing models by integrating multiple functions into five ASICs. “Circuit-wise, it’s the simplest, lowest parts count circuit on the market,” Beierwaltes claims.

**Other DC2000-type options**

Despite the claim by some vendors that QIC-40 is the standard of choice, other DC2000-type options do exist for the PC user. In fact, the market leader in the minicartridge market, Irwin Magnetic Systems (Ann Arbor, MI), uses a proprietary formatting technique. The company offers both 5 1/4- and 3 1/2-in. models ranging in capacity from 10 to 65 Mbytes. All models feature embedded servos and dedicated software designed to position the heads in the center of each track.

Another option comes from Tallgrass Technologies (Overland Park, KS). The QIC-100 format, originally developed at the company and then adopted early on by Apple Computer (Cupertino, CA), is used in the Tallgrass TG-1020 and TG-1040 models. Ranging in capacity from 20 to 60 Mbytes, the drives conform to either 5 1/4- or 3 1/2-in. formats in either internal or external units.

A subsidiary of SySgen, Stream Technology (Milpitas, CA) is marketing the first commercial streaming tape drive using the DC2000 minicartridge in the 3 1/2-in. form factor. The Model 3208 records data in a 32-track serpentine format that yields a 72-Mbyte capacity. Tape speed is 72 in./s. In addition, the company claims to be the first in the industry to introduce ferrite heads into a 3 1/2-in. minicartridge drive.

Stream Technology hopes to get a head start on the competition as desktop systems using the 3 1/2-in. format move to higher performance levels. By using an embedded SCSI or a QIC-36 interface rather than the floppy interface, the 3208 can transfer data at up to 5 Mbytes/s. “The nonstreaming drives are geared to people who don’t want to buy a controller,” claims Doug Bercow, director of marketing at Stream Technology. “We wanted to have a higher-capacity drive because as disk capacities grow, tape capacity needs grow. Users won’t want to wait for data to pass through their floppy disk controllers.”

In the meantime, movement is afoot to develop QIC specifications that accommodate higher storage capacity and data transfer rates with the DC2000 cartridge. Adopted by QIC in February, QIC-80 supports twice the capacity of QIC-40 using the same interface. To meet the higher data transfer needs of higher-capacity drive users, a standard has also been developed around the SCSI interface. Dubbed QIC-110, the standard defines a recording format for the DC2000 minicartridge that will provide 110 Mbytes and will be backward-read compatible with QIC-40 tapes. QIC-110 was formally adopted in April.
Chip integrates XT/AT Winchester disk control functions

Designers building 80286- and 80386-based systems now have a single-chip solution to hard disk control. The CL-SH260 is the first IC to integrate a formatter, a buffer manager and IBM PC XT/AT bus controller functions onto one chip.

Manufactured in an advanced CMOS process, the chip consumes less than 500 mW, making it extremely applicable to the power-conscious portable computer market. Replacing up to eight current VLSI or MSI chips, the highly integrated solution lets designers of embedded intelligent drives install multiple drives on the same PC bus in a master/slave configuration.

The chip can handle data rates up to 20 Mbits/s. Unlike the 3:1 sector interleave common on most controllers, the CL-SH260 supports a 1:1 interleave with a concurrent sustained transfer rate of 2 Mbytes/s on the disk and 4 Mbytes/s on the host bus. Data throughput is increased by a factor of three. Automatic wait-state generation on the host bus increases data throughput by a factor of three.

CMOS GAL devices offer 15-ns access

A family of E2CMOS Generic Array Logic (GAL) devices provide reconfigurable logic with bipolar speed at low power levels. Maximum operating currents for the GAL16V8 and GAL20V8 parts range from 45 to 90 mA. Access times run from 15 to 35 ns. The devices include test circuitry and reprogrammable cells that allow extensive testing during manufacture. A minimum of 100 erase/write cycles is guaranteed. Prices in quantity range from $3.75 to $10.35. National Semiconductor, 2900 Semiconductor Dr, PO Box 58090, Santa Clara, CA 95052. Circle 127

Trademark Information

UNIX is a registered trademark of AT&T Bell Laboratories.
PAL and PALASM are registered trademarks of Monolithic Memories Inc.
GEOMETRY ENGINE is a trademark of Silicon Graphics Inc.
APLEX and UTX/32 are trademarks of Gould Inc.
DSP chip delivers general-purpose IEEE floating-point performance

Software-compatible with the fixed-point DSP 56001, an off-the-shelf DSP chip provides general-purpose IEEE floating-point performance for real-time applications such as high-speed control, digital audio, numeric processing, speech and image processing and spectral analysis. Claiming a peak performance of 40 MFlops, the DSP 96001 is the first of a family of single-chip HCMOS digital signal processors. The chip offers 512 words of on-chip program RAM, two preprogrammed data ROMs, on-chip bootstrap hardware to speed loading of user programs and program RAM, and on-chip debug circuitry to provide access to internal resources in support of circuit emulation. The CPU comprises three 32-bit execution units operating in parallel—a data ALU, an address generation unit and a program controller. The DSP96001 has MCU-style on-chip peripherals (serial communication interface, synchronous serial interface and 32-bit host interface), program and data memory, and a memory expansion port to simplify interfacing to page mode and video RAMs. Motorola, Microprocessor Products Group, 6501 William Cannon Dr W, Austin, TX 78735. Circle 129

CMOS 16-bit ALU hits high speed

Combining the functionality of several chips in digital signal processing or image-processing systems, the L4C381 CMOS 16-bit ALU can perform any of five arithmetic or five logical functions on two 16-bit inputs in 26 ns in flow-through mode. In registered-add mode, the new part completes a function in 20 ns. Each of two 16-bit inputs on the device has a register. Users can load two data values simultaneously from a 32-bit bus or one data value at a time from a 16-bit bus. A register on the 16-bit output, along with a feedback path, lets the chip recycle an output result back to an input. Price in quantity for the 26-ns part is $24. Logic Devices, 628 E Evelyn Ave, Sunnyvale, CA 94086. Circle 131

Converter serves synchro control systems

Offering an accuracy of 6 arc-seconds, the SDR(RD)570 synchro-to-digital 20-bit converter has a resolution of 1.24 arc-seconds. Features include built-in test, an anti-180° false lock-up circuit, and a reference synthesizer and analog velocity output. The device uses high accuracy precision transformer-isolated inputs configured for either synchro or resolver inputs. Tracking rate is 720 degrees/s. Natel Engineering, 4550 Runway St, Simi Valley, CA 93063. Circle 130

Complex multiplier offers high precision

A DSP building block for the Complex Datapath family will multiply two complex words, each with 16-bit real and imaginary parts, every 100 ns and output the complete 32+32-bit result within a single cycle. The PDSP16116 complex multiplier contains four 16×16 array multipliers, two 32-bit adder/subtracters and complete control logic required for high-precision DSP applications. Packaged in a 144-pin grid array, the device dissipates 1,000 mW. Price is $586 in quantity. Pluessey Semiconductor, 9 Parker, Irvine, CA 92718. Circle 134

Coming June 1
Look for the Product Focus Report on logic analyzers.
Real-time operating system for 80386 offers comprehensive solution

A real-time operating system for the Intel 80386 microprocessor includes the Ready Systems VRTX32/386 multitasking kernel, the RTscope 386 real-time debugger and the VRTX32 system monitor.

The kernel is a real-time executive designed for use in security applications for communications, instrumentation, aerospace, military and factory automation that must meet strict real-time requirements. It’s upwardly compatible with VRTX and completely supported by a debugger. Future plans include I/O and file management support.

The RTscope debugger monitors the VRTX32’s system objects while operating concurrently with the multitasking system. It also plays a traditional debug by displaying and setting register and memory functions for the 386. Besides performing both board-level debug and monitoring functions, the unit displays the contents of local and global descriptor tables and sets and removes 386 hardware breakpoints.

The VRTX32/386 sells for $6,775, and the RTscope 386 costs $3,000. Ready Systems, 449 Sherman Ave, PO Box 61029, Palo Alto, CA 94306.

Compiler speeds

The LSI C compiler is a complete MS-/PC-DOS facility for writing digital signal processing software in C and compiling that software into executable object code for the Texas Instruments TMS320C25 processor. The processor includes a preprocessor and linking assembler, represents a full implementation of C as defined by Kernighan and Ritchie, and supports all integer data types. Interrupts are handled using the standard C signal function, and five auxiliary registers are provided for use in assembly language routines. The compiler requires two disk drives, 512 kbytes of RAM and an IBM PC, PC XT, PC AT or compatible running MS-DOS 3.1 or later. Spectrum Signal Processing, Suite 301, Discovery Park, 3700 Gilmore Way, Burnaby, B.C. V5G 4M1.

Diagrammer/formatter automates system design in Unix environments

Designed to eliminate many of the manual aspects of system design in Unix-based systems, an interactive diagrammer and code formatter lets developers build programs in the structured environment of the War­nier open-brace notation and then recast the program diagram into C, Pascal and Cobol for compilation. Called Sourceview, the development tool lets developers view documentation through their design notation. As users create, change, move, delete, expand or import components into a design, Sourceview automatically alters the design diagram to reflect the changes. It runs in all Unix environments that support the standard C library. Future versions will support MS-DOS and VAX/VMS environments. Heartland Systems, 1601 Kasold Dr, Lawrence, KS 66046.

Compiler improves embedded application development

The iC-86 R4.0 is a C compiler designed for code development in Intel’s 8066/816/286/386 family of microprocessors. Built-in functions maximize programming efficiencies, reduce development time and simplify maintenance. Single-unit price with preproduction libraries is $750. Upgraded libraries will be sent to users at no extra cost. Intel, 3056 Bowers Ave, Santa Clara, CA 95052.

Diagrammer/formatter automates system design in Unix environments

Designed to eliminate many of the manual aspects of system design in Unix-based systems, an interactive diagrammer and code formatter lets developers build programs in the structured environment of the Warner open-brace notation and then recast the program diagram into C, Pascal and Cobol for compilation. Called Sourceview, the development tool lets developers view documentation through their design notation. As users create, change, move, delete, expand or import components into a design, Sourceview automatically alters the design diagram to reflect the changes. It runs in all Unix environments that support the standard C library. Future versions will support MS-DOS and VAX/VMS environments. Heartland Systems, 1601 Kasold Dr, Lawrence, KS 66046.

Optimizing Pascal compiler speeds execution for 8051

The AVPAS51 3.0 optimizing Pascal compiler produces code efficiently enough to virtually eliminate the need for assembly code for the 8051 microcontroller family. The compiler’s programs use all 8051 memory spaces and support interrupt handling, special function registers and internal bit operations. The compiler also includes a feature to declare individual subroutines static, thereby reducing code size and improving execution speed. Price is $795. Avocet Systems, 120 Union St, PO Box 490, Rockport, ME 04856.

Diagrammer/formatter automates system design in Unix environments

Designed to eliminate many of the manual aspects of system design in Unix-based systems, an interactive diagrammer and code formatter lets developers build programs in the structured environment of the Warner open-brace notation and then recast the program diagram into C, Pascal and Cobol for compilation. Called Sourceview, the development tool lets developers view documentation through their design notation. As users create, change, move, delete, expand or import components into a design, Sourceview automatically alters the design diagram to reflect the changes. It runs in all Unix environments that support the standard C library. Future versions will support MS-DOS and VAX/VMS environments. Heartland Systems, 1601 Kasold Dr, Lawrence, KS 66046.

Compiler improves embedded application development

The iC-86 R4.0 is a C compiler designed for code development in Intel’s 8066/816/286/386 family of microprocessors. Built-in functions maximize programming efficiencies, reduce development time and simplify maintenance. Single-unit price with preproduction libraries is $750. Upgraded libraries will be sent to users at no extra cost. Intel, 3056 Bowers Ave, Santa Clara, CA 95052.
Low-cost DSP board supports popular workstations

Delivering 10-Mips performance, the Challenger-S is a low-cost digital signal processor (DSP) for the Sun-3 family of workstations. The board is supported by a C compiler and cross development tools, relieving users of the need to program in time-consuming assembly language. A preprocessor, a 32020 assembler, a linker and a debugger are available for application development.

The board uses two Texas Instruments TMS32020 chips to address the high-speed processing requirements in applications like speech or image processing, vibration analysis, real-time control and digital filtering. The two chips are configured in a master/slave arrangement that lets the master control all operational functions, while the slave is devoted to arithmetic processing. With the board in place, the Sun-3 host can simultaneously move and process integer information with no wait states.

Available in options from 64 to 256 kbytes, on-board multiported static RAM matches the instruction speed of the processor chips. The memory is mapped into the host's VME address space, letting the VMEbus and both TI chips address the memory simultaneously. A 16-bit parallel interface connects custom devices, such as analog-to-digital converters, or links multiple Challenger-S boards.

In single quantities, the board sells for $5,200. Sky Computers, Foot of John St, Lowell, MA 01852.

CPU board adds daughter-board expandability

The V68/32 is a VMEbus board incorporating a 68020 processor at up to 25 MHz. The board also features a 68881 floating-point coprocessor, 1 Mbyte of no-wait-state dynamic RAM, 512 kbytes of EPROM and two serial I/O ports. Memory can be extended to 4 Mbytes. An I/O daughter-board interface delivers direct memory access to the on-board DRAM and interrupt support. Daughter boards provide a VME Subsystem Bus interface, a combined SCSl/clock/printer, a 10-MFlops math coprocessor and a high-resolution graphics display. Price for the CPU board is $1,950. I/O, 2430 N Huachuca Dr, Tucson, AZ 85745.

AT-compatible computer housed in durable package

The QPC-7000 is a rack-mount IBM PC AT computer designed for rugged environments. Targeted for data acquisition, process control and distributed control, the computer fills one slot of its 12-slot backplane with the QPC-5121 single-board computer. The system features an 10-MHz Intel 80286, 1 Mbyte of RAM, a socket for an 80287 coprocessor, a floppy controller, a SCSI Winchester controller, a serial port, a parallel port, and a clock/calendar with battery backup. It also adds a disk carrier assembly, a drive-area cover door with security lock, a system reset button and a 200-W power supply. Qualogy, 2241 Lundy Ave, San Jose, CA 95131.
VME SBC suits Unix or real-time applications

The XVME-650 CPU board, built around a 15-MHz 32332 microprocessor, is equally at home in embedded, real-time control or Unix applications. Implementing full 32-bit VMEbus master/slave capabilities, the board includes an MMU, a floating-point coprocessor, 1 or 4 Mbytes of dual-ported, zero-wait-state dynamic RAM, a pair of JEDEC sites for nonvolatile memory and two RS-232 serial ports. Mailbox operations are supported.

CPU for Multibus II packs SCSI and Ethernet

The 68020-based TP23M2 SBC packs SCSI and Ethernet interfaces, a Local Bus Extension (LBX) and 16-bit single branch exchange extension bus and six serial ports on a Multibus II board. The board is available in versions for Unix and real-time applications: the former include 4 Mbytes of dynamic RAM and a paged memory-management unit; the latter has 1 Mbyte of DRAM. Both provide dual 32-bit direct memory access channels, up to 256 kbytes of EPROM, a real-time clock, 2 kbytes of battery-backed static RAM, a pair of programmable counter/timers and, optionally, a floating-point coprocessor. The boards run a demand-paged, virtual implementation of Unix V.3 and theVRTX-32 real-time kernel and I/O extensions. A Unix-to-VRTX communications package using the Multibus II message passing protocols is also available. Tadpole Technology, 6747-K Sierra Ct, Dublin, CA 94568. Circle 145

80386 mother board accelerates Zenith 248

An add-on mother board for the Zenith Model 248 provides 32-bit performance and zero-wait-state operation. Available in 16- or 20-MHz versions, the board uses an Intel 80386 CPU, a Chips & Technologies chip set, an Advanced Micro Devices Basic I/O System (BIOS) and an 80387 math coprocessor. Price for the 16-MHz version is $2,595, while the 20-MHz board sells for $2,995. A piggyback board provides up to 8 Mbytes of 32-bit memory. American Micronic, 18005 Skypark Cir, Suite A, Irvine, CA 92714. Circle 146

No-frills J2 VME backplane offers two power options

The P/N 024-245-01 is a low-cost, six-slot VME J2 backplane. The center row of pins on the 96-pin connectors are bussed for VME's 32-bit expansion and have shorter pin lengths (6 mm), except for the two end connectors. All other pins are 17 mm. Outside rows are left unbussed for user I/O connections. Unlike the premium series VME J2 backplanes, this solution doesn't offer auxiliary ground pins bordering each socket slot for selective signal/ground. Two power options are available: Mating-Lok connectors and Quick Disconnects. Hybricon, 12 Willow Rd, Ayer, MA 01432. Circle 147

VMEbus CPU board offers balanced design

The MVME141 is a high-performance computing engine that optimizes access to external memory and peripherals to prevent I/O bottlenecks. Built around a 25-MHz 68030 CPU and 68882 floating-point coprocessor, the board includes a 64-kbyte set-associative cache, a VME Subsystem Bus interface, and a cache monitor application-specific IC that ensures cache coherency for multiprocessing systems. Pricing is $4,122 in quantities of 100; a 30-MHz version of the board will be available this fall. Motorola, Microcomputer Div, 2900 S Diablo Way, Tempe, AZ 85282. Circle 148

Design and Development Tools

Software and library simplify programmable gate array use

Opening its user-programmable gate array family to a wider audience, Xilinx is supporting its 2000 and 3000 series programmable gate arrays with logic synthesis software and a TTL library. These two tools offer an opportunity for designers using traditional logic ICs to easily migrate to high-density logic devices rather than risk custom solutions or learn a new design methodology.

Based on the Espresso program developed at the University of California at Berkeley, Xilinx's logic synthesis software offers algorithmic modifications optimized for the company's Logic Cell Array architecture. Users can specify either minimum logic resources or maximum performance as the primary goal in designs. Although applicable to any logic network, the software is primarily directed at designs using programmable logic device techniques. Included in the DS23 Automated Design Implementation System, the logic synthesis software is part of a
package that adds software capable of converting schematic netlists and PLD equations into a programmable gate array netlist, eliminates unused logic, and automatically places and routes programmable gate arrays. The package sells for $1,500.

The TTL library complements the standard XACT library of over 100 counters, decoders, multiplexers, and registers. Adding over 40 common MSI functions, the TTL library is priced at $500.

Xilinx, 2069 Hamilton Ave, San Jose, CA 95125. Circle 149

Modeling software speeds network design

Opnet is an integrated modeling and simulation package for digital communications networks. Acting as a testbed for network protocols and architectures, the package lets users predict the effects of design and operating parameters on network performance. Models are specified graphically, and event-scheduled simulations are compiled from the models. User-specified procedures, written in C, can be linked into the simulation. Opnet offers a variety of postprocessing tools, including plotting and statistical functions, for simulation result analysis. MIL 3, Washington Harbor, Suite 350, 3050 K St NW, Washington, DC 20007. Circle 150

Integrated microprogram design tool speeds process

In an attempt to simplify and accelerate the design of microprogram-based systems, the Step-50 Microprogram Development System offers a set of integrated hardware and software tools that support the Microsoft Windows Operating Environment. The toolset includes a 160-bit x 4-kword-deep Writeable Control Store with 25-nS RAM devices, a real-time trace memory of 4k x 80 bits that supports an operating speed of 25 MHz, and a built-in logic state analyzer that offers sophisticated clock and breakpoint controls with multiple trigger levels. Executing under the Windows environment, the system's operating software supports five levels of user control. An IBM PC AT or compatible acts as a user console. Step-50 also supports the company's Meta-step language, a high-level language definition, design, programming and debugging system for custom language development. Price for the development system without Metastep or the AT is $15,000. Step Engineering, 661 E Arques Ave, PO Box 61166, Sunnyvale, CA 94088. Circle 151

SOFTWARE ENGINEERS

Northrop Corporation's Defense Systems Division develops embedded, real-time software for airborne radar and electro-optical/infrared countermeasure applications. In addition, we conduct independent research and development in software development techniques and artificial intelligence control concepts.

Emphasis is on programming in the "C" and Ada languages following a structured design methodology and supported by graphics-based interactive development tools. Our state-of-the-art software development environment is implemented on a VAX cluster configuration, running under VMS, connected to SUN workstations on an Ethernet LAN, running under UNIX. Each software engineer has a terminal or workstation providing access to all computing resources on the network.

Our expanding software development requirements have created the following employment opportunities:

Software Development Project Managers

To lead design teams in the development of real-time operational flight programs and their subsequent integrating with countermeasures hardware. Project responsibilities include planning and management of schedules, budgets, and staffing requirements. Requires a Bachelor's degree in a technical field with computer science content and a minimum of eight years relevant experience, including experience in the development of a large-scale "C" or Ada programs in a disciplined environment containing configuration management and quality assurance components. Advanced degree, formal management training, and avionics industry experience desirable.

Software Architects

To initiate design projects and perform requirements analyses, algorithm development, and high-level design. Requires an advanced technical degree with formal computer science training and five years experience in the development of large-scale real-time embedded software. Experience in structured design methodology in a military standards environment and exposure to knowledge-based expert-systems and object-oriented programming techniques desired.

Software Systems Development Engineers

To participate as individual contributors or group leaders in the detailed design, coding, testing, and integration of embedded real-time software. Requires a BSCS, or equivalent, and three years experience in developing software in "C" or Ada using a structured design methodology. Knowledge of computer hardware architectures, performance simulation and modeling, and algorithm design is desirable.

Software Tools Development Specialists

To evaluate and/or develop tools to enhance software development productivity. Requires BSCS, or equivalent, and three years experience in software tools development. Experience with the Unix operating system, bit-mapped graphics displays, graphics standards, and windowing environments desired.

Northrop will provide an equitable compensation and benefit package commensurate with level of experience. Your resume with compensation history will indicate your interest. Forward to: Supervisor-Staffing, Dept. C06, Northrop Corporation, Defense Systems Division, 600 Hicks Road, Rolling Meadows, IL 60008. We are an equal opportunity employer M/F/V/H. U.S. Citizenship may be required for certain positions.

CIRCLE NO. 44

NORTHROP
Defense Systems Division
Electronics Systems Group

Circle 44
VME controllers optimize Ethernet performance

Two VME controllers address high-performance processing applications by supplying linking and front-end solutions for Ethernet networks. The two boards include the LC202 Ethernet link board and the EXOS 302 Ethernet controller board.

Built around an 80186 microprocessor, the LC202 achieves link speeds of up to 9 Mbits/s. By designing the board for the link environment, the LC202 boosts performance when running host resident protocols such as 4.2 BSD and other Unix derivatives. The on-board processor and firmware provide network management functions and an optimized path to Ethernet. Typical applications include distributed file systems such as Sun’s Network File System. The LC202 sells for $1,495.

The Exos 302 is an intelligent Ethernet front-end processor board. Using Intel’s 80286 processor, it pushes performance up 70 percent over preceding boards in the Exos family, while retaining full compatibility with existing software. The board costs $2,495.

Excelan, 2180 Fortune Dr, San Jose, CA 95131. Circle 152

High-speed processor connects diverse systems

Linking a diverse collection of computers and operating systems at very high speed, the Hyperchannel-DX units let systems on a network move data at speeds up to 100 Mbits/s. The networking products handle up to eight concurrent sessions on different networks, including networks using different protocols or media. Transmission is supported on coaxial cable, fiberoptic cable, twisted-pair wire, high-speed telephone lines and global communications links. In addition, the architecture complies with Ethernet and Transmission Control Protocol/Internet Protocol and will comply with future definitions of Fiber Distributed Data Interface and Open Systems Interconnection. The Hyperchannel-DX is built around a 16-MHz 68020 processor, a 1- to 16-Mbyte shared central memory and a 400-Mbit/s backplane. The system accepts data from one system, manages buffer-memory allocation for host and media interfaces, selects the proper route for data movement and passes pointers between the various interfaces to direct traffic. Network Systems, 7600 Boone Ave N, Minneapolis, MN 55428. Circle 153
How To Protect Your Computer and Make It Last Longer.

Spikes, sags, surges, noise, brownouts and blackouts cause downtime, lost data, increased service costs and shortened computer life. Eliminate these power problems and save money with a Best uninterruptible power system (UPS). We're the largest manufacturer in the world. Call or send for our new free catalog.

Best Power Technology, Inc.
Necedah, Wisconsin 54646 U.S.A. (800) 356-5794, Ext. 3269
Wis. (608) 565-7200, Ext. 3269

PASS THE WORD!

Tell your ad manager about System Showcase. It's a low cost way to reach Computer Design Readers. Call Shirley Lessard toll free 1-800-225-0556.
A specification for a four-wire serial interface to incorporate boundary-scan cells for standard ICs and application-specific ICs is being finalized by the Joint Test Action Group (JTAG), an international ad hoc group of companies promoting standardization of design-for-testability techniques. The interface will enhance testability of printed circuit board assemblies and can virtually eliminate the need for bed-of-nails fixtures, especially critical when boards are designed using surface-mount components.

A key feature of the JTAG 2.0 standard is a four-pin implementation with a clock, a single-mode input and serial I/O lines. It also has a small state machine to decode the mode input and generate control and clock signals, and it includes serial path shifts for instructions or data. Multiple parallel data paths are available, including a bypass path and a boundary-scan path.

The JTAG, which was originated by Philips in 1985, has endorsed a proposed design-for-testability interface standard that uses the boundary-scan implementation. The interface specification has been adopted by the IEEE PLM 1149 Test Bus Standards Group as well.

**IC test architecture**

When first formed, the JTAG moved in the direction of a simple boundary-scan test architecture and scan interface for support of board-level test. But as other test structures, such as hybrid components, ASICs and surface-mount technology, were identified that needed support, the JTAG expanded the original boundary-scan architecture to support these additional test structures, according to Lee Whetsel, member of the Group Technical Staff at Texas Instruments (Plano, TX) and a key technical person involved in designing the new interface for the JTAG.

**Interface brings standardized DFT closer to reality**

The IC test architecture interface using boundary scan adopted by the JTAG is readily expandable to accommodate other IC test structures such as built-in-self-test and internal core scan design. Development of software support tools is simplified because there's a distinct separation between instruction and data scan operations. The architecture of the four-wire interface consists of an instruction register, a data register, a 2:1 serial data output multiplexer and the JTAG interface port.

The instruction register selects and controls the test structures residing in the data register, and the data register contains the control and observation logic required to test the IC's application logic. The JTAG port is responsible for the timing and control required to shift data through the data register or the instruction register. The interface defined by the JTAG requires four dedicated test pins: a serial data input, a serial data output, a test control input (mode) and a scan clock input.

The serial data input is a unidirectional input coupled to the serial data inputs of the instruction and data registers via the 2:1 multiplexer. The external serial data is fed into the serial data input and shifted into the selected data path, instruction register or data register during the low-to-high transition of the scan clock input. Similarly, the serial data output is a unidirectional output coupled to the serial data outputs of the data or instruction register via the 2:1 multiplexer. The serial data is shifted out of the selected data path, data register or instruction register on the low-to-high transition of the scan clock input.

Also a unidirectional input, the test control input is coupled to the control input of the JTAG port with the external serial test control input shifted into the test port controller on the low-to-high transition of the scan clock input. The scan clock input, defined as a free-running 50 percent duty cycle clock input, is a unidirectional clock and is coupled to the clock input of the JTAG port.

Satisfying the test interface requirements identified by the JTAG for boundary scan, the JTAG port design also meets the interface requirements of both the military and commercial sectors of the electronics industry. Requirements met by the JTAG port include synchronous operation, reset capability, support for boundary scan, the JTAG port interface port.

Since synchronous operation is more easily supported by automatic test generation toolsets, it's preferred over asynchronous operation. The synchronous operation requirement specifies that the operation of a standard test port should be synchronous to a free-running scan clock, with the control input and the transfer of serial data synchronous to the scan clock input. To satisfy the reset capability, the test port provides a means to continuously force a reset (strap) condition on the test
logic so it will go to and stay in a reset condition. This ensures that the test logic won't inadvertently become active and impede the operation of the application logic.

The test port supports both ring and star scan configurations. In a ring configuration, multiple ICs are interconnected serially on one continuous scan data path so that the primary scan interface shifts data through the scan path to access one or more of the ICs in the ring. In a star configuration, multiple ICs are interconnected so that one can be directly accessed by the primary scan interface. To satisfy the selection of data and instruction scan operations, the test port can efficiently direct scan data through the instruction or data register scan paths.

The dedicated four-pin baseline lets scan operations occur concurrently with normal operation of the IC and simplifies the bus interconnect. An advantage of the four-pin baseline is that the package size increases only to the next package size when a standard part is retrofitted with boundary scan.

**Port meets interface needs**

Requiring two dedicated inputs, a scan clock input and a test control input, the JTAG port is a state machine design that decodes a stream of serial bits (serialized commands) entering the JTAG port through the test control input. The decoding takes place during the low-to-high transition of the scan clock input.

Responding to the serialized test control command inputs by activating its internal control outputs, the JTAG port sends control signals to the instruction and data registers. These controls consist of an instruction register scan clock, a data register scan clock, and hold, shift, select and strap commands. The instruction register scan clock transitions with the scan clock when enabled, and the first low-to-high instruction register scan clock transition preloads the instruction register, while the second and subsequent low-to-high instruction register scan clock transitions cause the instruction register to shift. The data register scan clock also transitions with the scan clock when enabled and preloads the data register with the first low-to-high data register transition. Similar to the instruction register scan clock, the second and subsequent low-to-high data register scan clock transitions cause the data register to shift.

The hold command is an active low output from the JTAG port that forces the boundary and instruction register output latches to hold their present state during shift operations and also enables the serial data output tristate buffer when active low. The shift command is an active high output from the JTAG port that puts the boundary or instruction register into shift mode. The select command output from the JTAG port selects the output of the instruction register (if select is high) or the data register (if select is low) to be connected to the serial data output buffer. The strap command is an active low output from the JTAG port that forces the test logic into a reset mode that doesn't interfere with the operation of the application logic.

During operation, the JTAG port goes through various states and always returns to the strap (reset) state if the test control input is high, which satisfies the requirement of forcing a reset condition on the test logic through the interface port.

The JTAG port meets the needs of a serial test interface, and the architecture is flexible enough to support test structures ranging from simple boundary scan to the sophisticated maintenance and support structures required in military electronic systems. Support is growing for the JTAG port and architecture, and some companies already plan to install the port in new IC designs.
"WITH THE EXCEPTION OF OBSERVATION, I SEE NO MILITARY USE FOR IT."

AMERICAN GENERAL, 1908
Over the centuries, people have looked at the latest in technology with a bit of skepticism. The Transputer from INMOS is no exception.

When we first introduced the Transputer, designers were indeed intrigued. They were impressed with our T800—a 32-bit floating point microprocessor with an average speed of 10 MIPS and the ability to sustain 1.5 MFLOPS or 4.0 million single precision whetstones. "Incredible," designers said. "But it's more than we can use."

Not true. The fact is as a stand-alone processor, the T800 gives you benefits you can use every day. It runs programs even faster than Intel's combined 80386 and 80387 or Motorola's combined 68020 and 68881. Plus, it requires significantly less memory to hold compiled code.

And, by increasing the number of Transputers, you can increase system performance proportionally with no limit to the number of Transputers that can operate concurrently. Like linking seven T800's together to give you the processing power of a mighty Cray 1S supercomputer.

Or you could use ten IBM add-in cards from INMOS carrying ten T800's each, to enable your desktop PC to deliver 150 MFLOPS. That's like having the power of 150 11/780 VAX machines right at your fingertips.

So take another look at the Transputer. It's not just a dream for the future, it's a high-performance product for today. And it's a technology that is already taking off.

"IT'S GOT POSSIBILITIES, BUT IT'S JUST TOO POWERFUL FOR MY APPLICATION NEEDS."

DESIGN ENGINEER, 1988
## ADVERTISERS' INDEX

<table>
<thead>
<tr>
<th>ADVERTISER</th>
<th>PAGE NUMBER</th>
<th>CIRCLE NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced Micro Devices</td>
<td>14, 15</td>
<td>1</td>
</tr>
<tr>
<td>AMP</td>
<td>56, 57</td>
<td>25</td>
</tr>
<tr>
<td>Apollo Computer</td>
<td>85-87</td>
<td>39</td>
</tr>
<tr>
<td>Atlantic Research</td>
<td>C3</td>
<td>42</td>
</tr>
<tr>
<td>AT&amp;T</td>
<td>41-43</td>
<td>21</td>
</tr>
<tr>
<td>Best Power Technology</td>
<td>103</td>
<td>222</td>
</tr>
<tr>
<td>Burr-Brown</td>
<td>93</td>
<td>41</td>
</tr>
<tr>
<td>Ciprico</td>
<td>C2</td>
<td>1</td>
</tr>
<tr>
<td>Control Data</td>
<td>18, 19</td>
<td>12</td>
</tr>
<tr>
<td>Data Translation</td>
<td>2</td>
<td>18</td>
</tr>
<tr>
<td>DY-4 Systems</td>
<td>33-36</td>
<td>50</td>
</tr>
<tr>
<td>Excalom</td>
<td>C4</td>
<td>43</td>
</tr>
<tr>
<td>GE Solid State</td>
<td>54, 55</td>
<td>18</td>
</tr>
<tr>
<td>Hitachi Chemical</td>
<td>29</td>
<td>46</td>
</tr>
<tr>
<td>Intel</td>
<td>106, 107</td>
<td>34</td>
</tr>
<tr>
<td>Mentor Graphics</td>
<td>12, 13</td>
<td>233</td>
</tr>
<tr>
<td>MetalByte</td>
<td>103</td>
<td>233</td>
</tr>
<tr>
<td>Microcom</td>
<td>61</td>
<td>28</td>
</tr>
<tr>
<td>Motorola</td>
<td>46, 47</td>
<td>23</td>
</tr>
<tr>
<td>Motorola Semiconductor</td>
<td>4, 5</td>
<td>13</td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>20, 21</td>
<td>39</td>
</tr>
<tr>
<td>NCR</td>
<td>39</td>
<td>20</td>
</tr>
<tr>
<td>NMB</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>Norland</td>
<td>102</td>
<td>45</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADVERTISER</th>
<th>PAGE NUMBER</th>
<th>CIRCLE NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Northrop</td>
<td>101</td>
<td>24</td>
</tr>
<tr>
<td>Oays</td>
<td>51</td>
<td>1</td>
</tr>
<tr>
<td>PEARC</td>
<td>17</td>
<td>22</td>
</tr>
<tr>
<td>Philips Components</td>
<td>42, 43</td>
<td>19</td>
</tr>
<tr>
<td>Philips</td>
<td>6, 7</td>
<td>25</td>
</tr>
<tr>
<td>Sharp Electronics</td>
<td>31</td>
<td>29</td>
</tr>
<tr>
<td>Shindengen America</td>
<td>63</td>
<td>17</td>
</tr>
<tr>
<td>Sierra Semiconductor</td>
<td>26, 27</td>
<td>26, 27</td>
</tr>
<tr>
<td>Silicon Composers</td>
<td>103</td>
<td>12</td>
</tr>
<tr>
<td>Silicon Systems</td>
<td>8</td>
<td>38</td>
</tr>
<tr>
<td>Standard Logic</td>
<td>83</td>
<td>8</td>
</tr>
<tr>
<td>Systech</td>
<td>23, 25</td>
<td>16</td>
</tr>
<tr>
<td>Tektronix</td>
<td>58</td>
<td>40</td>
</tr>
<tr>
<td>Varta Batteries</td>
<td>89</td>
<td>221</td>
</tr>
<tr>
<td>Wave Mate</td>
<td>103</td>
<td>224</td>
</tr>
<tr>
<td>Yamaha Systems Technology</td>
<td>103</td>
<td></td>
</tr>
</tbody>
</table>

*Domestic Issues Only  
**International Issues Only

*The Advertisers' Index is published as a service. The publisher does not assume liability for errors or omissions.

---

## SALES OFFICES

**EXECUTIVE OFFICE:** P.O. Box 417, 119 Russell St, Littleton, MA 01460-0417  
(617) 486-9501  
Telex: 883436  
ELN: 62649490

**MARKETING SERVICES MANAGER:** Mary M. Gregory

**SALES PROMOTION COORDINATOR:** Judy Leger

**ADVERTISING COORDINATOR:** Shari Hasche

**POSTCARDS/SYSTEM SHOWCASE/RECRUITMENT:** Shirley Lessard, Barbara Kovalchek

**LIST RENTAL:** Bob Dromgoole

---

### NEW ENGLAND/UPSTATE NEW YORK/E. CANADA

Kevin Callahan  
KMC Inc.  
P.O. Box 605  
North Scituate, MA 02060  
(617) 545-6603

### NEW YORK/NEW JERSEY/JOHIO/SOUTHEAST

Neil Versen  
Park 80 West, Plaza Two  
Saddle Brook, NJ 07662  
(201) 845-0800

### MIDWEST

Robert D. Wentz  
75 East Wacker Drive  
Chicago, IL 60601  
(312) 236-2537

### SOUTHWEST

Eric Jeter  
1200 S. Post Oak Blvd.  
Houston, TX 77056  
(713) 621-9720

### SOUTHERN CALIFORNIA/COLORADO

Tom Boris, Greg Cruse  
2082 SE Bristol, Suite 216  
Santa Ana, CA 92707  
Tel: (714) 756-0681  
Fax: (714) 756-0621

### NORTHERN CALIFORNIA

Tom Boris, John Sly  
Bill Cooper  
1000 Elwell Court, Suite 234  
Palo Alto, CA 94303  
(415) 965-4334

### NORTHWEST

Tom Boris, John Sly  
2082 SE Bristol, Suite 216  
Santa Ana, CA 92707  
Tel: (714) 756-0681  
Fax: (714) 756-0621

### U.K. AND SCANDINAVIA

David Betham-Rogers  
David T. Round  
PennWell House  
39 George St, Richmond Upon Thames  
Surrey TW9 1HY England  
Tel: 01 948 7866  
Telex: 919775 PENWELL

### FRANCE, BELGIUM, S. SWITZERLAND, SPAIN AND THE NETHERLANDS

Daniel R. Bernard  
247, Rue Saint Jacques  
75005 Paris France  
Tel: (1) 43 54 55 35  
Telex: 214235F MISIVZ  
Attn: Missitex: PENNHELL

### W. GERMANY, AUSTRIA, N. SWITZERLAND, AND EASTERN EUROPE

Johann Bylek  
Verlagshund Johann Bylek  
Stockackerring 63  
D-8011 Kirchheim/Muenchen  
Federal Republic of Germany  
Tel: 089 903 88 06  
Telex: 529335 vbb d

### ITALY

Luigi Rancati  
Rancati Advertising  
Milano San Felice Torre 5  
20090 Segrate ITALY  
Telephone: 2 753-1445  
Telex: 328601 RANCAD I

### JAPAN

Sumio Oka  
International Media Representatives, Ltd  
2-29 Toronomon-Chome  
Minato-ku, Tokyo 105 Japan  
Tel: 1-502-3806  
Telex: J22633 MEDIAREP

### SOUTHEAST ASIA

Seavex, Ltd  
Anne Goh-Taylor  
400 Orchard Rd, #10-01  
Singapore 0923  
Republic of Singapore  
Tel: 734-9790  
Telex: 35539 SEAVEX RS

Jay G. Seo  
Doobee International, Ltd  
Centre Building (Byulwgan)  
1-11 Jeong-dong, Choong-ku  
CPO Box 4557  
Seoul, Korea  
Tel: 776-2096/8  
Telex: 27117 DOOBEES
...Using the INTERVIEW® 7500, the most advanced system for protocol development, debug, certification, and test.

Protocol features include LAPD (Q.921), SS#7, Q.931, X.25 layers 2 & 3, SDLC, SNA, plus a suite of application starter test programs for on-line use and training. Comprehensive application packages address SNA, X.25 and other protocols. An internal T-1 and ISDN Primary Rate option provides aggregate testing at 1.544 Mbps, as well as drop and insert testing of any individual channel of the 23B+D, ESF, and D4 formats.

Programmability is unparalleled. Three separate but fully integrated techniques are available to develop a test. 1. global layer-independent triggers are fast and easy-to-use. 2. the layer-explicit Protocol Spreadsheet improves flexibility, provides softkey assistance and allows the development of state machines for individual layers. 3. the powerful "C" language allows for the development of an entire test or provides a way to quickly enhance an existing spreadsheet design.

With ordinary test equipment, when menu-oriented tests top-out, you would have to start over from scratch to rebuild the entire test. With the INTERVIEW 7500 simply insert a few "C" statements to supplement any existing test.

Layered protocol support includes the ability to generate independent tests for specific layers. OSI inter-layer primitives are built-in.

Computing power is provided by a 68010 plus 3 each 80286 comm processors, 5 MB of system RAM, 20 MB hard drive and two 1.4 MB floppy drives.

Let the INTERVIEW 7500 bullet proof your design, call us for a demonstration today.

Call 800-368-3261
(in Virginia call 703-644-9190)

Atlantic Research Corporation
Teleproducts Division
7401 Boston Boulevard,
Springfield, Virginia 22153
Telephone: (703) 644-9190
Telex: 197733 ARC TP

Atlantic Research Corporation
a subsidiary of Sequa Corporation
ARC...We Make Networks Work.
CIRCLE NO. 42
For everyone with a LAN:
A strategy for peak productivity.

The LANalyzer family from Excelan. High performance monitoring, analysis, and troubleshooting. Heterogeneous networks. And productivity down to the last packet.

Nothing helps your network perform the way LANalyzer systems can. Because they let you match the right analyzer to your particular Ethernet LAN — small or large, growing fast or growing faster.

Each of our three PC-based LANalyzer systems offers high performance features like integrated TCP/IP and DECnet protocol analysis, traffic simulation, user-designed data displays, enhanced trace analysis, and full print options accessible via easy-to-use, mouse-compatible software. With an optional card, LANalyzer systems handle StarLAN, too.

But each system also offers its own unique benefits.

For smaller networks, the LANalyzer EX 5100 provides the power of our original industry-leading LANalyzer analysis tool. It installs easily in your PC or compatible. And as your network complexity grows, the EX 5100 can be easily upgraded to give you the extended features of the EX 5300.

The EX 5300 is the system for everyone who needs unmatched power from the start. It’s the only analyzer that can capture every network packet in any mix at 10 Mbit/second. The EX 5300’s hardware simply plugs into your PC or compatible. And its software includes an unsurpassed applications library, a communications package for remote control, programs that let the system operate as a TCP/IP workstation with FTP (file transfer protocol) and more.

Finally, for those who need the EX 5500’s power in a portable, ready-to-use package, there’s the EX 5500. All the features of the EX 5300 are installed and tested in a portable computer. Ready to work anywhere your work demands.

The entire LANalyzer family is backed by complete service and support. And experience. Excelan has more Ethernet analyzers and monitors at work in the world than anyone. But, amazingly, LANalyzer systems start under $5000 — much less than you'll pay for lesser systems. Call for more information. You’ll find out how the LANalyzer family can be part of your LAN strategy.

And the key to peak productivity.

Excelan and LANalyzer are trademarks of Excelan, Inc. DECnet is a trademark of Digital Equipment Corporation. Copyright © Excelan, Inc., 1987. All rights reserved.

CIRCLE NO. 43