Announcing INT-STD-500.
Once again, we have raised the International Standard of Quality to new heights.
Once again, we are guaranteeing AQLs on every part across the board. No ifs. No ands. No buts.
Once again, we have set a standard so high that only one company will top it.
Ourselves.

The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

Advanced Micro Devices
901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088
(408) 749-5000, outside California, call toll-free (800) 538-8450 Ext. 5000.

It was the highest written guarantee on AQLs in the world. It applied to every single part we made. No ifs. No ands. No buts.

And nobody has come close to equaling it. Nobody.

Until now.
Announcing

STC interface for the Kennedy Model 9400

—Tri-density tape transport

If you're looking for GCR tape transports with STC interface, Kennedy has it—Model 9400. This established reliable tape drive provides 800 BPI NRZI and 1600 BPI PE at 75 ips and 6250 GCR at 45 ips.

Not an adaptor, the STC interface is an integral part of Model 9400.

Finally, Model 9400 is a proven, mature product from Kennedy, the leader in peripheral tape products for over 20 years. And we deliver—in product, price and quality.

KENNEDY
An Allegheny International Company
1600 Shamrock Ave., Monrovia, CA 91016
(818) 357-8831 • RCA TELEX 247019 KNDY-UR

KENNEDY • QUALITY • COUNT ON IT

CIRCLE 3
This month's cover was designed by Jay Gordon. It was executed by Mary Codd at Codd Barrett Associates using computer-generated two-dimensional and three-dimensional solid models.

SPECIAL REPORT ON
HIGH RELIABILITY SYSTEMS

101 What makes a system highly reliable is a function of the application and the user's perspective. For manufacturers, high reliability means longer mean time between failures and fewer repairs in the field. When life depends on a system, such as an aircraft or artificial respirator, it means the system must never fail. Every stage of the design process must come under tough scrutiny where high reliability is a concern.

103 Fewer connections translate into fewer failures
A major source of system failures—interconnects—can be alleviated by using more VLSI components and more careful consideration of connection and cabling schemes.

121 Redundant modules may be best for control systems
Despite the apparently higher price, triple redundancy can be the optimal trade-off of cost versus reliability in digital control applications.

129 Shadowing boosts system reliability
Using advanced data protection capabilities offered by shadowing techniques, designers can bypass conventional memory backup procedures.

139 CMOS VLSI increases life expectancy of complex systems
Low power consumption is usually touted as the major advantage of CMOS over bipolar. But CMOS provides the bonus of lower failure rates.

143 Monitored burn-in improves VLSI IC reliability
Device testing during burn-in provides information that can improve design and fabrication processes and pave the way for increased device yields and reliability.

SYSTEM TECHNOLOGY

33 Software:
Graphics standards gain ground slowly

41 Packaging & power:
Power supply vendors cut size and cost

59 Integrated circuits:
Concurrent computers make scientific computing affordable

65 Software:
Languages promote parallel processing

75 Interface:
Eurocard bus takes a test drive in the United States

76 Memory systems:
Emerging QIC standards aim to enhance tape flexibility

89 Symposium sessions, seminars, and evening panel discussions will come together at SID '85 to cover the full range of information display technology. Speakers will emphasize both the industry of the future and the products and techniques available today.
SYSTEM DESIGN

149 Data communications: Network management simplified through combined functions
Integrating intelligent monitoring and control facilities into network nodes permits customized control, reporting, and management facility expansion as the network grows.

157 Integrated circuits: Registered PROMs help identify system faults
Diagnostics, previously unavailable in a single chip, were done using SSI/MSI chips, or were ignored. Now, PROMs with registered output provide speed and on-chip diagnostics in pipeline, testable, microprogrammed systems.

169 Computers: Supercomputer breaks price barrier for vector processing
By using off-the-shelf logic and semicustom gate arrays for vector processing, a supercomputer delivers high performance with a bargain price tag.

179 Memory systems: Standalone unit satisfies storage and backup needs
Designers need more intelligent and flexible memory systems. Such units could take advantage of technological improvements in disk drives and have only a minor impact on existing hardware and software.

SYSTEM COMPONENTS

187 Computers:
Multibus II products support next-generation 32-bit multiprocessing

188 Test & development:
Software CAD system provides realtime assembler

188 Test & development:
Instrument family runs under PC control

189 Software:
Development system enables speedy migration to C

190 Data communications:
Compact communication processor built around a 32-bit chip

190 Interface:
Communication boards adhere to OpenNET strategy

191 Test & development:
State-of-the-art pattern generators enhance logic analysis system

DEPARTMENTS

7 Up front
13 Editorial
25 Letters
208 Literature
209 Market forecasts
210 Calendar
212 Designer's bookcase
213 System showcase
214 Advertisers' index
216 Recruitment
219 Reader inquiry card
219 Change of address card
Tell us why...

This is no psychological test. Rather, it's a sample of just a few Pin Grid Array Socket pin out combinations from Augat.

You see, with over 200 semiconductor pin out variations, Augat makes over 100 thousand socket combinations. More than any other manufacturer. And some people think we're crazy to offer so many. But what you see in every one are the quality and innovation that set us apart.

Only Augat PGA's have 4 self-clinching pins that lock the socket tightly to the board—before soldering—for automatic or manual insertion. Plus all Augat PGA pins feature unique machined inner contacts with four-finger configuration, crafted to demanding tolerances.

For solderless applications, take a look at our Holtite® zero-profile PGA's on mylar. It gives you the same profile as a soldered IC.

You can package from both sides of the board, too.

To make PGA's insertion and extraction a snap, there's our EZ-1/O™ tool. Unlike traditional tools, the EZ-1/O uses the socket shoulders or board surfaces as a stable lifting platform. There's no slippage or misalignment.
The Augat PGA prototyping kit (PPK1-1G1) lets you design the PGA's you need instantly. Included is a back-up board, universal socket forms, socket pins, spring loaded seating tool and seating tip.

Of course, Augat can turn samples around in just five days. And our capacity to deliver millions of sockets is faster than you think.

Send in the coupon for our newly revised PGA catalog. Because if you haven't seen our selection of Pin Grid Array Sockets yet, you haven't seen anything.

A prototyping kit for designers who love to tinker. And who doesn't?

I'd like to see a copy of your catalog of Pin Grid Array Sockets. Yes, the one with 6 variations of over 250 pin out combinations and an offer for free socket samples.

Name ________________________________
Title ________________________________
Company ________________________________
Street Address ________________________________
City __________ State ______ Zip __________
Tel. __________

I'm looking for Pin Grid Array Sockets to fit (semiconductor device & mfg.) __________

Mail to: AUGAT, INC., Interconnection Components Division, 33 Perry Avenue, Attleboro, MA 02703. (617) 222-2202.
TWX: 710.391.0644.

CIRCLE 4
California Serfboard Sale!

Get eight channels of intelligent slave serial I/O with this new wave Multibus controller

The versatile California Serfboard, MCS-1062, is the first serial I/O controller with eight intelligent slave channels. Plus all the features highlighted below.

Product Highlights:
- Eight individual channels, programmable for ASYNC, SYNC, or BITSYNC.
- Programmable timers for ASYNC data rates to 76.8K Baud.
- Wide range of modular interface adapters available, each field interchangeable. RS-232, RS-422/RS-423 Optical Current Loop, MIL 188-114.
- On-board Intel 8088 CPU, 96K bytes EPROM (using 27128's), 128K bytes RAM.
- Simple "handshake" architecture for user software interface.
- Dual Port RAM. Supports 8 or 16 bit memory accesses, 24 bit Multibus addressing.
- Standard Multibus architecture. One unit load, single card slot, vectored or nonvectored Bus Interrupts.
- Terminal I/O firmware available.

And, right now, the MCS-1062 is available at an unbelievably low trial price. Only $975. That's more than a 20% discount. If you've wanted to evaluate the MCS-1062 here's your chance to do so inexpensively.

For complete specifications and ordering information, call or write: METACOMP, Inc., 9466 Black Mountain Road, San Diego, California 92126, (619) 578-9840, TWX 910-335-1736

METACOMP SDG. Ride the new wave of high technology. Get your California Serfboards while they last!

MCS-1062 is a trademark of METACOMP, Inc.
Multibus is a trademark of Intel Corp.
© Copyright 1984 METACOMP, Inc., all rights reserved.

THE MULTIBUS BREAKTHROUGH PEOPLE

CIRCLE 5
UP FRONT

DEC defends exclusive rights to MSCP
Digital Equipment Corp (Maynard, Mass) is defending its patented mass storage control protocol for the Q-bus and the Unibus. DEC has sent letters warning companies manufacturing products to the MSCP specification that marketing MSCP products may constitute patent infringement. The letter also says DEC did not intend to license MSCP to anyone. “We really don’t think DEC is going to do anything,” said Paul Getty, senior product manager for Cyclone, a Q-bus and MSCP-compatible Winchester/tape system for the MicroVAX made by Qualogy (San Jose, Calif). “DEC was just exercising ‘due diligence’ under the law as they were obligated, to protect their patents.” Getty admitted that Qualogy had received such a letter, but said the letter advised the company of DEC’s patents and did not really constitute a “cease and desist” order. Other companies manufacturing MSCP controllers include Emulex (Costa Mesa, Calif), Spectra Logic (Sunnyvale, Calif) Sigma Information Systems (Anaheim, Calif), and Distributed Logic Corp (Garden Grove, Calif).—T.R.W.

AT&T unveils 7300 desktop computer, add-on developers ready
Finally letting its lions loose against IBM’s AT, AT&T formally announced its 7300 “Safari” computer. Meanwhile, add-ons were already available to increase the machine’s basic capabilities. Bell Technologies (Fremont, Calif), for example, had already announced its B40 40-Mbyte hard disk and its Bell Screen Editor for the AT&T machine. “We think AT&T has underestimated the emphasis corporate buyers place on ease of use,” says Bell Technologies president Kathleen Farley. “When we heard AT&T thought business users would be happy with the Unix editors ed and vi, we doubled our sales forecasts.” Likewise, Farley anticipates a significant market for its 40-Mbyte disk to replace the 7300’s 10- and 20-Mbyte drives. “A 20-Mbyte maximum capacity is just not enough in a competitive Unix environment that includes IBM,” Farley commented.—W.E.S.

Tektronix spins off gallium arsenide facility
TriQuint (Beaverton, Ore), the semiconductor house Tektronix spun off late in February, is bragging about its eight-week turnaround time for gallium arsenide semicustom parts. The company’s first standard part is an MSI cell array. But company president Alan Patz says a full line of analog and digital chips will surface in the fall.—B.F.

Speech recognizer uses 3000 tokens to understand 1000 words
Look for the next step towards the talking typewriter at Speech Tech ’85 in New York, April 21-23. Kurzweil Applied Intelligence (Waltham, Mass) will preview its 3000-token system that recognizes more than 1000 spoken words or phrases. The KV 3000 uses speech normalization, a form of high level pattern recognition that handles words or phrases up to a few seconds in length. The recognition occurs in virtually real time—generally (continued on page 8)
within 100 ms. Custom digital filters provide 99-percent recognition accuracy, according to company president Ray Kurzweil. The KV 3000 is available in Multibus, IBM PC bus, RS-232-C link, and single-board configurations. The company is also working on its VoiceWriter, a 10,000- to 15,000-word voice-activated word processor, which should be available in sample quantities during the second half of this year.—N.M.

Processor executes Forth in microcode

A processor to execute the Forth language directly has been developed by Novix Corporation (Cupertino, Calif). The chip, designed in part by Forth inventor Charles Moore, executes the Forth language in microcode, allowing it to perform many of Forth’s instructions in a single machine cycle. The slowest instruction, a 16- x 16-bit multiply, takes 16 cycles, according to Novix general manager John Golden. The processor sets up two RAM-resident stacks and a main memory. Novix hopes to have development system boards that link serially to the IBM PC available for shipping by the end of May. Developers will write their software on the PC, then download it to the board for testing. The board will include 128 bytes of main memory and 8 Kbytes of programmable ROM. The Forth processor, now being manufactured for Novix by Mostek (Dallas, Tex), comes in a 124-pin package and runs at 7.5 to 8 MHz. Forth, Inc (Hermosa Beach, Calif) is providing software support for the chip.—T.R.W.

CAE, CAD manufacturers set to collide

Computer aided engineering tools, such as schematic capture and simulation, have developed independently from computer aided design tools for IC and printed circuit board layout. Now, CAD and CAE tool companies are invading each other’s markets. For example, traditional CAD vendors that include Cadnetix, Applicon, Telesis, and Computervision are showing their first-generation CAE products. Meanwhile, CAE vendors are demonstrating IC layout tools, including MegaGatemaster from Daisy (Mountain View, Calif), a package for gate array layout, and the Concorde silicon compiler from Valid Logic (San Jose, Calif). Leading CAE vendors are expected to introduce printed circuit board layout tools this year. They could grab 50 percent of the printed circuit board CAE/CAD market by 1987, according to the Technology Research Group (Boston, Mass). “It’s going to be a slugfest,” predicts Mentor Graphics (Beaverton, Ore) vice president Gerald Langeler.—R.G.

Semicustom library added to workstation design tools

Signetics (Sunnyvale, Calif) will supply library software for semicustom chip design using Daisy CAE workstations by the end of the third quarter. Customers will be able to enter schematics, simulate designs, and generate netlists that will interface with Signetics internal CAD tools. Signetics’ libraries of semicustom parts will include the ISL Flexx array, ECL macrocell arrays, CMOS Flexx array, and CMOS standard cells. Texas Instruments, Motorola, Mostek, Intel, and National Semiconductor already provide design tools to run on Daisy workstations.—N.M.

(continued on page 10)
Three Good Reasons Why Your Next MULTIBUS® Should Be Multi 286 . . .

It's Three Boards In One!

Multi 286 is everything you want in a MULTIBUS Computer. Multi 286 has . . .

• CPU
• MEMORY
• FLOPPY CONTROLLER

PLUS, much more – all on a single card! Multi 286 is truly the MULTIBUS Computer of tomorrow. But, if those three reasons weren’t enough to convince you of that fact, here are three more. Multi 286 . . .

• Is ½ the Cost
• Offers the Software Interface of Your Choice
• Has Three Times the Processing Speed**

Whether you are a design engineer, O.E.M. or Systems Development Organization, Multi 286 is the solution you’ve been looking for. Designed around the powerful 80286 CPU, the Multi 286 has either 256K or 1MB built-in memory. Additional features such as numeric processor extension, four separate built-in controllers, programmable multiple protocol, and the ability to address 16 MB of physical and 1 gigabit of virtual memory make this truly the MULTIBUS Board of tomorrow. Check these predominant features listed below:

• Intel 80286 CPU
• 256/1MB configurable dual ported RAM with byte parity
• 16K to 128K of ROM space – with built-in diagnostics and loader
  • Four channel DMA controller with 16MB physical addressing range (82258)
  • 5¼” and 8” floppy controller
  • Four programmable serial I/O interface
• Numeric processor extension 80287
• Centronics – compatible parallel interface
• LBX & SBX Interface
• RMX & Xenix and Concurrent DOS will be available soon
• 16 levels of vectored interrupt control
• Counter timer
• Down load from your IBM PC, AT or Intel Series III
• Four programmable multiple protocol
• MULTIBUS II® upgrade

Don’t delay – for the MULTIBUS system of tomorrow, call or write today for more information.

FUTURE DATA SYSTEMS, INC.
5432-B Production Drive
Huntington Beach, CA 92649
(714) 898-3000
Telex 183210 Advanced HTBH

Future Solutions Today!

CIRCLE 6

**3 Times Processing Speed of 8086
Single-board computer ties DEC chip to VMEbus systems

An upcoming VMEbus CPU card features Digital Equipment Corp PDP-11 software compatibility. The board should extend the VMEbus's inroads into OEM markets. The card, dubbed the VME-1120D by its maker (The Logical Design Group of Raleigh, NC), is a 16-bit single board computer based on DEC's J-11 microprocessor. The J-11 sports 32-bit internal data paths and a 15-MHz clock. System designers can configure the double-Eurocard VME-1120D as a VMEbus controller, and it can be used in multiprocessor systems. The Logical Design Group claims full software compatibility with the whole range of PDP-11 computers from the 11/03 to the 11/70, and says it hopes to tap the existing DEC software base.—J.V.

Signetics will use Zymos ZyP design system

Adding itself to the growing list of semiconductor manufacturers using Zymos's (Sunnyvale, Calif) ZyP design system, Signetics announced it will design semicustom peripheral circuits under a second-source agreement with Zymos. The circuits will serve for data communications protocol controllers, bus interfaces, CRT controllers, and similar applications. Intel and General Instruments are among the semiconductor manufacturers already using the ZyP system.—N.M.

Standard cell libraries multiply

More semiconductor manufacturers are offering standard cell libraries. Among them are Mostek (Carrolton, Tex) and Motorola (Austin, Tex). Mostek’s SA series library includes user-configurable RAMs, ROMs, and programmable logic arrays. Customers design their parts by linking to the company's Highland 2 design system. Expected lead time from design release to prototype shipment is 12 to 14 weeks. Motorola should announce its standard cell entries next month. Both Mostek and Motorola will offer “super cells,” such as core processors and large memory blocks, as standard cells sometime in 1986.—N.M.

C compiler allows hybrid memory models on 8086

Whitesmith's Ltd. (Concord, Mass) has just announced a new version of its C compiler. The compiler allows programmers to choose among the available 8086/8088 memory addressing schemes directly from the C source code, a feature the company claims is unique. The package includes a source-level interactive debugger that allows the programmer to set breakpoints and examine variables.—W.E.S.
Could your design projects use help from a higher source? newest generation of intelligent microprocessor equipment from ZAX Corporation.

ZAX introduces the first true 32-bit universal microprocessor system featuring ZAX ICD-series in-circuit emulators and DIGITAL'S MicroVAX I™ super-microcomputer. The ZAX/VAX connection delivers the highest level of power and flexibility by offering professional development systems and software integration products which support both multi-processor and multi-user capabilities, while maintaining full compatibility with larger VAX/VMS computer systems.

To find out more about how to THRUST your design projects to new heights, call the leader in microprocessor development systems —

ZAX Corporation • 800/421-0982 • 714/474-1170

Zax Corporation
2572 White Road, Irvine, California 92714
714/474-1170 • 800/421-0982 • FAX 714/853-829

CIRCLE 7
Legends have a way of being based on fact. Gould Firebreathers are legendary in the land of Real-time and our leadership and superiority are no myth.

Gould ignited the Real-time fire two decades ago. Since then, scientific and industrial computer users have been hot on Gould. In the simulation, energy, oil and gas, laboratory and computational markets, Gould Firebreathers are the choice of virtually all the leading companies that implement Real-time systems.

Gould had the first Real-time minicomputer in 1965. We again brought sophisticated Real-time users out of the Dark Ages with the first 32-bit Real-time mini in 1969 and the first supermini in 1975. And we're still the leader in superminicomputer performance. When it works and it's proven, history does repeat itself.

Be a part of history in the making. Bring Gould into your Real-time realm. Firebreathing power from the beginning, for today...and tomorrow.

Gould Inc., Computer Systems Division, 6901 West Sunrise Boulevard, Fort Lauderdale, FL 33313 1-800-327-9716.
A long-held axiom holds that when business is brisk almost anyone can make money, but when business is slow only the best-managed and most enterprising companies succeed. The axiom has held true throughout the short history of the computer industry. During each recession, the best computer and component companies increased their market share, while dynamic startups grew to replace the dying dinosaurs. Even though the current slowdown is mild or nonexistent by traditional economic measures, it is taking an unusually heavy toll from our industry. Perhaps the computer business has accelerated to the point where survival is the best we can expect during lean years. For company managers, the struggles resemble those nightmarish video games that allow you to play again if you win—while the degree of difficulty increases exponentially in each succeeding game.

The more perceptive managers have no illusions about problems they face. For example, warning his stockholders to expect reduced profits for the current fiscal year, Ray Stata, chairman and president of Analog Devices, recently stated: "A well-managed company in a volatile market must exhibit wide swings in financial performance." He explained that trying to produce consistent profits through downturns in the semiconductor industry is a bad long-term strategy. It prevents essential investments in research and development, increases in production capacity, and staff development. Obviously, Stata's concept of a "well-managed" company differs from some traditional views—possibly because he was trained as an engineer and, therefore, knows that investments in new technology are the key to survival. He is prepared to pay the price of extreme earnings volatility in return for a high rate of average long-term growth. The investors' ideal scenario of smooth and rapid growth no longer seems sustainable in the components segment of the computer industry.

Although Stata identifies market volatility as the root cause of earnings instability, he does not explain why the swings tend to grow progressively more violent. Perhaps he did not want to alarm his stockholders with economic horror stories. We are sure he knows, however, that fundamental changes in the industry have greatly increased the risks and costs that must be incurred to reap the rewards. Perhaps only high rollers should get involved; widows and orphans should seek a more secure haven.

The reasons for increased market volatility have been widely analyzed. Faced with intense price competition, rapid product obsolescence, and the "fad factor" in consumer markets, equipment builders inflated their orders for components. Most of them overestimated their needs—and they all wanted to ensure availability and hold down costs. This set up a boom-or-bust scenario in which massive orders were cancelled or companies went out of business and were unable to pay their suppliers. What is less widely understood, however, is why market fluctuations now cause such extreme swings in profitability. A major reason is that, over the years, computer and electronics companies have become more highly leveraged. Their fixed costs have grown so huge that a small change in sales produces a large change in earnings. Some industries, such as airlines and steel producers, have always been highly leveraged. Consequently, they have exhibited cyclical patterns in their profits. For computer companies, however, the phenomenon is quite recent.

What happened was that, with increasing product complexity, design automation was needed to lower development costs, minimize design errors, and speed up new product introductions. In some areas of activity, such as documentation and software development, much larger staffs had to be recruited to handle tasks that could not be heavily automated. Simultaneously, production automation was required to lower costs and maintain quality control of the increasingly complex products. The high costs and rapid obsolescence of the capital equipment, in turn, combined to boost the fixed-cost burden.

Because of fundamental changes in the computer industry, therefore, both corporate and engineering managers now face probably the toughest challenges of their careers. For engineering managers, increasingly complex technical decisions must be made in an increasingly risky economic environment. Once again, only the best-managed companies will succeed. And, more of the surviving managers should turn out to be engineers—like Ray Stata. But, this time, those engineers who fully understand the changing dynamics of the industry should have the edge.

Michael S. Elphick
Editor in Chief
The HP 64000...Now with high-speed link to HP 9000

Accelerate your software projects your engineering computer.

Choose your microprocessor, then choose your programming environment—with the HP 64000 Logic Development System you now get the best of both worlds—your host computer interactively linked to the powerful emulation and high-level analysis of the HP 64000. A new high-speed link now connects the HP 64000 to HP 9000 and DEC* VAX* computers. This creates a new host computer-based software design environment that can accelerate project schedules.

Today's realities include highly complex software and a competitive environment that quickly eliminates late products. To compete effectively, your software design process must be under control. For smaller projects, the advantage of the HP 64000's tightly-coupled approach to software design and analysis is well established. Larger teams, however, can benefit from a central computer with lower-cost peripheral workstations and terminals.

High-speed link and remote control.

Our newly-introduced high-speed data link and remote control capabilities tightly couple the system integration environment to your central engineering computer. And the cost per user is lower than you might think. With the new remote control feature, design engineers can access and control the HP 64000 from a low-cost terminal conveniently located on their desk. Using the same directed syntax softkeys as the HP 64000, measurements are specified and results are displayed on the terminal. This means improved programmer productivity and shortened product development time.
And the powerful HP-UX** operating system.

Keep projects on schedule and costs under control. Design software using HP-UX, the operating system that was made for software engineers. HP-UX operating system gives you full access to the powerful UNIX** program management tools and program development environment. Plus, additional tools are easily created or customized for new or special applications. HP 64000 compatible cross compilers and assemblers now run on the HP-UX operating system (see chart). Software engineers are free to apply their most creative efforts towards software design on the HP 9000, then perform analysis, optimization and system integration tasks on the HP 64000. Similar design tools are also available on the DEC VAX computer with the VMS* operating system.

Success: the bottom line.

It all boils down to this simple fact: you understand the processes and the problems of developing complex microprocessor-based products. We know what it takes to make those efforts successful. And in the HP 64000 we've put that knowledge to work for you.

Call today 1-800-447-3282 (in Colorado call collect 1-590-3340) for your free copy of our new brochure explaining how the HP 64000 can increase your software development productivity. We'll put it in the next day's mail. For more information, contact your local HP sales office listed in the telephone directory white pages. Ask for the electronic instruments department.

*DEC, VAX, and VMS are trademarks of Digital Equipment Corporation.
**Hewlett-Packard's enhancement of the UNIX operating system, UNIX is a trademark of AT&T Bell Laboratories.
DYNAMIC MEMORY TIMER

- Triggered by a Single MREQ Pulse
- Rising-edge Triggered
- TTL Interfaced
- 14 Pins DIP
- Generates All Timing Pulses for DRAM Memory Board
- Precise and Stable Timing

high reliability
active delay lines

5 OR 10 TAP ACTIVE BUFFERED INPUTS AND OUTPUTS

- LOW PROFILE HERMETIC METAL 14 PIN DIP
- HIGH RELIABILITY THICK FILM HYBRID CONSTRUCTION
- IDEAL FOR HOSTILE ENVIRONMENTS/MILITARY GRADE COMPONENTS AVAILABLE
- U.S. MANUFACTURED ON AUTOMATED ASSEMBLY AND TEST EQUIPMENT FOR REPEATABILITY
- HIGH MTBF
- COMPLETE STANDARD PRODUCT LINE AND CUSTOM DESIGNS AVAILABLE

HYTEK MICROSISTEMS
980 UNIVERSITY AVENUE
LOS GATOS, CA 95030
The best way to test circuit boards is by comparison.

The Fluke 3050B gives you the power of Reference Board Testing.

With the Fluke 3050B Analog/Digital Functional Test System, you can test entire microprocessor-based boards, detecting even the most difficult-to-diagnose functional faults. The result is confidence levels of at least 98%. You get higher system yields, reducing your defective inventory as much as 70% and speeding deliveries.

Our Reference Board test method compares the unit under test to a known good board, ending the need for extensive fixtureing and programming. So you can test more types of boards at a lower cost than any other method.

Each Reference Board becomes an instant test library, as real-time responses allow the 3050B's powerful diagnostic algorithms to exercise the board at rated microprocessor speeds.

Automatic diagnostic software tests bus-structured boards, determining what device is driving the bus at the time of failure. With advanced loop diagnostics and the ability to break feedback loops, the 3050B identifies even the most difficult-to-find faults.

Extend the system by including an off-line programming station, analog test station, touch-sensitive display and a high-speed printer for statistics.

The 3050B starts around $100,000, complete with the software, applications support and service you would expect with more expensive systems.

So for the best and most cost-effective ATE solutions look to Fluke. Make your comparison. Then contact your local Fluke Representative, or call toll-free 1-800-426-0361.
"What's on your mind, Jerry?"

"What's the problem?"

"And, as usual, they need it yesterday."

"Can we do it?"

"What's the risk?"

"I'm worried. Marketing wants us to develop a UNIX based system that's way ahead of everyone else."

"They want more than just another microcomputer. They want a supermini at a micro price."

"Which means we have to develop the hardware and software at the same time. And it's got to have virtual memory and full floating point operations."

"Only if we use the Series 32000 microprocessor family."

"The only risk is if we don't use it."

Right this minute, more than 300 of your competitors are using the Series 32000 to beat you to market.

Of all the 32-bit microprocessors available today, only one delivers the total solution that gives your new products the competitive edge. Ours.

That's why almost half the Fortune 500 companies planning 32-bit products are already using the Series 32000™ family. To say nothing of the hundreds of smaller companies also using Series 32000 in pursuit of new markets, like your market.

Because our complete Series 32000 microprocessor family is ready today, it reduces the cost and speeds the pace of system development. And because it performs like a supermini and runs true UNIX™ software, Series 32000 will put your new products far ahead of the competition. The only worry you'll face is if you don't use it.

For all the facts, write to: Series 32000, MS 23-200 National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

---

The SuperMini on a Chip

National Semiconductor
We're doing it.
We’ve long been recognized for our tasty technology. But not many know us for our tempting selection.

Fact is, no one offers a more complete line of integrated circuits than Fujitsu: memories, microprocessors, microcontrollers, floppy disk controllers, LAN chip sets, codecs, flash converters, application specific ICs and more.

And while others make promises, we deliver. Now. In production quantities.

**DRAMs.** In MOS memories, we were the first to consistently ship production quantities of 16K, 64K and 256K DRAMs. With features that make your mouth water. Like our MB81256/MB81257 256K with both the smallest die size in the industry and the fastest address access time: 100 ns.

**High-speed bipolar memories.** We serve up PROMs in sizes from 256 to 64K bits. All made according to our unique DEAP™recipe for high reliability.

**ECL RAMs.** Fully compatible with the industry-standard 10K and 100K series families. In densities from 1K bits at 7 ns to 16K bits at 15 ns. All available now. With a 16K at 10 ns version later this year.

**Static RAMs.** All the industry-standard high- and low-speed parts — from 35 ns to 150 ns address access times. In your choice of organizations and densities, from 4K to 64K bits.

**EPROMs.** We'll more than satisfy your appetite, from 64K to 256K. And 512K coming soon. In a choice of two flavors: CMOS and NMOS.

**Microprocessors.** We serve up a mouth-watering selection. Starting with our proprietary 4-bit microcontrollers offering the best value by function. And continuing with a complete line of Intel-compatible (second source licensed) 8- and 16-bit microcontrollers, microprocessors and their peripherals.

Complemented by a choice of many Fujitsu-designed VLSI circuits. Including the industry’s first Ethernet™chip set, high-performance digital signal processor, disk and video/graphics controllers, and later this year — MBL80186 and MBL80286 microprocessors.

**Gate Arrays.** We supply more of the world’s gate array requirements than any other manufacturer. With CMOS arrays in densities from 440 to 8000 gates. And bipolar arrays from 240 to 2000 gates. All supported by one of today’s most sophisticated and prolific design systems, with well over 3000 designs already produced.

**Packaging.** Wrap it up any way you want. We offer the most comprehensive selection. From standard plastic DIP to LCC, PLCC to Cerdip, SIP to flat pack. And skinny DIP to high-pin-count grid arrays.

That’s why, the next time you hunger for a part — any part — call Fujitsu first.

We'll satisfy your appetite.

FUJITSU
MICROELECTRONICS, INC.

Integrated Circuits Division
3320 Scott Boulevard
Santa Clara, CA 95054-3197
(408) 727-1700

Today, you can design the most sophisticated computer hardware imaginable. But if the system elements cannot interface at optimum data rates and performance levels, the effectiveness of your computers could be lost.

That's why we're now introducing the AT&T ODL™ Lightwave Data Link: the high performance data link.

A product of the outstanding design capability and experience of AT&T Bell Laboratories, these state-of-the-art links will grow with your customers' data communications needs. With data rates up to 200 Mb/s, low transmission losses and low error rates, our data links will assure your computers' ability to meet the future.

And AT&T offers the complete system. This includes all the required components—from the transmitter, through the cable and associated connectors and hardware, to the terminating receiver. You also get the commitment to customer support and user training services you'd expect from the leading name in communications. Let us help you design a computer system with built-in
growth, not obsolescence. For more information, write: AT&T, Dept. CG, 555 Union Blvd., Allentown, PA 18103. Or call: 1-800-372-2447 (toll free) or 1-201-771-2601.

| AT&T, Dept. CG, 555 Union Boulevard  |
| Allentown, PA 18103 |

☐ Please send me information on AT&T ODL:® Lightwave Data Links.
☐ Let me know how I can get a 40 Mb/s Data Link models kit.

Name (please print)  | Title |
--- | --- |
Company |
Address |
City  | State  | Zip |
The Technology Of Material Selection

"When the choices are so complex, the decision process has to be simplified."

Samuel Miller
Manager, Product Services
Composite Polymers Operation

"Given the range of engineering plastics available today and the proliferation of new grades and blends, designers have unprecedented numbers of options. Furthermore, the differentiation between competing materials is not always clear cut, requiring careful analysis to weigh property-to-property trade-offs. When the choices are so complex, the decision process has to be simplified.

That's why GE developed the Engineering Resins Information System (ERIS for short), a computerized databank that can answer virtually any resin-related question faster and more comprehensively than ever before. We can take a portable terminal right to a customer's location and call up properties and engineering data, or information on secondary operations or processing characteristics. Unlike other databases, ERIS includes information on competitive materials.

You can compare GE resins with hundreds of other plastics in a matter of seconds. And the system can also perform cost analyses and economic feasibility studies, vastly speeding the entire application development process.

Why do we make head-to-head comparison of our materials with the competition's so easy? Obviously we're confident of GE plastics' superior performance. But more importantly, we want to work with you to make sure you get the best possible material for your application."

Start a dialogue with GE Plastics. Call (800) 845-0600 from anywhere in the U.S. or Canada and request our 48-page engineering plastics properties guide. ERIS is available through any of our worldwide locations.

GE PLASTICS
THE STRATEGIC SUPPLIER
AI market soars
In the Oct 15, 1984 issue ("Artificial Intelligence Concepts are Being Put to Practical Use," p 45), Computer Design incorrectly quoted DM Data as estimating the artificial intelligence market to reach $10 billion by 1990. In fact, the number we have published is approximately $3 billion by 1990, with the dedicated expert systems market comprising approximately $800 million of that total. AI military applications will continue to increase every year, but will drop proportionately compared with amounts spent for industrial, commercial, and research applications.

The expert systems market will probably grow to about $57 million in 1985, with other AI-related markets such as visual recognition boosting the 1985 AI market to about $240 million in total.

Harvey P. Newquist III
DM Data, Inc
6900 E Camelback Rd, Suite 1000
Scottsdale, AZ 85251

Just can't wait
I enjoyed reading the article on the potential of current and future multiprocessor architectures in providing added processing power ("Multiple CPUs and More Memory Define Next Generation," Dec 1984, p 83). Of particular interest to us and our clients is the chart on p 84, showing the price/performance of IBM 43XX machines and predicting just where the next generation product(s) might fit in.

Our clients are waiting with bated breath for the next generation machine which will provide 3- to 4-MIPS performance for 6 times the price/performance of IBM 4381-2. They can't wait, as well, for the low end of the next generation which is shown to provide 1-MIPS performance (about a third of the 4381-2) for about $800,000 (about half again the price of the 4381-2). Or, comparing it to the 4341-1, about the same level of performance for close to three times the price.

Other than the aforementioned problem, your article was of great interest and indicative of the tremendous acceleration of performance per dollar increase made possible by the newer generations of VLSI building blocks and microprocessors.

Peter B. Pitsker
North & Donahoe
1800 E Garry Ave, Suite 114
Santa Ana, CA 92705

Our clients are waiting with bated breath for the next generation machine which will provide 3- to 4-MIPS performance for 6 times the price/performance of IBM 4381-2. They can't wait, as well, for the low end of the next generation which is shown to provide 1-MIPS performance (about a third of the 4381-2) for about $800,000 (about half again the price of the 4381-2). Or, comparing it to the 4341-1, about the same level of performance for close to three times the price.

Other than the aforementioned problem, your article was of great interest and indicative of the tremendous acceleration of performance per dollar increase made possible by the newer generations of VLSI building blocks and microprocessors.

Peter B. Pitsker
North & Donahoe
1800 E Garry Ave, Suite 114
Santa Ana, CA 92705

As Mr Pitsker suggests, customers will show more enthusiasm for systems introduced at $100,000 per MIPS (shown on the corrected curve).

Acronyms as wallpaper
Sitting here at my desk real late reviewing pubs, I do not have a chance to look at during the day, I read the Jan 1985 editorial—the best I've seen in years.

As a marketing and communications exec (whatever that means), I constantly have to read something over and over or run to engineering to clarify an acronym so I can try to understand what's written.

I've asked many reps to see if they can get me a listing of these acronyms or abbreviations that I can paper my walls with for easy reference—no luck yet. Any suggestions?

Regards and TKS from JES sitting here OMA at FDC.

John E. Scolamiero
Florida Data Communications
600 D John Rodes Blvd
Melbourne, FL 32935

Several reference books provide definitions for abbreviations, acronyms, and terms used in the computer and electronics industries. Computer Design's primary source is the IEEE Standard Dictionary of Electrical and Electronics Terms, published by the Institute of Electrical and Electronics Engineers, New York, NY. Another source that may interest Mr Scolamiero and other readers is the IBM Vocabulary for Data Processing, Telecommunications, and Office Systems. Be advised that definitions and acronyms may vary, depending on the source.

Keeping the balance
The January editorial sure hits at one of my pet peeves. I have written to editors about this my self and don't know if you might have been one. The problem arises, of course, where different technologies come together. PCs (printed circuits) go to make up PCs (personal computers) that are used as PCs (programmable controllers).

The editorial touched on, but did not elaborate on another author/editor pet peeve. That is the failure to define an acronym the first time it appears in an article, or to do so inconsistently. I actually read an article where the author defined RAM and ROM and then went merrily on using more state-of-the-art
LETTERS TO THE EDITOR

acronyms freely with nary a peep about what they stood for.
You did mention the need for a publication to define its audience. I agree, but there's the rub. Audiences change and are almost always somewhat mixed for any given book. *Computer Design,* for example, has sections on system technology, system design, and system components in the January issue. We creatures of the real world get boxed into the cells (sometimes called fields or disciplines) we work in. We try to keep up with the action in other cells by reading the likes of *Computer Design.* That leads to an editorial problem.

As I seek cross-pollination from the other cells, I read as an outsider, not totally familiar with the latest jargon. I appreciate the efforts of an author to take me along, without boring the reader whose cell is being reported on. A balance is needed; you have to set the pivot point and see that your readers stick with it.

Enough crabbing! I like CD and enjoy reading selected articles but seldom get an opportunity to do a cover-to-cover. The ads are informative too. But, by the way, ad writers are about the worst offenders when it comes to unidentified symbology.

John E. Thompson
908 Burns Ave
Flossmoor, IL 60422

What's what from a who's who
I thank you most sincerely for stealing my thunder—whose intensity is admittedly many decibels below yours—in the Dec 1984 editorial, "Who is Who and Who is Not." My wife has so far been the only one having the dubious benefit of my diatribes regarding the Entrepreneur of the Year.

The concept of entrepreneur has been distorted as was the matter of your gender, with both distortions due to Marquis Who's Who (in whose flock I now, alas, count myself). On a more positive note, I have for some time regarded *Computer Design* as my favorite of its ilk.

George Hacken
12 Shepard Dr
Wanaque, NJ 07465

Fast Fourier fits fine
I was delighted to see Bill Suydam's announcement of our new FFT algorithm in the Up front section of the February issue. The MADCAP and TMS320 Product Development System software described are generating a lot of interest from designers and signal processing engineers.

The algorithm is called Practical Transform Lengths (PTL). It computes 97 different FFT lengths between 2 and 1024. It will process a 1001-point FFT two and a half times faster than the nearby 1024-point standard FFT, in less time than a 512-point standard FFT, and in less than double the time of the 256-point standard FFT. This processing time savings is only one of the several advantages of this next-generation FFT algorithm. It offers seven times the number of places that a filter can be placed at specific frequencies, and it eliminates padding samples with up to hundreds of zeros in order to reach the next power of two that standard FFTs compute. Therefore, there are several x saving in I/O time, processing time, and memory requirements. PTL allows you to match your processing to the problem, not shoe-horn the problem into the existing processing lengths.

Joanne Smith, President
Whitman Engineering, Inc
520 S Maitland Ave
Maitland, FL 32751

A matter of style
The January editorial made some excellent observations regarding acronyms, etc. For accuracy, however, I must take exception to your suggestion that the symbol µ would be an abbreviation (refer to ISO-1000 standard).

Since it is a symbol, it does not take a period (yes, that is why!) the way abbreviations do.

Perr Cardestam
PO Box 32572
San Jose, CA 95152

Letters to the Editor
should be addressed to:
Editor in Chief
Computer Design
119 Russell St.
Littleton, MA 01460
Motorola introduces the VME130, a single-board computer using the new 32-bit MPU performance standard, the MC68020, for maximum throughput, compatibility and design support.

With system throughput in the 2-3 MIPS range and burst rates of up to 6 MIPS, the MC68020 processor brings the highest performance to VMEbus, the most widely-used 8/16/32-bit bus architecture in the world.

Offering higher clock rate, advanced architecture, enhanced addressing modes, and on-chip instruction cache, the MC68020 offers state-of-the-art performance while maintaining source-code-level upward compatibility with the MC68000, MC68008 and MC68010, its widely-accepted predecessors.

All this VMEbus performance for less than $3000 in US OEM/VAR quantities. Beta site testing wraps up in April and general availability is scheduled for June. Call your local Motorola Semiconductor sales office or authorized systems distributor for availability details.

Powerful co-processor options for math-intensive applications.

Combined with the MC68881 floating point co-processor as a customer-supplied option, the VME130 gives you the optimum system for demanding arithmetic and math-related applications.

Top of the chart.

Use the chart-topping power of the 32-bit MC68020 in your VMEsystem.

Highest system performance is attained when the VME130 is used in conjunction with one or more VME204 or VME214 dual ported memory cards operating as main memory. The MVMX32bus provides a high speed dedicated path between the VME130 and these high-density memory boards.

To further improve your performance in multi-user and multi-tasking environments, the VME131 version provides complete memory management.

Comprehensive software and support.

With VMEbus architecture, you can configure systems with a broad range of available boards from the Motorola VMEmodule™ line for almost any application. And you won't be alone. Comprehensive training, design-in help and continuing software support are part of this top-of-the-chart package.

One-on-one design-in help.

In person or on the phone, anywhere in the US or Canada, now you can get an engineer-to-engineer update on all the latest system products and technologies fitting your unique designs.

1-800-521-6274

Call toll-free any weekday, 9 a.m.-5 p.m. your time. If the phone call can't cover your needs, we'll have a local field application engineer drop by. And get you to market. Faster.

For additional information on the VME130, fill out the coupon and send it to Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036.
Finally, a logic analyzer and a dual-channel scope

Quickly unravel tough digital/new two-in-one powerhouse

The new HP 1631A/D Logic Analyzer is the first commercially available instrument to combine a full-featured logic analyzer with an advanced 200 Megasample/second dual-channel general purpose digitizing oscilloscope—both in the same functional package. Now the logic designer's two most important diagnostic tools are available simultaneously, allowing sophisticated cross-domain (logic vs. analog) analysis. Capture analog waveforms based on digital states or timing relationships and then view both logic patterns and analog signals simultaneously on the same screen. Absolute time correlation between logic and scope traces lets you analyze timing patterns based on an analog event. The result is a powerhouse combination of instrument capability and price/performance that far surpasses any previously available solution, plus it's HP-IB programmable.

Logic analysis in the HP tradition.

The HP 1631A/D gives you complete logic analysis in today's 16-bit environments. Its 100 MHz timing analyzer section gives you up to 16 channels of simultaneous acquisition. You can set the HP 1631A/D to capture single shot, cumulative mode, or even continue acquisition until your special conditions are met, for fully automatic "babysitting". Extensive pattern triggering and trigger qualification capabilities further extend your diagnostic horizons. The HP 1631A/D also includes a wide array of real-time processing and post-processing options such as mean and standard, min/max, state indexing and storage, and software performance analysis histograms.

A 200 Megasample/second scope for powerful cross-domain analysis.

Impressive as the HP 1631A/D's logic analysis credentials are, you begin to feel its true power when you combine its logic analysis capabilities with its built-in 200 Megasample/second 50 MHz bandwidth digitizing oscilloscope. You can quickly and easily measure total hardware performance—the effectiveness of digital hardware execution and the correct analog parametric...
in one package...the new HP 1631 A/D.

analog interactions with this logic analyzer.

results. In fact, you can now make many measurements that simply were impossible before. For example, now, in one instrument, you can examine digital system performance at the global level (system performance analysis), the functional level (state and timing analysis), and the parametric level (analog waveform analysis). All with the same powerful, yet easy-to-use instrument.

Easy peripheral expansion via HP-IB.

The new HP 1631A/D is a fully digitally-based, HP-IB compatible instrument. You can, for example, connect a single or dual disc drive for offline storage of test data and waveforms (the HP 9121D is shown, at $1270*). For easy permanent records of test data to include in reports, you can attach the new HP 2225A Thinkjet® printer ($495*).

Call HP today.

For more information on the HP 1631A ($11,000*) or the HP 1631D ($13,000*), call your local HP sales office listed in the telephone directory white pages. Ask for the electronic instruments department.

*USA list price only.
At product release, only Mentor Graphics assures you’re not at a loss for words.
It's sad but true. Many great products have floundered at launch time due to a lack of decent documentation.

The moral? Simple. Documentation is an integral part of the product. Every bit as important as software or silicon.

Remarkably, only one CAE system recognizes this fact and provides a solution:

The IDEA Series™ from Mentor Graphics.

The solution is DOC, a thoroughly professional technical documentation system.

Since DOC is an integral part of the Mentor Graphics CAE tool set, you can document a product almost as fast as your engineers can design it.

This unprecedented productivity is possible because DOC participates in the same system-wide database as all our other engineering tools, from schematic entry to test and measurement.

Your technical writers have the entire design constantly at their disposal. They can even pull schematic diagrams directly into manuscripts. Or investigate designer's notebooks, also created through DOC, for source material.

At the same time, they can call upon DOC's formidable array of automation tools to greatly accelerate the documentation process:

Many authors can simultaneously work on a single document.

"On-line annotation" lets many people concurrently review and mark up a document, each viewing a clean copy.

Automatic updates pull in the latest versions of schematics as soon as they are entered into the design database.

And most important, all documents are produced on a "what you see is what you get" basis. No nasty surprises at printout time.

It's all part of a vision unique to Mentor Graphics, the technological leader in Computer-Aided Engineering. Let us show you where this vision can take you.

Call us toll-free for an overview brochure and the number of your nearest sales office.

Phone 800-547-7390 (In Oregon call 284-7357).
"Our DT2750 graphics processing board puts on the whole show."

Here's a new breakthrough that'll be music to your ears. Data Translation introduces the DT2750. It's intelligent graphics for your Q-Bus that bands together everything for your complete graphics processing needs.

It has dual memory capabilities, working in a shuttle mode, for continuous motion sequences and instant screen update.

There's an on-board processor that gives you both graphics and text.

It performs graphics in color, with as many as 8 colors from a palette of 512 available for display at any one time.

You can even generate a superimposed cursor to focus on various parts of the screen.

And there's lots of software included: a graphics subroutine package for DEC's RT-11 and RSX-11M, command utilities and diagnostics. There's also an optional high level CORE package for more advanced graphics capabilities.

And the price? Unbeatable. You get all these features for less than $2,000.

Can you blame us for blowing our own horn?

Call (617) 481-3700

Call for our new 576 pg. catalog/handbook or see it in Gold Book 1985.

DATA TRANSLATION

Hidden-Line Algorithms
Finite Element Analysis
Thermal Imaging
The world of graphics standards resembles an uncharted swamp, interspersed with pieces of ground solid enough to gain a foothold. Individual graphic systems makers can plot their courses with the aid of a vague map showing the size and shape of accepted and proposed standards. Progress is slow, however, because interested parties have yet to agree on an interpretation of the map.

Nevertheless, along the way a great deal has been accomplished in computer graphics. This has happened despite the complexity of the technology as a whole, the variety of standards (proposed, de facto, proprietary, and official), and the range of competing commercial interests driving the industry.

Among the more important landmarks is the apparent resolution of whether the Graphics Kernel System or the Association for Computing Machinery's SIGGRAPH Core definition would become the official standard of the American National Standards Institute and the International Standards Organization. The winner is GKS, which should be adopted very soon. ACM has formally withdrawn its support of the proposed Core definition as an international standard.

All politics and pressures aside, certain implications are clear. One is that some companies, notably Tektronix, which had built up product lines based on their own implementation of Core, are hastening to develop GKS-based versions of the same products. Tektronix' formidable Plot-10, which some regard as a standard in its own right, has appeared again in the form of Plot-10 GKS.

This has been a problem for Tektronix because the Core-based version, like Core itself, supports three-dimensional graphics, while GKS thus far is a two-dimensional standard. It is no surprise, therefore, that Tektronix is very active on the GKS three-dimensional committee.

Tektronix' situation illustrates how important it is to implement the standards rapidly—customers cannot wait for current standards disputes to be resolved. Constant, dynamic tension exists between the deliberations of committees and the needs of companies to provide quality products. If agreement is not reached soon, companies will have to second-guess the standards committees to manufacturer the products demanded by their customers.

GKS is so compelling as a standard because whatever its functional limitations, it is precisely and completely defined. Core, though richer in functions than GKS, does not have the exact calling conventions and language bindings that are indispensable to applications portability.

For example, GKS has a definite syntax and sequence to be used in calling, say, the poly line function (defined by naming the points of the line) from the Fortran language. This is not specified in any Core definition, except in one that an individual company (such as Tektronix) produced. Anyone writing applications for Tektronix products would use that convention, but could not be sure it would be the same for other manufacturers' products.

GKS provides solid ground

The definition and adoption of GKS is going to provide a firm footing. Like Core, it supports a set of drawing primitives and attributes as well as input functions. All two-dimensional graphics functions can be built up from the set of drawing primitives: poly line, polygon, marker, text, and cell array.

GKS, on the other hand, allows programs to use advanced device capabilities via a generalized drawing primitive. This permits function numbers and parameters of GKS primitives, such as one to draw a circle, to be passed through GKS directly to the device. The graphics device will then execute the function in its hardware and firmware.

GKS also supports device independence by use of a workstation descriptor table. When a workstation is opened, GKS determines what its capabilities are by looking at the entries in the table. It can then use all entries that describe the workstation. It can also figure out how to best handle capabilities that are called for by an application but are not supported by the workstation.

For instance, if a program calls for a color fill on a monochrome device, GKS may substitute a fill pattern of some sort. The programmer need not worry about specific display capabilities, but can simply concentrate on the application.

One of the things GKS does not yet provide is a hierarchy of macrofunctions within the application. Such a
### Status of Graphics Standards Projects*

<table>
<thead>
<tr>
<th>Project</th>
<th>International Standards Organization status</th>
<th>American National Standards Institute status</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GKS three-dimensional extensions</strong></td>
<td>Draft proposed in Feb 1985. Circulate for comment within ISO.</td>
<td>Participating in drafting effort within WG2. Will comment on ISO draft proposed when DP8805 circulated in spring 1985.</td>
</tr>
</tbody>
</table>

*Status Report prepared by Peter R. Bono, chairman ANSI X3H3

---

Companies that are using GKS as a basis for their present products, therefore, feel a need not only to provide specific applications software based on GKS, but also to give a set of application software building tools. As a result, GKS becomes the basis of subroutine libraries upon which the application designer can base programs that think in such terms as "bar," "pie," and "text string," rather than as a bewildering series of GKS primitives.

Because applications based on calls to these subroutine libraries are all ultimately based on GKS, they will be portable among GKS environments. One such library, Visual C-Chart by Visual Engineering (San Jose, Calif.), is built of GKS primitives from the company's Unix-based GKS. The Visual C-Chart, in turn, is used to build a set of commercial graphing and drawing tools. However, Visual C-Chart proved to be so useful in its own right that it too is offered as a commercial product.

**GKS extensions**

Since GKS does not yet provide hierarchy or three-dimensions, an effort is under way to add another level to the existing GKS standard definition. This would be called Level 3-C. At this point, the ANSI X3H3 committee is debating whether to add this new level as a pristine outgrowth of GKS or to adapt the independently emerging Programmers' Hierarchical Interactive Graphics Standard to the existing GKS structure.

PHIGS, as it is being proposed within the TC97 working group of the X3H3 committee, already provides hierarchy and three-dimensional transforms that approximate GKS techniques. This makes adaptation of PHIGS attractive to some. It is often said that PHIGS hierarchy has good control granularity. This means that, though PHIGS output primitives are very close to those of GKS, they can be grouped into structures along with attributes, transformation hierarchy would allow an application to call a circle with its parameters including radius and color. This would, in turn, call the appropriate GKS drawing primitives to create the circle.
specifications, and invocations of other structures to form pictures.

In such an organization, picture structures and segments inherit attributes from their parent structures unless they are explicitly changed. Because the definition granularity and the control granularity are the same, it is easy to edit a picture interactively by working with the actual visual elements. The picture can thus be modified and edited after the program is written.

PHIGS uses an abstract workstation that is defined by a table, as does GKS. But PHIGS adds a workstation type known as the metafile. The metafile concept is also the subject of the ANSI technical committee X3H3, which is trying to define a standard format known as the virtual device metafile. The VDM, it is hoped, will be a hardware-independent data structure for storing all the information about a graphics file. This will enable the file to be transported and used by any device.

The three-dimensional functions defined in PHIGS rely heavily on those defined for Core. In fact, PHIGS functions are called elements and tend to be at a higher conceptual level than GKS primitives. This is a good thing, given the complexity of the transformation and viewpoint definitions.

To date, PHIGS has not appeared in the form of any commercial product, but that may change soon. Lack of commercialization is due mostly to the fact that it was defined relatively recently and that it has stopped at a functional specification. PHIGS does not now have the language bindings and calling definitions that have recently made GKS a usable model, if not yet an official standard.

Virtual device interface

Even though GKS and PHIGS seem to have a long way to go, another equally important standards issue is not nearly as close to resolution. This is the so-called virtual device interface, which has just appeared as a new working item in ANSI and ISO. VDI is essentially a definition by which a set of coordinates describing a picture can be made into an output to some idealized physical device.

This ideal output is then read by a real device driver to drive a specific display or plotter. The idea is, once a picture is transmitted through the VDI, the device driver is the only software that needs to be modified to adapt the picture output to a new graphics device.

At this point, though, no standard has been accepted for a VDI. Two companies have produced virtual device interfaces—Visual Engineering and Graphic Software Systems (Wilsonville, Ore). The GSS VDI is the one adapted by IBM for use with PC DOS. The GSS VDI—more properly, the language bindings that tie the application to the driver in accordance with the VDI definition—is a separate entity. Thus, it could be used with different kinds of operating systems.

Because VDI is an interface definition, a trade-off exists between supporting the standard by translation in software and not supporting the standard. To adapt a new peripheral to the Unix GKS world requires only the modification or writing of the device driver.

Because VDI is an interface definition, a trade-off exists between supporting the standard by translation in software and not supporting the standard. To adapt a new peripheral to the Unix GKS world requires only the modification or writing of the device driver.
VDI definition (developed by GSS) in the interests of speed and wrote directly to the hardware when designing the Paint program for the PC Jr.

Since then, Digital Research (Pacific Grove, Calif) has developed a raster VDI as the basis for its Graphics Environment Manager. The GEM is a single-tasking, window-based applications interface for personal computers. Tom Byers, product marketing manager at Digital Research, says that personal computers require speed as well as portability of applications. He claims, therefore, both a bit-mapped raster version of VDI and a standard for window environments are needed.

The Digital Research VDI is compatible at the call level with the IBM VDI Controller, but has added such raster operations as raster fonts. Fonts provide an example of how a raster-oriented interface differs from the vector-oriented one. As a character is enlarged, the device must increase the number of strokes (or raster scans) needed to keep it totally opaque. Unless this is done by higher level routines with the vector VDI, the area fill would open up. The drawing would be slower in any event. Digital Research is adamant that users of personal computers will not wait for an area to fill so they can get on with their task.

Virtual device metafile

GKS and PHIGS are concerned with creating pictures, VDI with interfacing the pictures to graphic devices, and the virtual device metafile is the standard proposed to handle transfer and storage of picture description information. Since the VDM cannot know what kind of device or devices will eventually use the picture information, it must be able to contain all possible picture elements in terms of the combined attributes of all current device technology.

In order to use the VDM, a system must support a VDM generator or driver (which places the information into storage in the defined standard format) and a VDM interpreter (which reads the data and turns it back into the actual GKS primitives for output to a device). Of course, the main problem in arriving at a standard for the VDM is determining how to compress the data for economical storage and allowing for future device capabilities.

Other standards

GKS, VDI, and VDM comprise a family of proposed graphics standards, with PHIGS as a possible addition. If adopted, a PHIGS extension to the GKS efforts will have to be adapted to fit smoothly into the overall structure of the graphics family. Though it will take some time, there seems no doubt that this family will become a system of international standards. But it will not exist alone or displace other developments.

One standard that is likely to coexist outside this family is the North American Presentation-Level Protocol Syntax. NAPLPS is a standard that is evolving to meet a need that exists within an existing media technology, namely the telecommunication system. It is, in essence, a text and graphics transmission interface requiring devices with enough local intelligence to process a NAPLPS data stream.

NAPLPS has its own set of primitives and attributes called a picture description instruction set. PDI is intended for narrow bandwidth transmission environments, primarily teletext and videotex terminals. It is so well defined, however, that it is attracting attention for other low cost applications.

Another attractive feature is NAPLPS's raster scan technique—although it is not nearly as versatile as the raster VDI proposed by Digital Research. How and when it may be incorporated into the greater GKS family of standards efforts, or at least have interfaces defined between the two, will probably depend on market pressure. At present, Videotext, at least in the United States, is not moving very rapidly. Since NAPLPS is designed specifically for the needs of telephone transmission, wider acceptance of Videotext will be needed to bring NAPLPS under the roof of the GKS family.

In addition, the force of de facto standards will continue for a long time. Andrew Davis, graphic software marketing manager at Tektronix, stated that although his company is fully participating in the ANSI standards efforts, it has an enormous commitment to customers using the Core-based products. So, not only will Core-based systems be around for a long while, new and useful applications will continue to be developed for that existing base.

There is also some disparity between the American effort towards standards being carried on by the ANSI X3H3 committee and the ISO's efforts. Some American standards may be declared before international ones and there may be slight and subtle differences between them. The ANSI version of GKS, for instance will make a more complete effort at installation independence than will the ISO version, but it is generally agreed that the differences are so minor that they will not cause much trouble.

The outlook for graphics standards is for a lot more work, but the efforts are taking shape in a way that may change the nature of the graphics swamp. Instead of occasional firm patches, we may eventually have a large amount of well-mapped solid ground. Then only a few adventurers, whose needs and market interests compel them, will venture off the solid ground—at their own peril.

—Tom Williams,
West Coast Managing Editor

SYSTEM TECHNOLOGY
(continued on page 41)
At last, convincing hard copy from your high resolution display.

Presenting the Honeywell VGR 5000. It delivers true-to-life hard copy from a slew of video sources including 60 Hz noninterlaced displays with 1280 x 1024 resolution.

It interfaces directly with the video display using simple BNC cables. No CPU time or special software required.

It even provides copy from monochrome or RGB displays in just 14 seconds.

And when you examine the contrast, density, and gray scale qualities of its hard copy, you'll see something you don't usually see from a video graphic recorder:

Every last detail.

For information contact Bob Shipman, (303) 773-4651, Honeywell Test Instruments Division, Box 5227, Denver, CO 80217-5227.

Together, we can find the answers.

Honeywell

CIRCLE 21
When The Child Calls Sophia

68000
V20/V:30
80188
80186
80888
80887
8086
8085
Z80
The chips are finally down on your design. And the project's deadline is drawing near. Now you need the broad-based support only Sophia Systems can provide.

Our expanding line of portable in-circuit emulators and microprocessor development systems supports the widest range of 8 and 16-bit microprocessors available today.

**UNIVERSAL 8-BIT DEVELOPMENT SYSTEM/EMULATOR FOR CMOS AND SINGLE-CHIP MICROCOMPUTERS.**

The Sophia SA1000 is a combined software development system and real-time in-circuit emulator. It supports a broad line of CMOS and single-chip microcomputers, including Motorola's 6800 family, Hitachi's 6301, Intel's 8048/49/50, Zilog's CMOS 280C and even NEC's μPD7810/11 and many more. All the development tools, from macro-assemblers and linkers to integrated real-time ICE" probe and PROM programmer, are standard.

**PORTABLE 16-BIT IN-CIRCUIT EMULATORS FOR STANDALONE DEBUGGING AND TEST.**

Sophia's SA700 portable in-circuit emulators let you develop in the lab or troubleshoot in the field. Full support is available for Intel's 8086/88 and 186 family, Motorola's 68000, and NEC's new V20/V30 series of CMOS microprocessors.

Emulator features include a fully integrated CRT, 8' floppy disk drive, ASCII keyboard, PROM programmer, and ICE probe. You can even use floppy disks from Intel's Series II and III directly in the emulator. The SA700 lets you debug and handle hardware/software integration without a host or add-on peripherals.

When combined with an MDS" or through our serial link to a VAX® or IBM® PC, you get all the capabilities of a fully integrated 16-bit development solution.

The 8-bit SA700 systems for Z80® and 8085 are complete, portable development systems, and come with a relocatable assembler, linker and emulator.

**A WORLDWIDE REPUTATION FOR RELIABILITY.**

Sophia's 16-bit in-circuit emulators and 8-bit development systems are field-proven, with over 5,000 installed worldwide since 1982.

**CALL TODAY FOR A DEMONSTRATION.**

When the chips are down, count on Sophia to get your designs to market faster, Easier, and at less cost. See the SA1000 and SA700 in action for yourself.

To arrange a hands-on demonstration or for more information, call today.

**CALL TOLL-FREE 1-800-824-9294 (IN CALIFORNIA, 1-800-824-6706)**

Sophia Systems

**MICROPROCESSOR DEVELOPMENT SYSTEMS & IN-CIRCUIT EMULATORS**

See us at Electro '85, Booth #3148 & #3150.
You’ve never seen a power supply like this before

FIRST
we took the cover off—which
other manufacturers won’t.
As you can see, it’s uniquely
sub modular—like all high power
acdc power supplies.
Now take a closer look. Notice
the quality in design, compo-
nents and manufacturing.

SECOND
acdc manufactures the most reli-
able power supplies anywhere!
There are millions of acdc power
supplies in the field today prov-
ing this point over and over
again.
That’s why most quality com-
puter based systems contain
acdc power supplies.
To see more, send for a free
catalog. For immediate assis-
tance, call 619/757-1880
ext 207.

THE BREADTH OF
ACDC’S PRODUCT LINE
Power supply vendors cut size and cost

Power supply vendors are under increasing pressure to make their products more compact, reliable, and inexpensive. At the same time, tough international standards are forcing power supply designers to increase board spacing and add expensive components. As a result, an industry that has often been viewed as slow moving is becoming more innovative, and presenting a variety of choices for system designers.

European safety standards now require a 3750-Vac withstand voltage between inputs and outputs, and mandate larger creepage and clearance requirements than Underwriters’ Labs. In addition, strict electromagnetic interference standards require bulky filters. Since anyone who wants to sell in Europe must meet international standards, power supply vendors are biting the bullet and designing them into most new power supplies.

“We’re caught between a rock and a hard place,” says Ken Piper, director of engineering for Standard Power (Anaheim, Calif). “On one hand, we have to get volume down. On the other hand, we have to meet safety requirements.” This dilemma has forced switching power supply vendors to use a number of techniques—including surface-mount technology, custom hybrids, and power MOSFETs—to squeeze the maximum amount of well-regulated power into a smaller package.

Power supply manufacturers are also pursuing higher frequencies to bring about a significant reduction in power supply size. Higher frequencies are the only way to dramatically shrink bulky transformers, capacitors, and heat sinks. While most switching power supplies today are in the 20- to 50-kHz range, some 100-kHz models are available, with 200 kHz or more expected in the future.

Because more than 900 companies compete in the power supply business, a substantial amount of innovation can be expected over the next few years. And the standard product lines these companies offer are only the tip of the iceberg. Approximately 75 percent of the power supply industry is captive, meaning that power supplies are made in-house by the manufacturers of the systems they power. In the noncaptive market, many supplies are designed on a custom basis. The most technologically advanced power supplies are likely to be unannounced products in the captive or custom markets.

Meeting tough specs

The West German association of electrotechnical engineers, the Verband Deutscher Elektrotechniker, is the driving force behind strict safety and emi standards. Any products that do not comply with the VDE can be banned from sale in Germany. Moreover, VDE standards are the basis for International Electrotechnical Commission standards, which most European countries follow.

The IEC 380 safety standard is essentially equivalent to VDE 0806. To enforce a 3750-Vac withstand voltage between inputs and outputs, these standards require a minimum spacing of 8-mm between primary and secondary circuitry, with 3-mm creepage between live parts to dead metal. These requirements, much stricter than UL or Canadian Standards Association specifications, make power supplies larger and increase costs by approximately 8 to 12 percent.

VDE 0871 is an emi standard that is equivalent to recent U.S. Federal Communications Commission requirements. However, level “B” of VDE 0871, which took affect in January 1985, extends those requirements from 150 kHz down to 10 kHz. Since emi requirements are enforced on the subsystem rather than the power supply alone, how the power supply is installed can be as critical as adequate emi filtering.

VDE compliance “won’t be a trend in the future, it will be an absolute necessity,” says Ed Bennett, director of marketing for Boschert (Sunnyvale, Calif). “Even if a systems integrator is only targeting North America, at some point he’ll want to sell overseas. If he doesn’t have his specs up front, his chassis will have to be redesigned.”

Several manufacturers, including Sierracin (Chatsworth, Calif), Conver
Elpac's synchronous switcher synchronizes the output frequency to the main switching frequency. The frequency at the auxiliary output is 80-kHz, which is twice the main output frequency. This design eliminates an input filter consisting of an inductor and capacitor, as shown by the dotted line.

(Cupertino, Calif), Power-One (Camarillo, Calif), and Switching Systems International (Orange, Calif) are obtaining VDE safety certification on their standard product lines. Certification is not strictly necessary, but it simplifies approval of the final product. Most manufacturers now have product lines that are "designed to meet" VDE and IEC specifications, although many manufacturers cannot yet meet level B of the VDE 0871 specification.

Lambda Electronics (Melville, NY), the largest manufacturer of standard power supplies, tailors its designs for the country of use. Thus, domestic power supplies meet UL and CSA requirements only, while supplies destined for Europe meet VDE and IEC. According to Lambda's marketing vice president, Irving Gutman, "If 70 percent of their business is domestic, they're better off buying two products."

Powertec (Chatsworth, Calif) has three "levels" of compliance with international safety standards, including one level that drops the Safety Extra Low Voltage portion of the VDE requirements. These supplies cannot be used in products going to Germany, but they might be acceptable elsewhere in Europe.

Making it smaller

Since VDE and IEC specifications tend to make power supplies larger, and the computer industry needs power supplies that are compact, vendors are going back to the drawing boards to increase their power densities. While some manufacturers are using new technologies, others are offering "no-frills" power supplies that cut out often unnecessary features.

Todd Products (Brentwood, NY) has a line of multiple-output switchers built with surface-mount technology. Todd's 220-W, 60-kHz, multiple-output switcher offers full VDE compatibility in a 5 x 9 x 2 1/2-in. (12.7 x 22.86 x 6.35-cm) high package. Marketing vice president Frank Sposito says a size reduction of about 15 percent can be obtained from surface-mount technology.

Boschert has packaged its low level control circuitry in a custom hybrid. Lambda's "custom monolithic" puts the equivalent of 40 or 50 components on a single chip. Zenith (Glenview, Ill), a high volume custom supplier, has its own custom hybrid facility for power supplies.
When you bite into an apple you don't want to taste an orange. When you specify a regulated switcher for your system you don't want Quasi-regulation!

Elpac, a leader in power technology, believes that your system requires the best, so we offer the industry Magnetic Amplifier Switchers. These power supplies stand above the competition. They are more efficient, have full regulation on all outputs, feature peak load capability, and are available in optimized power density packaging.

Offered in 12 standard models with power ranges from 200 to 300 watts, the Magnetic Amplifier Switcher Series is ideal for applications requiring fully regulated power.

**Bite into Elpac's Apple for these features:**
- Over 80% Efficiency – When you need power you have it with a minimum of heat dissipation.
- All outputs independently regulated – Variations on one output will not affect the other outputs.
- Provides Instantaneous Peak Loading Regulation – Full regulation for step-level applications.
- Simplified Secondary Design – Provides enhanced reliability.
- Low Profile Packaging – Ideal for applications requiring a minimum of space.
- Cost Competitive – MASS210 $165.00 in OEM quantities, and the MASS300 $259.00 in OEM quantities.
- U.L. Recognition File #E52725
- CSA – Under evaluation

When you need efficient, regulated power, choose Elpac's MASS Series of switching power supplies and they will be the "Apple of your Eye!"

Whether your power requirements are Switch Regulated, Linear, Wallmount, Unregulated, or DC/DC Converters, Elpac has the power supply to fit your design. All available at over 250 distributor locations worldwide.

Call direct or our toll-free factory "hot line" today for more information or technical assistance on any of Elpac's power products.

1-800-438-0600*

*Outside of California
Power General (Canton, Mass) offers what it calls the "world's smallest" 40-W switchers in 3- x 5- x 1.8-in. (7.62- x 12.7- x 4.57-cm.) high packages. These VDE-compatible switchers provide single, triple, and quadruple outputs. The company achieves this size by offering a "bare-bones power supply with no bells and whistles," says applications manager Bob Butler.

A triple-output, 40-W switcher in a 3- x 5- x 1-in. (7.62- x 12.7- x 2.54-cm) high package has been introduced by Compower (San Jose, Calif), a division of Computer Products Inc. Miniaturized components make this Micro40 switcher smaller.

Power General, Compower, and Sierracin are among the companies that use flyback converters to keep size and costs down. The flyback converter is noisier and less efficient than forward or push-pull converters, but it has a much lower cost and component count. Typical flyback regulation is 1 to 1.5 percent, compared with 0.2 to 1 percent for other approaches. However, the flyback is adequate for many low power applications.

The only way to really decrease size, many vendors say, is to increase the switching frequency. "These cute tricks with custom hybrids and surface-mount technology aren't really addressing the problem," says Matt Winston, marketing vice president at Conver. "You're still stuck with big transformers, capacitors, and heat sinks. With frequency, these components will shrink." Higher frequency will also decrease output ripple and improve transient response times. However, an increase in frequency does not translate into a linear decrease in power supply size. VDE creepage and clearance restrictions do not change, emi filtering is still needed, and heat must be dissipated across the supply. Multiple-output switchers will not shrink as much as single-output supplies.

KEC Electronics (Torrance, Calif) provides an example of what one might expect from a fourfold increase in frequency. KEC's single-output, 55-W, 25-kHz switcher is 1.93- x 8.8- x 3.94-in. (4.9- x 22.35- x 10.01-cm) high. The company's enclosed single-output, 60-W, 100-kHz switcher is 1.73- x 6.65- x 3.94-in. (4.39- x 16.89- x 10.01-cm) high. This translates into about a 32 percent decrease in volume, plus a slight increase in power.

The next breakthrough in power supplies may be frequencies of 1 MHz or more. To get there, capacitors and transformers will require radical redesign. In theory, a 10-MHz switcher could pack 50-W of power into a single 48-pin DIP—a completely monolithic power supply.

**Why switchers are taking over the market**

Switching power supplies use a high speed switching element to regulate voltage through pulse-width modulation. More lightweight, compact, and efficient than the older linear supplies, switchers have become the technology of choice for most computer system applications. The market split between switchers and linear is now about half and half; by 1990, switchers are expected to grab 90 percent of the computer power supply market.

With the compactness demanded by today's computer market, it is easy to see why switching power supplies are favored. A switcher typically weighs one-quarter and occupies one-third the volume of comparable linear. While a linear power supply is about 40 percent efficient in terms of input power to output power, switchers can achieve 70 percent efficiency. Switchers are now cost-effective down to about 50-W.

However, the linear market is not about to disappear. Linear have much better line and load regulation, and lower output ripple and noise. Such tight regulation is rarely necessary for digital circuitry. In the future, the linear market will be confined to such areas as sensitive analog circuitry and industrial process control applications.

Many engineers have been uncomfortable about switchers in the past, but improving reliability is erasing most of these concerns. Still, some vendors say engineers chronically overspecify switchers, as a holdover from linear power supply days. They ask for circuitry that was necessary for linear, but generally is not needed for switchers, such as foldback current limiting. They may also specify more ripple and noise regulation than they really need for digital applications.

Typical specifications for linear and switchers are:

<table>
<thead>
<tr>
<th>Specification</th>
<th>Linear</th>
<th>Switcher</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line regulation</td>
<td>0.02 to 0.05 percent</td>
<td>0.05 to 0.1 percent</td>
</tr>
<tr>
<td>Load regulation</td>
<td>0.02 to 0.1 percent</td>
<td>0.1 to 1.0 percent</td>
</tr>
<tr>
<td>Output ripple</td>
<td>0.5 to 2 mV rms</td>
<td>25 to 100 mV p-p</td>
</tr>
<tr>
<td>Input voltage range</td>
<td>± 10 percent</td>
<td>± 20 percent</td>
</tr>
<tr>
<td>Efficiency</td>
<td>40 to 55 percent</td>
<td>60 to 80 percent</td>
</tr>
<tr>
<td>Power density</td>
<td>0.5 W/in.³</td>
<td>2.3 W/in.³</td>
</tr>
<tr>
<td>Transient recovery</td>
<td>50 μs</td>
<td>300 μs</td>
</tr>
<tr>
<td>Holdup time</td>
<td>2 ms</td>
<td>32 ms</td>
</tr>
</tbody>
</table>

**New components**

For some time, semiconductor companies have been pushing power MOSFETs as the way to provide higher frequencies, and thus reduce the size of power supplies. Although bipolar transistors can be used as switching devices, anything beyond 100 kHz requires MOSFETs. In addition, MOSFETs can reduce the number of magnetic components, minimize switching losses, and improve efficiency.

However, most power supply vendors say MOSFETs are not yet cost effective. High on-resistance (which generates heat) and relative sensitivity to reverse voltage spikes have limited the use of MOSFETs in the past. The technology and the price are improving, and most vendors expect to use MOSFETs in the future.

ETA Power Systems (Signal Hill, Calif) uses MOSFETs in its 500- to 2000-W power supplies. Norm Weatherford, director of marketing and sales, says MOSFETs have
QUALITY vs. PRICE

KEC SWITCHING POWER SUPPLIES

You don't have to give up quality to get a fair price.

While a high price doesn't always guarantee reliability, the lowest price often guarantees failure. And when a power supply fails, so does the system it serves. At KEC we give you a quality product, conservatively spec'd, with reliability proven by a return rate much lower than 1%. We back it with a full 2-year warranty, and we put a fair price tag on the package.

MULTI-OUTPUT MODELS

KFD SERIES, MULTI-OUTPUT
25W, 40W, 80W
The KFD-25E, 40E and 80E world-class power supplies have been engineered for full time duty at their maximum rated outputs. They are designed to meet UL, CSA, and VDE safety requirements; and EMI emissions comply with FCC/VDE requirements.
Check 28 on Reader Service Card.

KFL SERIES, 4 OUTPUT
15W, 25W, 40W
The KFL Series features independently regulated outputs and offers optimum size-to-power ratios. Available in both caged and open versions in 15, 25, and 40-watt models, these units provide ultra-reliable performance in the smallest possible space. Ideal for personal computers. All models UL recognized.
Check 26 on Reader Service Card.

SB MODULAR SERIES, SINGLE OUTPUT
30W, 55W, 100W, 150W, 200W, 300W
Compact and cool operating, the SB modular power supplies are particularly well suited for a wide range of applications requiring fully enclosed units with single outputs and high reliability. These rugged units feature overvoltage and overload protection as standard: 55watt through 200 watt models. UL recognized.
Check 27 on Reader Service Card.

SINGLE OUTPUT MODELS

KRV SERIES, SINGLE OUTPUT
100 kHz, 60W & 100W
The KRV Series features 100 kHz switching speed instead of the usual 20 kHz, resulting in very small efficient packages and providing more wattage per cubic inch. These state-of-the-art power supplies are ideal for any application where space is at a premium.
Check 29 on Reader Service Card.

KS SERIES, MULTI-OUTPUT
(UP TO 6) 100W - 300W
With a range of 100 to 300 watts, this Series covers the broadest spectrum of applications. They are particularly well suited for use with word processing equipment, computers, as well as a wide range of peripherals. Both overload and overvoltage protection is standard. All models UL recognized.
Check 31 on Reader Service Card.

KRL SERIES, SINGLE OUTPUT
20W & 40W
The KRL Series is optimum for those applications requiring totally isolated outputs. A compact size and low price allows maximum flexibility in configuring your own multi-output system—often at a cost less than competitive multi-output units.
Check 32 on Reader Service Card.

SD & SE MODULAR HIGH POWER SERIES, SINGLE OUTPUT
375W & 750W
The SD and SE Series combine high power and space saving compactness. The units feature as standard: power fail indicator, remote start-up and shut-down, along with remote sensing and overvoltage protection.
Check 30 on Reader Service Card.

For more information.
For a data sheet with comprehensive specifications on any of KEC's seven series of switching power supplies, check the appropriate reader number above. For a copy of KEC's Selector Guide, with brief specifications on KEC's entire line, check the reader service number below.
Check 33 on Reader Service Card.

KEC ELECTRONICS, INC.
20817 Western Avenue, Torrance, California 90501
Phone (213) 320-3902, TWX 910-349-6962
reduced the component count significantly and allowed the supplies to run 12 to 15 °F cooler than competing units. LH Research (Tustin, Calif) is one of the first manufacturers to use MOSFETs in 50- to 120-W power supplies. In the company's 60 kHz IM series, MOSFETs simplify the base drive circuitry and cut switching losses, according to vice president of technology Chandra Mehta.

ACDC Electronics (Oceanside, Calif) uses a MOSFET in its 100-W, 100-kHz RH101 switcher. This single-output switcher meets VDE spacing requirements in a 4- x 8- x 2.2-in. (10.16- x 20.32- x 5.59-cm) high package. Space savings are also provided by U-shaped construction and a double-sided printed circuit board. At $172, this supply is aimed at a high-end scientific and business computer market.

Other components that could shrink power supplies are chips that integrate logic and power devices. Generically called smartpower, these chips are manufactured by such companies as Motorola (Phoenix, Ariz) and Siliconix (Santa Clara, Calif). At a recent power sources conference, Siliconix representatives described how a smartpower IC could integrate the main power switch, current sensing, startup circuit, and all standard controls in a low power telecommunication supply.

**Dropping the voltage**

Most switching power supplies have 5- and 12-V outputs. Over the next few years, outputs of 2- to 3-V will be in demand to power dense MOS circuitry. The lower voltages will keep electrical field strengths low and avoid reliability problems. The Joint Electron Devices Engineering Council has recommended a 3.3-V guideline for MOS circuitry and a 2.8-V standard for battery-operated devices.

Lambda now has an extensive line of 2- and 3-V switchers. According to Irving Gutman, there has not been much action in the 3-V area because "there's not enough VLSI out yet." However, considerable demand exists for 2-V supplies to power ECL circuitry, Gutman says.

Rectifier losses are a big problem with low voltage supplies. The voltage drop across a Schottky diode rectifier can cause a low voltage supply to lose 20 to 30 percent of its input power. Synchronous rectifiers reduce the voltage drop, and consequently rectifier loss, by switching at the same frequency as the driver circuitry.

Siliconix is working with selected customers on a MOSFET synchronous rectifier, but is not providing details about the design. Unitrode (Watertown, Mass) is marketing a specialized bipolar transistor called BISYN that can be used as a synchronous rectifier. The BISYN is three times slower than a MOSFET, but according to designer Raoji Patel, it controls switching losses better and
Dress us up, and you can take us anywhere!

Our “S” Series MOSFET switching power supplies aren't designed for aesthetics; they are designed to meet UL, CSA, VDE (TUV), FCC and IEC safety and emission requirements.

Select an “S” series supply — they're available open frame or enclosed with single or multiple outputs, 100 watts and up. Then wrap the rest of your system around it and, as far as power supply certification is concerned, you can take us anywhere. And we do mean anywhere.

Contact us today for detailed specifications and price quotation. NCR Power Systems, 584 S. Lake Emma Road, Lake Mary, FL 32746. Phone 800/327-7612.

ELECTRO: BOOTH #4437-4439
Higher frequency reduces the size of this 100-kHz, 100-W, single-output switcher from ACDC Electronics. This 4- x 8- x 2.2-in. (10.16- x 20.32- x 5.59-cm) supply is one of the first on the market to use power MOSFETs.

is much more cost effective. The BISYN boasts low on-resistance and a capability to block both positive and negative input voltages.

Regulating the auxiliaries

Multiple-output switching power supplies usually provide better than 1-percent line and load regulation on the main output. How the auxiliary outputs are regulated has a major impact on the cost and size of the supply. Some applications can use semiregulated outputs that provide tight line regulation but no load regulation. Such outputs can be used for low power MOS memories, motor drives, relays, or any application that can tolerate a ±7 percent output voltage change.

Linear post regulators provide tight regulation, but are bulky and relatively inefficient. Switch-mode regulation increases efficiency (a measurement of the amount of power dissipated by the output) to about 75 percent. Magnetic amplifiers reduce the size of the power supply, and provide efficiencies of up to 90 percent on auxiliary outputs. However, the technology is difficult, and Elpac (Santa Ana, Calif) and Conver are among the few companies that are using it.

Elpac has introduced a "synchronous switcher" that uses synchronous pulse-width modulation on auxiliary outputs. This technique synchronizes the output frequency to the main switching frequency. Designed primarily for disk drive applications, the synchronous switcher provides 0.1-percent regulation at 90-percent efficiency on the auxiliary output. It eliminates an input filter consisting of an inductor and capacitor.

According to Walt Nareshni, vice-president of engineering, the synchronous switcher is about 25 percent smaller than competing units that provide similar regulation. The auxiliary output frequency is double the main frequency; Elpac's EDS135 dual-output, 135-W switcher provides 40 kHz on the 5-V main output, and 80-kHz on the 12-V auxiliary output.

The bottom line

The decision to purchase a power supply generally comes down to one of two factors: cost or reliability. The cost per watt of switching power supplies is steadily decreasing, and many customers are turning to standard product lines to avoid the time and expense of custom designs.

Vendors caution that dollars per watt should not be the only criterion for selecting a power supply. "I think there's some lowering of cost at the expense of quality," says Boschert's Ed Bennett. "In the future, we may have some real problems with cheap power supplies."

On the other hand, many vendors complain that engineers overload power supplies with specifications, adding unnecessarily to the cost and size. Areas often specified to excess include ripple and noise, over-voltage and over-current protection, and output power. And such "bells and whistles" as remote inhibit, power fail or power good outputs, and current monitors may not be needed.

Reliability of switching power supplies has increased dramatically, and many manufacturers quote high mean time between failure figures. Buyers should be aware that MTBF is almost always a theoretical value, calculated from MIL-HDBK-217. MTBF can be calculated from a parts count or a worst-case stress analysis. The methods provide very different results. For example, the parts count method will favor a supply with fewer components, even if it runs hotter.

System designers who specify power supplies should research the market thoroughly, and see if a standard product line can solve their problem. In any case, the power supply should be specified early in the design cycle, and only features that are absolutely necessary should be included.

With so many vendors in the power supply business, buyers can find the best possible combination of size, regulation, cost, reliability, and conformance to international standards.

—Richard Goering, Field Editor

Like to write?

The editors invite you to write technical articles for Computer Design. For a free copy of our Author's Guide, circle 503 on the Reader Inquiry Card.
Designers’ deepest suspicions confirmed.
And we have the pictures to prove it.

Take a quick look through these pages. Notice anything unusual? Anything you might not have suspected appearing on these pages of Gould advertising?

If you said something like, "Wow, I didn't know Gould made that many logic analyzers," you've got sharp eyes.

But if you figured out, that in each case, the Gould analyzer is helping a senior design engineer slug it out with the toughest, nastiest, most frustrating logic problems, you really know your stuff.

Because that's what makes a Gould a Gould.

Consider, for example, the K105-D
microprocessor analyzer. It makes short work of debugging even long programs. Because it gives you the most sophisticated triggering in its class. Which means you can capture the signals you need to capture. Go with the flow, if you will. And isolate errors in a lot less time, with a lot less frustration.

Here's another reason there's nothing like a Gould. Intermittent failures in discrete logic. Before you pull your hair out, pull out the K205-D. Among other life-savers, it has an Auto Save mode that lets you set up and go home. The analyzer will track and record anything out of the ordinary. Compare it to a pattern you design (so you don't waste time on unwanted compares). Even add a time stamp. All at very high speed.

And while we're on the subject of speed, consider the K500. It's the analyzer high-speed mainframe and super-mini designers need. Because it has the clockrate (500MHz) and active probe bandwidth to guarantee signal fidelity. What's more, you get individual high frequency probes so you can stretch across large ECL boards and get to the signals you want to analyze.

Finally, there's our behind-the-scenes hero: the T-12 communicator. It lets field service organizations keep their best brains close to home. With a T-12 and a Gould logic analyzer (in particular the K100-D), at each end of a standard phone line, remote diagnostics are fast, easy and economical.

If you're suspicious by nature, find out why so many designers won't settle for a less competent analyzer. Call your Gould representative today. Get all the latest news about the full line of Gould logic analyzers. Along with some very revealing pictures.

Start by calling (800) 538-9320. In California call (800) 662-9231 or (408) 988-6800. Or write Gould Inc., Design & Test Systems Division, 4650 Old Ironsides Drive, Santa Clara, CA 95054-1279.
Engineer disappears without a trace.

Tragic. A fine, upstanding young engineer gone. No more project. No more work. All because he used a logic analyzer that just couldn't cut it.

So rather than let a bug come back to haunt the program, the senior engineer took out his trusty K105-D and took over. End of bug. End of story. Beginning of a beautiful software/hardware relationship.

Of course, we've left a few details out of the above plot summary.

For instance, there was the Trace Control™ incident. It let the problem-solver find out exactly where the bug was. And why it happened.

Trace Control is the most sophisticated triggering scheme around. It let our hero set more triggering conditions and walk away. The K105-D followed every turn and loop in the program, then recorded only what needed to be seen. It captured even widely separated slices of code, ignoring what was right and zooming in on what was wrong. And saved an astonishing amount of time.

Of course, the solution to the language problem also helped bring about the bug's demise. The K105-D speaks assembly. So triggering conditions are set in mnemonics. Not complex object code. Special disassembly modules for many popular microprocessors including the 68000, 8086, 8080, 8085A, and Z80® meant the K105-D was the only logic analyzer needed. Especially when its 100 MHz high speed link was used to see how timing affected software execution.

If you'd like to rid yourself of the toughest, most pesky bugs software has to offer, call your Gould representative today. He'll appear with the whole story.
It was a dark and stormy night. A random, intermittent glitch was wreaking havoc with the top designer’s hardware team. With no time left for sympathy, the top designer took out his K205-D and sent it bug hunting.

And in the middle of another dark night, the fault was located and captured. And held until the top designer came to work the next sunny morning.

The cure started with the K205’s no-compromise, no-mercy attitude toward faults. It ran at 100MHz across all 48 channels. So there was no double-probing. It used its glitch mode on all 48 channels without requiring probes to be reconnected. It used Trace Control™ to set 16 independent triggering levels. It used its unique tolerance compare capability (which compared timing sequences to stored references) to eliminate sampling error differences inherent in asynchronous analysis. And it used its user-definable disassembler (UDD, if you need to catch your breath) to easily translate binary signal flow into simple mnemonics. Which, by the way, was connected through its user-definable interface. Without a hitch.

When the fault was found, the K205 automatically stored the data. And let the top designer get right to work solving the problem.

Of course, even if you don’t have need of the most sophisticated triggering in the business you can still save yourself a lot of time and frustration by using the K205 merely for its unrivaled combination of speed and power. Either way call your Gould representative today.
It almost got away. But because someone made the smart decision to use the Gould K500, one more glitch bit the dust.

Speed was essential. So all eight channels of the K500 were racing along at 500MHz. Resolution also had to be tight enough to narrow down the escape routes. Two nanoseconds brought things under control.

And, of course, a lot of territory had to be covered. So the K500's individual hybrid probes made the job easy. Their 900MHz frequency response also assured accurate signal capture and unmatched signal clarity. So the innocent were left alone. And the guilty glitch was discovered.

Sounds simple, but a lot of power was directed at this particular chase. The K500's Search Mode was used to examine data in the vicinity of particular loop addresses. Random glitches (some guilty, some not) were found and identified with the Compare Mode—a very fast method for defining a pattern and checking data fields against it. Finally, some very flexible recording and display talents were called in to support the complex timing and state analyses which led to the ultimate capture.

If you'd like a complete rundown that will help you in your own high speed chase, call your Gould representative today. Before another glitch gets away.
Long distance is now better than being there. So long as your field service organization is using the Gould T-12 Communicator.

Here's how you can keep your top brains close to home. First, send a technician to your customer's site armed with a T-12 and a Gould K100-D (or other Gould Logic Analyzer).

Next, use an ordinary voice-grade telephone line to send data back to the T-12 and K100-D at your service facility. Finally, let your top technical specialists solve those really tough problems from the comfort of their offices.

That's the how. Now here's the why. Reduced mean down time (MDT) by 40%. Slashed travel budgets by 50%. Increased productivity in the home office. Fewer board swaps. Less run-around-related burn-out and talent loss. Happy, satisfied customers.

The T-12/K100-D combination also provides convenient baby-sitting, recording patiently while everyone sleeps. In fact, if you're searching for intermittent, random failures, this team is perfect. The T-12 has its own error-checking electronics so bits aren't lost. You can even set up a monitor situation that auto dials your central service facility when the fault occurs. Leaves an on-screen message on your analyzer. And transfers all the recorded data on command.

To make this remote possibility come true, call your Gould representative today. You'll see that the T-12 provides an extraordinary way to communicate with a higher intelligence.
Confirm your suspicions.

Get the full story with some never-before-seen pictures. Call your Gould representative today or write Gould Inc., Design & Test Systems Division, 4650 Old Ironsides Drive, Santa Clara, CA 95054-1279.

[800] 538-9320

[800] 662-9231

(In California)
Concurrent computers make scientific computing affordable

A major step toward reducing the cost of scientific computing is expected to take place this June. At that time, Intel (Santa Clara, Calif) will introduce its iPSC family, the first commercially available group of concurrent computers. Price tags will be far lower than those on currently available supercomputers.

The combination of efficient architecture and powerful VLSI chips will result in $150,000 to $520,000 units that have peak performance of 2.5 to 10-million floating point instructions per second. Supercomputers, such as the Cray models, can perform 100 times faster, but their prices exceed $1 million. And the Cray machines are not based on the concurrent architecture.

Intel's initial iPSC machines perform about 0.1 to 0.4 percent as fast as the Cray 1 at no more than one-tenth the cost. Reports from Cray 1 users cite a performance range typically at 10 to 35 MFLOPS on common problems. This translates into an efficiency rate of about 5 to 20 percent of peak performance. By contrast, Intel claims that the iPSC operates between 80 and 99 percent of efficiency. Moreover, the iPSC family is 6 to 24 times as powerful as a VAX 11/780 (which costs about $225,000).

The higher costs of supercomputers will be only one of the factors limiting their use, according to Ed Slaughter, general manager of Intel development operations in Hillsboro, Ore. "Conventional supercomputer architecture shows clear signs of reaching its theoretical performance limits within the next 5 to 10 years," says Slaughter. "Demand for performance in some application areas is typically 10 times, and more often 100 times, the projected limit of 3000 MFLOPS for current supercomputer architecture.''

A common strategy for solving scientific problems is to divide the problem into blocks, process those blocks simultaneously, and recombine the partial results to derive a final answer. Such concurrent computing usually requires an efficient parallel architecture with supercomputer performance. Many parallel architectures have been developed, but most are either paper designs or geared toward the university research environment (see "Parallelism makes strong bid for next generation computers," Computer Design, Sept 1984, page 104).

Hypercube architecture

Intel concluded from predesign studies that scientists and researchers in both industry and academia require accessible and affordable supercomputers in the 1- to 100-MFLOP performance range. But they need to be low enough in cost to justify dedicating the machines to single projects. The challenge was to find the appropriate computer architecture to meet the requirement—and to match that architecture with the company's forte in VLSI microprocessor and memory design—to yield a low cost machine.

Final design of the iPSC is based on the hypercube architecture developed at the California Institute of Technology in Pasadena. Intel became familiar with that architecture in 1981 when it first donated 8086 and 8087 microprocessors for development of what is known as the Cosmic Cube. The company later collaborated with Cal Tech on many of the details of the machine, licensed the architecture from the university, and redesigned the computer around second generation parts—the 80286 and the accompanying 80287.

Hypercube architecture consists of tightly coupled processor/memory nodes (in the iPSC case, 32, 64, or maximum of 128) that work concurrently on parts of a large problem and coordinate their computations by sending messages to each other. In a 128-node system, each node is connected through bidirectional, asynchronous, point-to-point communication channels to eight other nodes. Together, these form a communications network that follows the plan of an eight-dimensional hypercube.

A hypercube connects \( N = 2^n \) small computers, called nodes, through point-to-point communication channels. This two-dimensional projection is of a six-dimensional hypercube, or binary six-cube, which corresponds to a 64-node machine.
An operating system kernel in each node schedules and runs processes within the node, provides system calls for processes to send and receive messages, and routes the messages that flow through the node.

Each node in Intel's machines consists of an 80286 CPU, an 80287 floating point numeric processing unit, 512 kbytes of CMOS DRAMs and 64 kbytes of PROM. All this fits on a single 9- x 11-in. standard Eurocard. Another Intel chip, the 82586 LAN coprocessor, moves messages between nodes via dedicated point-to-point communications channels with integrated direct memory access to RAM on the associated node.

All nodes are connected via a global communications channel to the Cube Manager, an Intel 286/310 microcomputer running under the Xenix operating system. It supports both the programming environment and system management.

The Cube Manager consists of a 2-Mbyte memory, 40-Mbyte Winchester disk drive, and a 320-Kbyte floppy disk drive. Principal programming languages under this environment are Fortran 286, Microsoft C, and the 286 Assembler.

Hypercube topology, according to Roy Coppinger, Intel's marketing manager for scientific computers, is a very scalable architecture. "We chose the hypercube because the user can expand to larger, more powerful systems as needs increase or VLSI-component technology improves," says Coppinger.

Charles Seitz, professor of computer science at Cal Tech and one of the developers of the Cosmic Cube agrees with Coppinger. He also says, "Cosmic Cube nodes can be expected to be integrated onto one or two chips within five years." Future machines with thousands of nodes, therefore, are feasible. These machines should be able to outperform the fastest uniprocessor systems for many demanding computer problems.

Intel expects to attract two types of users: scientists doing research and researchers developing application software. The basis for this expectation is that concurrent architectures effectively exploit the parallelism inherent in the physical structure of the computational problem.

Seitz presents a molecular dynamics application as an example. Diffusion of one group of molecules is observed through the medium of another group of molecules, such as salt dissolving in water. "Concurrent machines solve this kind of problem much faster and more efficiently than vector or array processors," says Seitz, "because concurrency exhibits properties that are fundamental aspects of nature. A concurrent machine can thus become an 'electrical' model of the physical system."

Vector and scalar are separate

In the diffusion problem, two components must be solved separately. One is a scalar portion of the calculations necessary to proceed through the simulation of the mixture enclosed in the vessel. The other is a vector portion that models the behavior of the molecules during diffusion. A vector or array processor takes care of the vector portion. But the scalar end of the problem still runs sequentially, degrading overall computer performance.

A concurrent machine handles this problem by sharing the load equally over a large number of processors. This keeps both vector and scalar performance proportional because the architecture mimics the structure of the problem itself. A concurrent machine can also handle such non-numerical problems as event-driven simulation and artificial intelligence, Seitz says. Finally, a concurrent architecture is well-suited for parallel algorithm development, for which Intel hopes its iPSC products will become a foundation to develop the next generation of Cosmic Cubes.

—Nicolas Mokhoff
Senior Editor

SYSTEM TECHNOLOGY
(continued on page 65)
The billion-dollar digital voice processing market is emerging now. As an aggressive PBX or computer OEM, are you ready to get your share?

You can be—if you start now by investigating the new DSC-2000 VoiceServer™ from Digital Sound Corp. It's the only available all-digital end-to-end applications processing system optimized for real-time voice capabilities. And it's got some powerful advantages going for it.

**EARLY MARKET ENTRY** R&D in voice processing is costly and time-consuming. But at DSC, our scientists have years of hardware and software experience in speech processing, minimizing your product development time.

And because the VoiceServer uses only industry-standard computer and telephony interfaces, integrating it into your system is easy.

**PRODUCT EXCLUSIVITY** You don't want another "me too" product. With the VoiceServer's Open System Architecture™ Multibus and UNIX System V software, customization becomes simple. And our software packages for voice mail/file applications are just a starting point. Off-the-shelf software makes it easy to add concurrent voice, data and communications processing.

**OBSOLETE PROOF** DSC is already developing the next generation of digital voice applications: converting text to voice, recognizing spoken commands, and more. You can offer these enhancements to VoiceServer users as future options—without obsoleting your customer's system. Result: extended product life-cycle plus additional revenues for you.

**MAXIMUM PROFITABILITY** The VoiceServer costs about a fifth as much as other systems that don't do nearly as much. It delivers high-quality digitized speech at a third the bit rate of competitive products. It cost-effectively handles 200-4,000 stations.

Put all these figures together, and they spell low costs, and high profits for PBX or computer OEMs. We wouldn't want it any other way.

The window of opportunity in the digital voice applications market is wide open right now. Better call DSC and start locking in your share.

**VOICESERVER™ by**

Digital Sound Corporation
2030 Alameda Padre Serra
Santa Barbara, CA 93103
(805) 569-0700

Open System Architecture is a registered trademark of Digital Sound Corporation. Multibus is a registered trademark of Intel Corp. UNIX is a trademark of AT&T ©1985 Digital Sound Corp.

CIRCLE 38
AMP Micro Series 50.
Good things come in high-density packages.

Connecting more and more conductors in less and less space isn't such a big job anymore. The reason: AMP Micro Series 50 high-density connectors.

We've engineered high performance into a micro-miniature package designed to meet rigorous military specifications. Low mating force contacts make it easy to connect up to 100 circuits, and positive contact retention in the housings is assured with full potting on both flying lead and pc mount styles. There are single in-line styles as well, for very low profile applications.

We know you need more than product, too, so we provide more. Engineering. Design. Delivery. Anywhere you want help in developing small high-density packaging, just ask. At AMP, we're getting smaller in a big way.

For more information, call the AMP Micro Series 50 Desk at (717) 780-4400. AMP Incorporated, Harrisburg, PA 17105.

AMP Interconnecting ideas

Available in both metal and plastic configurations, only AMP Micro Series 50 connectors have positive lead-in pin and socket contacts to avoid stubbing.

CIRCLE 39
The UDS Trellis Supports OEMs At 14.4 kbps

UDS has applied the latest in trellis coding technology to a new OEM card modem for leased-line networks. It supports three coded data rates (14.4, 12, and 9.6 kbps), as well as uncoded traffic at 14.4 and 12 kbps. V.29 may also be specified.

Its unique ability to train on data, combined with trellis coding, makes this modem a new and powerful tool for increasing throughput and reducing error rates within your system. Self-test options and other features can be readily customized, on only 58 square inches of PCB, for OEM applications.

If your system is feeling the weight of a growing throughput requirement, support it with a UDS trellis coded modem. Specifications and prices are available from Universal Data Systems, 5000 Bradford Drive, Huntsville, AL 35805. Phone 205/837-8100. Telex: 752602 UDS HTV. Inquiry hotline: 800/633-2252, ext. 370

Universal Data Systems

UDS modems are offered nationally by leading distributors. Call the nearest UDS office for distributor listings in your area. DISTRICT OFFICES: Atlanta, GA 404-998-2715 • Aurora, CO 303-368-9000 • Blue Bell, PA 215-643-2399 • Boston, MA 617-787-8180 • Columbus, OH 614-886-3005 • East Brunswick, NJ 201-236-1515 • Glenview, IL 312-998-8160 • Houston, TX 713-998-5506 • Huntsville, AL 205-837-8100 • Issaquah, WA 206-292-9600 • Mesa, AZ 602-820-6611 • Minnetonka, MN 612-938-0230 • Mountain View, CA 415-996-3323 • Richardson, TX 214-663-0000 • St. Louis, MO 314-434-9919 • Silver Spring, MD 301-942-8568 • Tampa, FL 813-842-0185 • Thousand Oaks, CA 805-496-3777 • Tustin, CA 714-569-8001 • Willowdale, Ont, Can. 416-495-0008 • Ypsilanti, MI 313-485-9882

CIRCLE 40

Created by Dayner-Hall, Inc., Winter Park, Florida
Languages promote parallel processing

Hardware designers now have two chips at their disposal for designing parallel systems. First released for nonmilitary use in 1984, NCR's Geometric Arithmetic Parallel Processor chip was the first true systolic processor chip to reach the general market.lnmos' T424 silicon transputer (announced over a year ago), will be available in sample quantities around the middle of this year.

When programming computer systems with numerous individual elements that process in parallel, at least two difficulties become apparent. While conventional von Neumann machines process data according to a list of serial instructions, parallel machines partition instructions and data among processing elements. The logic of a program—hard enough to decipher in a serial system—becomes much more complex in a parallel machine. Communication among independent processes or processing elements also becomes even more complicated.

Both these difficulties stem from the logical and physical configuration of the parallel computer. Without a high level language compiler to address some of these concerns, the programmer can become mired in hardware. Furthermore, there is no direct way of converting programs designed for serial execution to run efficiently on parallel computers.

High level language serves transputers

Fortunately for the engineer who has to program a system under development, the transputer was designed with high level languages in mind. The transputer has been optimized to execute lnmos' Occam language, which was created to program parallel computers. Thus, it offers an existing set of development tools. Meanwhile, NCR, with its hardware already on the market, is busy generating a set of software-development tools.

Paul Sullivan, director of Digital Signal Devices at NCR's Microelectronics Division, Fort Collins, Colo., feels NCR's hardware-first approach is fully justified. "Our chip is much easier to program than the transputer," he claims, because it is a single instruction, multiple data processor. It therefore uses one sequential stream of instructions. Sullivan sees software support as less important for the Geometric Arithmetic Parallel Processor (GAPP) chip than for the lnmos (Colorado Springs, Colo) transputer. The GAPP chip, he adds, is oriented to working on two-dimensional arrays of data, such as images or matrices.

As Sullivan points out, the chips do not compete directly. They differ...
QUIETER THAN AXIAL FANS.

ITT Cross-Flow Blowers cool more quietly than virtually any of the axial fans you're using right now. They're lower in profile, too, measuring only 2.3 inches or 60 mm high.

These blowers aren't just quieter by design. In many cases, they can reduce noise levels even further by requiring fewer cubic feet of air per minute to do a given cooling job. The reason: an airflow pattern that causes less turbulence and fewer hot spots.

ITT Cross-Flow Blowers deliver 20 to 600 cubic feet per minute. You can pick from many sizes, configurations, terminations, bearings, and lubricants. And ITT's technical support is second to none. Contact your nearest ITT Schadow representative or mail the coupon for details.

Please send literature on ITT Cross-Flow Blowers.

Have a sales rep call.

Name
Title
Company
Address
City
State
Zip
Telephone ( )

MAIL TO: ITT Schadow Inc., 8081 Wallace Road, Eden Prairie, MN 55344
(612) 934-4400

Schadow
ITT

CD-4

SYSTEM TECHNOLOGY/SOFTWARE

significantly in their design, programming, and applications. In contrast to the GAPP chip's single instruction, multiple data systolic architecture, Inmos' chip exemplifies the more complex multiple instruction, multiple data architecture. Despite its inherently greater complexity, this chip holds a promise of parallel processing that is readily programmed using Occam.

Occam is designed to overcome most of the obstacles presented by parallel processing. Wherever processes can clearly execute in parallel, the programmer can specify that they should. Yet the programmer need not worry about the physical configuration of the processor that will execute the code. Occam is a high level language that can run on a traditional von Neumann processor, such as the 68000, just as readily as on an array of transputers.

Since the language the transputer will execute has already been defined, designers can start building systems that will be tested on the Eurocard version of the transputer expected out the middle of this year. For those impatient to start with the software, Inmos' Occam Programming System is already available for the VAX/VMS.

New package

NCR's GAPP Simulator/Assembler package, currently in beta test, will be announced for release some time this month. The package consists of two utilities that run under the Unix operating system. The assembler translates GAPP instruction mnemonics and address specifications into object code for downloading into RAM. The simulator allows the user to execute GAPP programs. It also provides basic debugging facilities, such as the ability to examine GAPP RAM contents and view the state of processor element registers.

Users will eventually be able to write and test GAPP programs using the GAPP Evaluation Module. The module, currently scheduled for release in October, is a two-part system. The first part is a board for the IBM PC that contains a 12- x 12-GAPP array. The second is software that permits the user to program the GAPP array in a high level language, and then interactively debug the resulting program.

The new language that NCR is introducing for the GAPP is called GAL—for GAPP Algorithm Language. GAL is a subset of C that supports all arithmetic, logical, and assignment operators that apply to integers. The language supports subroutines and integer functions, as well as the If, If-Else, For, and While control statements.

Specifics of GAL

Besides these C-like aspects, GAL includes some features unique to GAL itself. Among these are a new variable type used to refer to sets of adjacent RAM locations within a processing element. The "image" variable defines such RAM locations by specifying a starting address and a number of bits. This is a bit-level analog to byte array structures in languages such as C.

A major difference occurs in the use of the image variable type. Since each instruction is executed by every processing element in the GAPP array, the GAPP environment is inherently two-dimensional—as is appropriate for image-processing applications. Image variables represent the third dimension, which contains attributes of the data array, or pixels. The most obvious use of image variables is to specify color or shades of gray.

The value for that processing element's pixel is stored in each processing element's RAM. That local value is referred to by the image variable. Image variables are defined:

image SCRATCH : 3 : 7 ;
or image SCRATCH : 5 ;

The first statement defines an image variable Scratch with 7 bits starting at address 3. The second statement defines the location of an image variable Scratch with 5 bits, but leaves the location up to the compiler. These image names can then be used in a manner similar to integers, and a programmer can define and call an image function.

Unlike GAL, Occam is not designed as a hardware-specific language. It is used less for hardware-specific variable types than for
For years, the quality of computer graphics has been limited by the resolution of display monitors. But at Ikegami, we're making it easy for your system to live up to its images with our new DM-2050 60-Hz noninterlaced superhigh resolution RGB monitor. Sporting a 1280 x 1024 pixel display and 100-MHz-plus video bandwidth, it gives you reliability and stable operation, eliminating the need for a long-persistence phosphor.

**Simpler is better**
How did we do it? By keeping it simple. And that we did. The chassis of our new DM-2050 is a marvel of compact, modular and functional design. In fact, Ikegami's unique design configurations all the circuit boards by function within the chassis.

**Keeping cool**
We also took some steps to make sure our monitors wouldn't blow your designs. For example, we made the DM-2050 run so cool it doesn't require a blower. That means your monitor will never overheat because of blower failure. It also means the DM-2050 is lighter and more efficient.

**Playing it safe**
Along with meeting these time-honored Ikegami standards of simplicity and reliability, we also made our new 64-KHz monitor meet a few others along the way. Like UL, DHHS, CSA, IEC, FCC and VDE standards for safety and emissions. Now you can put the same monitor in every system you sell no matter where in the world it is used.

**Keeping a low profile**
But no matter what system you put the DM-2050 into, you know it will always fit in. The unique packaging of the DM-2050 fits right into CDA 19V enclosures. So in many cases, you won't have to change your existing design. And its extremely compact size gives you a free hand in new designs.

**The price is right**
You might think that a superhigh resolution monitor as advanced as your designs would come at a state-of-the-art premium. But the DM-2050 won't put a drain on your system's resources. In fact, Ikegami will make your profit picture look even better, because it's a finished product with on-time delivery.

In addition to the DM-2050, Ikegami makes a full line of color and monochrome monitors for virtually all OEM applications. For information, contact Ikegami Electronics (U.S.A.), Inc., 37 Brook Avenue, Maywood, NJ 07607; (201) 368-9171. In the West, 3445 Kashiwa Street, Torrance, CA 90505; (213) 534-0050.
dividing procedures into parallel processes. Occam includes interprocessor communication and the primitives for parallel processing.

A parallel procedure

A classic example of parallel processing is the multiplication of N pairs of numbers, all of which are known initially. This allows the numbers to be processed in parallel. Therefore, the entire process executes in the time required for the slowest multiplication. Such instances of parallelism use parallel processors in the most efficient way possible.

Such an operation can be programmed on the GAPP chip in GAL only if all the multiplicands were multiplied by the same multiplier. Thus, in applications that are not inherently systolic, the Occam/transputer combination provides a more hospitable environment. In purely systolic applications, such as image enhancement, the transputer's other capabilities might be wasted.

In practice, relatively few applications allow parallel processor to run at full efficiency. Sequential operations creep into all but the most inherently parallel procedures. For this reason, Occam includes primitives for programming sequential operations simply.

Operations such as assignments and procedure calls are considered processes in Occam. While it supports procedures, Occam does not support functions or recursion. Procedures receive their arguments either as values or variable addresses. Variable address arguments permit the procedure to return a value to the calling process.

Future versions of Occam will support more general data types. But currently, Occam supports integers, arrays of integers, byte arrays, channels, and channel arrays. Channels are one-way streams of synchronized data that provide physical or logical connections between processes. A special case is the time channel, which provides each process access to a freely running clock. Thus, Occam supports the programming of processes that operate at specific times.

A real option for designers

At present, system designers have a real choice between the GAPP systolic chip designed for image processing (and similar applications) and the transputer designed for more general parallel tasks. With effective programming languages available for both processors, they can begin conceiving a new generation of computers to handle tasks that have resisted handling by previous systems.

While the GAPP chip represents a finished product for which the supporting software tools are being put in place, the transputer is the first in a related series of products. A link adapter that interfaces the transputer to other devices—including universal synchronous receiver/transmitters, DMA controllers, and other transputers—is planned as well. Cascadable hardware will be available for configuring diverse systems with applications that will include graphics, database, and scientific applications. Meanwhile, the current set of software tools will continue to evolve.

—William E. Suydam, Jr, Senior Editor
We'll work with you from the desktop up.

If you're facing a “make or buy” decision on terminals or display stations for your system, let's talk. Before you set out with your interpreters, current adaptors, conversion tables and visas.

Since we own Wyse Taiwan, our manufacturing facility in Taiwan, we can give you the offshore cost advantages, plus design expertise you won't find anywhere else at any price.

With a line as complete as ours, we may already have something close to what you need in a terminal, microcomputer or workstation: from our best-selling WY-50 ASCII terminals and DEC-compatible WY-85s, through the WYSEpc, all the way to high performance color graphics workstations.

We've packed more performance, more features, more style and more quality into each product, and still maintained low cost leadership in every case. Which explains why, at 20,000 terminals a month, we're now the leading independent supplier. So, you don't have to go any farther than California to satisfy your high volume, low cost requirements.

Whether it's modifying part of our existing line for you, or creating something from the desktop up, no one can give you more display for the money.

We'd like to be on your team, working in partnership from the desktop up.

Call our OEM line, (408) 946-7115, and let's talk about how we can make an impressive display together.
Introducing a 200 Megasample/Second Digitizing Oscilloscope...

You've never before been able to performance for so reasonable

At only $7600, the new HP 54200A 200 Megasample/Second Digitizing Oscilloscope is a major breakthrough in digitizing oscilloscope price/performance. Its 200 megasample/second digitizing speed and computer-based architecture multiplies your effectiveness dramatically by giving you automatic in-depth parametric answers at the push of a button. With it you can characterize and debug your designs much more thoroughly, and in much less time, than previously possible.

Automatic measurements may be tailored for your unique measurement requirements.

A major advance in measurement capability.

Current circuit design tasks (with increased digital as well as analog electronics) have left most conventional scopes unequal to the task. Faster speeds and closer coupling between digital and analog circuit sections have placed new demands on the "general purpose" oscilloscope. The new HP 54200 A/D meets these needs with a quantum leap in measurement capability and ease-of-use. You get two channels of simultaneous signal acquisition and viewing, both with a full 50 MHz bandwidth; even in single-shot mode. Powerful firmware gives you detailed waveform characterization at the push of a button. And the HP 54200D, with 27-bit state triggering, is a natural for designs incorporating today's advanced microprocessors.

Digital storage simplifies waveform capture and analysis.

The HP 54200 A/D gathers, stores, and manipulates analog data digitally. The result is a number of performance breakthroughs for you. Because waveforms are stored in digital memory, the HP 54200 gives you infinite display persistence; the display is absolutely immune from blooming or fading common with conventional analog storage oscilloscopes. One-button Autoscale gets you up and running quickly by automatically setting up the time base, vertical range, vertical offset, and trigger level. Signal averaging lowers the noise floor to reveal even minute signals. Negative time capability lets you look before the trigger event to examine cause and effect relationships. Accumulate mode lets you capture that one-in-a-million glitch and view it with crystal clarity.

Easy programming simplifies prototype characterization through automation.

Now you can easily afford to bring the time-saving advantages of automated test to your design bench. The HP 54200 A/D's English-like programming language and enhanced debugging facility lets you quickly develop
buy such incredible a price.

complex test routines that you can then re-run at will as you alter circuit parameters. You can connect the HP 54200 A/D to HP printers or plotters including the HP 2225A Thinkjet® printer for instant hardcopy, or to an HP Model 9000 Series 200 desktop computer for sophisticated waveform analysis and test automation.

Call HP today.
Call us today for more information on the new HP 54200A ($7600*) or the HP 54200D ($9800*) 200 Megasample/Second Digitizing Oscilloscope.

If you need even wider bandwidth, send for information on the new HP 54100 A/D 1 GHz Digitizing Oscilloscope. Call your local HP sales office listed in the telephone directory white pages. Ask for the electronic instruments department.

*USA list price only.
A CALAY MESSAGE TO ALL PCB DESIGN MANAGERS:
EXAMINE THE LATEST TECHNOLOGICAL CAD BREAKTHROUGH
RECENTLY INTRODUCED FROM EUROPE TO THE USA...
The CAD-Credible Calay V03 CAD System for PCB Design:

- New and User-Friendly, Powerful Interactive Features
- The Unequaled Calay Technology for Surface-Mounted Devices
- Efficient Automatic Placement Package
- Simple, User-Definable Post Processing and Documentation
- Latest Interfaces to All CAE Systems
- The AWESOME Calay Automatic ROUTER

Together, they are integrated into a system V03 which represents CAD-credibility as offered only by Calay.

Calay, still a young company in the USA, has well-established, sophisticated roots in Western Europe. In only 4 years, over 200 of our systems are in use in U.K., Germany, Scandinavia, Holland, France, Switzerland, and now in the USA.

The new interactive capabilities of The Calay V03 will knock your socks off! The PC boards are prepared quickly, utilizing the Calay high resolution graphics, the on-line design rule check, and the heretofore unmatched features allowing easy creation of new library components! And then, instead of facing the gruesome task of manual routing, you let the 100% automatic Calay Router do the job from start to finish.

PC boards are Calay-routed day, night, or during weekends without operator presence or assistance. In the morning of the workday, completed PC layouts are ready for further processing—even complex digital and analog boards, multi-layer boards, chip-carrier boards, odd-shaped boards, and those very dense boards. No more long hours to find the solution, the Calay V03 CAD System does it for you.

The Calay V03 is based on U.S. hardware. The computer, terminals, digitizer, and peripherals are U.S.-made and assembled in the Calay facility in California. The amazingly efficient software comes from Germany. The resultant combination gives you the ability to make PC layouts faster than anyone in your field, including PCB designers who use our competition's latest CAD equipment.

In the short time that we have been in America, we have placed systems at facilities of well-experienced CAD users, major electronics manufacturers, and many independent PCB service bureaus. They all swear by Calay and lend further credibility to our superb service and software support. And if you have never used CAD before, CALAY is the only way to start!

The price will surprise you. The Calay V03 costs substantially less than most of the high-ticket CAD systems, yet beats them all in performance and productivity.

Since we started delivering The Calay V03 CAD System, it has been evident that the decision makers in the respective interested companies have determined time and time again that there is no alternative to the level of performance and productivity of Calay.

And that's what CAD is all about! Get your toughest PC boards designed fast on Calay and, as a result, get your product out on the market ahead of your competition.

Call for a Calay demonstration and details or ask us for a free-of-charge, TRUE benchmark.

CALAY SYSTEMS INC.
2698 White Road
Irvine, California 92714
714 863-1700
Telex 6711321

In Europe Contact:
CAL-KROSCHESKI GmbH
6050 Offenbach/Main
Heinrich-Krumm-Str. 5
Tel. (069) 892-065 Telex 041 52775
Federal Republic of Germany
An image processor can be expensive. Unless it's the FD5000. For $11,500, you can purchase an 8 bit frame buffer with driver software. And the system doesn't stop there. As your needs expand, so will the FD5000 to a full 32 bit image processing system for advanced applications.

Check these basic and optional features:

**Flexible Architecture:**
Two 12 bit deep images or three 8 bit images with 4 bits of color or monochrome overlay provide monochrome, pseudocolor, and true color.

**60Hz Flicker-Free Display:**
Bright, flicker-free image display at 60Hz; 30Hz for image processing and real time input.

**Feedback Processor:**
Five times faster than host-based operations for convolutions, digital filtering, interactive math, regions of interest, and recursive filtering.

**1024 x 32 Bit Memory Arrays:**
Optional memory configuration provides user choice of image size and processing precision to display through 512² viewport.

**MINI-LIPS Image Processing Software:**
Interactive keyboard control; prompts for filters, real-time math, Look-Up Tables, histograms, geometric operations, utilities, and image storage; demo programs include source code.

**The Closer Look:**
The FD5000 will minimize the load on your host CPU and your processing staff. Peripheral or stand alone configurations are available.

**Give Us A Call:**
We'll be happy to discuss your application needs and the FD5000 at your convenience.

Gould Inc., Imaging & Graphics Division
1870 Lundy Ave., San Jose, California 95131
Telephone (408) 263-7155 TWX (910) 338-7656

European Headquarters
Tegenersee Landstrasse 161, D-8000 Munchen 90, West Germany
Telephone (089) 6-92-79-06 Telex 5218078 GOUI D
Eurocard bus takes a test drive in the United States

A 16-bit bus designed on a single-height Eurocard is traveling the roads of America in its quest for cost-sensitive, 16-bit control applications. The growing popularity of large-format, 16- and 32-bit bus designs has created a gap between high-end applications and dedicated control functions long dominated by the 8-bit STD bus in the United States.

While some attempts have been made to force 16-bit designs on the STD bus, it remains an 8-bit bus. It will never fully accommodate 16-bit processors without fancy multiplexing schemes. The European entry for this niche is the G-64 bus from Gespac (Mesa, Ariz), a subsidiary of Gespac, SA, of Geneva, Switzerland.

Gespac introduced the G-64 bus in Europe in 1980, where it received a big boost from a second-sourcing by the French giant, Thompson CSF. Thompson CSF is also establishing a significant presence in the United States. But simply shipping products—even high quality, reliable products—is not enough to gain wide acceptance. Several other factors must work together. These include product support, a base of software specific to the various boards, and module-development support. Moreover, in order to attract other manufacturers, the bus specification must be placed in the public domain.

Factors encouraging acceptance

The need for, and eventual acceptance of, a 16-bit bus on a small form factor in the United States is without dispute. The G-64 bus is but one of a number of European candidates that could fit the bill. Since the large-format VMEbus (a double-height Eurocard with DIN connectors) has already attracted major manufacturers in the United States, there appears to be no American resistance to Eurocard designs per se.

G-64 has 16 nonmultiplexed data lines and 16 address lines, plus a page-signal and memory-select line. These allow it to address up to 256 Kbytes without multiplexing. DMA is supported by three DMA control signals and one daisy chain line used for DMA and interrupt priority control. Interrupts consist of three interrupt signals and one interrupt acknowledge signal.

The G-64 design now uses the 64-pin DIN 41612 type B connector. But Cosma Pabouctsidis, president of Gespac in the United States, has said his company will develop boards incorporating the current G-64 specification with a 96-pin DIN connector. This will provide a full 32-bit address space for those microprocessors able to use it, as well as seven levels of interrupt. According to Pabouctsidis, the 32-bit design would be backward compatible with current specifications, preventing loss of design investment.

Current 8- and 16-bit processors supported by Gespac on the G-64 bus include the 6800, 6809, Z80, 8085, 68000, 16032, 8088, and J-11. The company also offers a broad range of memory boards, interface boards, controllers for floppy and hard disks, and transducer boards. To date, however, no U.S. manufacturers other than Gespac are producing G-64 board products. About 16 to 20 companies in Europe manufacture competitive products. The G-64 bus specification is in the public domain, however, and Gespac apparently offers support and information to other manufacturers through a users’ and manufacturers’ group in Geneva.

Software library eases design

Two other major requirements for any de facto acceptance of the bus are availability of software and development support. The case of the STD bus provides a clear example of how important this can be. The existence of software modules has greatly eased the task of designing with, and developing systems based on STD boards.

In the case of G-64, the lack of large libraries of software modules could be regarded as either a deficit or an opportunity for U.S. companies. Gespac itself supplies some modules, such as software drivers for its IEEE 488 boards. But the company is nowhere near ready to support software for all the boards in its product line. It does supply CP/M operating systems and utilities for most of the processors that work on the bus. And some development software is available—notably a 16032 cross development package that runs under Z80 CP/M. Nevertheless, it looks as though true development support will have to come from elsewhere.

Development systems based on floppies or Winchester drives have been
built around a given processor and packaged in a G-64 card cage. CP/M editors, assemblers, debuggers, and compilers presumably would help develop the drivers and system software for a given design. Thus, a great deal of work needs to take place if G-64 is to assume a position as an accepted bus in U.S. industry.

Second-sourcing of G-64 products in the United States does appear to be happening with the help of another European company. Thompson CSF is not only second-sourcing some of Gespac’s board products, it is also producing G-64 boards that include designs based on Thompson CSF ICs. There is, for example, a graphics module that incorporates the 9340/41 alphanumeric and graphics processor chip set, as well as a graphics board using the 9367 graphics processor. Turnabout being “good” play, Gespac is likewise second-sourcing some Thompson CSF designs.

In the support and development, Thompson provides ROM-based software with its boards and an 8-bit development system for G-64 cards. The Themis development system is primarily aimed at 6800/6809 processor family and OS-9 operating system.

At this point, the G-64 appears to have a head start on the road to acceptance. It is charting a course through an area where a definite need exists for a small-format, 16-bit bus design to be used in control applications. Its ultimate success will depend on attracting more manufacturers, and on the appearance of a broader base of software development support. To date, two European manufacturers are driving the bus in the United States—one a very major company at that. And the path is straight toward making the G-64 a naturalized American.

—Tom Williams, West Coast Managing Editor

Emerging QIC standards enhance tape flexibility

New standards for quarter-inch magnetic tape, now under consideration by the Quarter-Inch Compatibility Committee, will provide more options for system integrators and end users. One proposed standard will double the storage capacity of 600-ft tape. Another proposed standard, designed primarily for the 3½-in. Winchester backup market, will probably be a variation of the Tallgrass Technologies (Overland Park, Kans) Personal Computer/Tape format. This controversial new approach gives magnetic tape some of a floppy disk’s features.

The QIC committee, which includes representatives from 14 companies, has so far approved a set of standards for 9-track tape. QIC-24 is a formatting standard for 3M Corp (St Paul, Minn) DC300XL or DC600A tape, or equivalent. This standard, designed for streaming magnetic tape, allows the 600-ft DC600A tape to store 60 Mbytes. QIC-2 is an intelligent interface standard that supports QIC-24, and QIC-36 is a device-level interface standard.

With support from 3M, Tallgrass’s PC/T format has been accepted as a starting point for development of a QIC-100 standard. Designed for 3M’s yet-to-be introduced DC2000 tape, this standard will allow 40 Mbytes of storage on a 24-track, 200-ft tape. Unlike other standards proposed by the QIC, PC/T allows individual data blocks to be overwritten without prior erasure. It also supports an extensive error correction mechanism, and does not require read-after-write verification.

A new approach

The proposed QIC-50 standard, originated primarily by Qantex (Hauppauge, NY), is a recording format that places 20 tracks and 120 Mbytes on DC600A or equivalent tape. Although QIC-50 has the same block format as QIC-24, it adds an error correction mechanism. QIC-59 is a device level interface similar to QIC-36.

No QIC-50 products are available at this time. However, Tallgrass recently announced a series of PC/T products that use DC600A and DC1000 tape. Hewlett-Packard’s Greeley, Colo division is believed to be working on a line of PC/T products, but project manager Mike Tremblay would not comment on such reports. Tremblay affirmed Hewlett-Packard’s support for PC/T, however.

By allowing overwrite of individual blocks, PC/T allows the user to
TEMPLATE®
is no longer
selling
TEMPLATE
(only)

Call us.

TEMPLATE
The Software Division of Megatek Corporation.
The Innovators in Graphics Software.
9645 Scranton Road, San Diego, CA 92121  (619) 457-5359

TEMPLATE is a registered trademark of Megatek Corporation.

CIRCLE 47
update files without rerecording the entire tape. Although access is slower, the tape behaves much like a floppy disk. "We're not selling it as a streamer, we're selling it as online archival storage," says Tallgrass's marketing vice president Steve Volk. "I don't think tape will survive only as a backup device."

To allow overwrite, PC/T puts ID records on the tape when the tape is formatted. These records, which are never changed, serve as guideposts to the data blocks that follow them. In the Tallgrass implementation, a tape operating system provides a directory structure that links data blocks to files. Since data blocks have their own internal ID records, the directory structure can be reconstructed by scanning the tape.

In contrast, neither QIC-24 nor QIC-50 tapes are preformatted with ID records, and QIC-24 does not permit overwrite at all. According to Mario DiFede, author of the QIC-50 specification and product manager for magnetic tape products at Qantex, block replacement could be implemented with QIC-50 in software. QIC-50 allows penetration of the oxide layer to overwrite the tape—the technique used by PC/T. DiFede does not see block replacement as a likely implementation of QIC-50, however.

PC/T allows the systems integrator to set data block length from 128 to 8192 bytes. To simplify controller electronics, the system integrator can interleave blocks. Although PC/T has been suggested as QIC-100, it is not device dependent and can be used for any type of magnetic tape. For this reason, Tallgrass representatives vigorously deny claims that PC/T is a "low end" format.

Read-after-write controversy

PC/T format provokes heated actions because it was designed for use with single-gap heads. These heads simplify drive electronics, but do not permit the read-after-write verification provided by dual-gap heads. To verify after a write, the entire tape needs to be rewound.

PC/T does not prohibit dual-gap heads. But it does include an extensive error correction mechanism that is not dependent on read-after-write. "With adequate error correction, there's really no purpose for read-after-write," says Tallgrass president Dave Allen. "But that's really a hot potato. The tape drive industry has grown up on read-after-write."

The PC/T error correction mechanism, based on a 3M error correction scheme, splits each data record into two data records. A parity record is created by taking the exclusive OR of the two data records. If either data record is destroyed, it can be reconstructed from the other data record and the parity record. With an original data block length of 8192 bytes, this plan allows correction of 4096-byte segments.

Allen says this level of data correction is necessary in the personal computer market. Read-after-write is insufficient, he maintains, because tapes can be easily damaged or contaminated. Critics say it requires too much overhead, and does not replace the need for read-after-write. "You don't need anywhere near that depth of error correction with a read-after-write head," says Richard Gorgens, president of Alloy Computer Products (Framingham, Mass). "And without a verification pass, even with parity, I wouldn't trust it."

QIC-24 has error detection, but no error correction. QIC-50 allows correction of up to two 512-byte data blocks out of any 30 blocks. The PC/T format could conceivably be used without error correction—but
A Universe of I/O Solutions for Multibus™ Systems

Getting signals to and from your Multibus™ is our business. We've already done the design and engineering work to solve many of your microcomputer interfacing problems, so you can spend more time on total system integration and performance. We have over 40 Multibus™ analog and discrete I/O cards "on the shelf," ready to go to market in your systems right now.

These low cost boards give you the flexibility you need for a wide range of applications.

Benefits include:
- fast, simple programming
- memory or I/O mapped
- easy installation
- powered from system bus
- flexible system configuration
- fast system development

Signal Types
- ±10V
- ±10mV
- 4 to 20mA transducers
- thermocouples
- RTD
- DC sense
- AC sense

- contact closures
- TTL
- discrete I/O
- pulse counter
- pulse width
- frequency
- period
- analog outputs

Write or call for complete specifications and pricing information.

Data Acquisition and Control Systems Division
3831 E. 44th Street, Tucson, AZ 85713 • (602) 746-1111

Putting Technology To Work For You
Tallgrass is determined to keep it in the QIC-100 specification, Allen says.

Into the market

Although PC/T is only a starting point for QIC-100, it appears the eventual standard will look much like PC/T. Heavy backing from 3M, the dominant manufacturer of quarter-inch tape, is one factor in PC/T's favor. "We believe it's the most powerful and most versatile of the various formats proposed," says William Crammatte, product planning supervisor for 3M's data cartridge product line. In particular, Crammatte supports PC/T's error correction method and its ability to update files.

Meanwhile, Tallgrass has gone ahead and introduced a line of MS/DOS-compatible PC/T products. These include the 5000 and 6000 series HardFile products, which combine a 5 1/4-in. Winchester with a 60-Mbyte tape. The Grasshopper, a PC/T tape drive that fits into a 3 1/2-in. form factor, has been introduced to the OEM market. Tallgrass has a formatter chip that implements PC/T, and expects to offer PC/T controllers eventually.

In the Tallgrass implementation, tape is "online"—meaning users do not have to exit programs to access the tape. Tallgrass is also working on software that will make the tape operating system totally transparent to the user. This scheme allows the tape operating system to capture all MS/DOS function calls, and route tape and disk requests to the proper source.

Tallgrass will have to overcome buyer resistance in two areas: overhead and speed. Because of the error correction method, a 90-Mbyte unformatted tape yields only 60 Mbytes of storage. The backup rate is about 1 Mbyte/min, while a QIC-24 tape can process 2 to 3 Mbytes/min.

An evolutionary approach

With a block format identical to QIC-24, the proposed QIC-50 standard is not a radical departure from existing tape standards. Like QIC-24, it is basically a streaming, gapless format that requires read-after-write. Compatibility with QIC-24 is an important criterion. "We want to allow QIC-24 users to be able to read their old tapes," says DiFede.

An error correction mechanism has been added to QIC-50. Like PC/T, an exclusive-OR method is used to build parity blocks. However, there are only two parity blocks for each 30 data blocks, permitting reconstruction of up to two 512-byte blocks.

QIC-59, as a device level interface, is basically QIC-36 with only a few changes. QIC-2 can still be used for an intelligent interface. However, new interface standards will have to be developed for QIC-100. The 50-conductor cable used by QIC-36 is not designed for a 3 1/2-in. form factor.

DiFede speaks respectfully of PC/T, but notes that QIC-50 is more accessible to system integrators. "PC/T is probably the best format around in terms of the amount of information contained," he says. "But it's the hardest to implement. Only one company has a formatter chip, and the ability to use it is restricted. With QIC-50, there's no licensing and no limitations."

A low cost alternative to QIC standards, the FloppyTape format from Cipher Data (San Diego, Calif), provides block replacement by simulating the data structure of a floppy disk drive. The format is implemented directly by the floppy disk controller. This poses such limitations as low format efficiency, but FloppyTape does not require a specialized formatter chip. While PC/T, QIC 24, and QIC 50 use group codes recording, FloppyTape uses the lower density modified frequency modulation favored by the disk drive industry.

Like all standardization efforts, the QIC process is subject to divisive arguments and proprietary conflicts. Once standards are approved, however, system integrators will have more alternatives in the tape backup market, with support from controller and tape drive manufacturers.

—Richard Goering, Field Editor

Let's hear from you

We welcome your comments about this issue. Just jot them on the Reader Inquiry Card.
Now you can expand your PC XT or AT into a powerful logic analyzer with features and utilities surpassing the best stand-alone analyzers . . . with the added benefit of thousands of applications programs now available for PCs.

Here's what you can get by adding Kontron's KSA Series Logic Analyzers to your IBM PC.

GREAT SOFTWARE ANALYSIS

Software engineers need more than mnemonic disassembly. They need to time tag execution cycles, run performance analysis histograms and trace program flow with the help of sophisticated triggering. They also need powerful comparison utilities to quickly detect faults and trigger on them. We listened. You can do all of these things and more with the KSA.

SUPERB HARDWARE ANALYSIS

Hardware engineers need high speed, glitch triggering, intermittent fault triggering, and de-skewed comparisons of timing data. They also need deep acquisition memories to capture long strings of data, especially when clocking at 100 MHz. Again, we listened. The KSAs 8K/16K memory gives you the wide angle perspective you've wished for but couldn't get at high clock speeds. And our 500 MHz option gives you about as much resolution as you are likely to need, with a powerful cross-triggering mode to help zero in on the toughest timing problems.

POWERFUL INTEGRATION CAPABILITIES

Specialized software or hardware analyzers have some serious limitations which can become painfully evident when an integration problem flares up. This is where the KSA really shines, combining the best of both in one powerful, flexible package. Now you can correlate synchronous and asynchronous data to solve your software/hardware interaction problems. And you can add transitional timing to examine asynchronous events separated by long periods of "dead time." There's nothing else like it.

CONFIGURABILITY AND PERFORMANCE

Not everyone needs 64 channels, software disassemblers, performance analysis or 500 MHz clocking rates. So we made the KSA configurable. You can put together the right combination for your present needs and expand it as required. You can even tie it in with our PC-based development system and get cross-domain analysis and development capabilities so powerful you'll wonder how you got along without them.

RELIABILITY AND SERVICE

The KSA Series brings high-performance logic analysis to your PC, but it also brings the same high reliability that characterizes Kontron's stand-alone logic analyzers.

And, if you experience a problem, Kontron provides fast and responsive on-site service and repair. We know you can't afford to lose your equipment for long.

We'd like to show you how easy it is to expand your PC's power into logic analysis. Call us for a demonstration and join our growing list of PC-based instrument users.

For more information contact:
KONTRON ELECTRONICS, INC.
630 Price Avenue
Redwood City, California 94063
800/227-8834
(415/361-1012 in California)
NEC'S 7800 SERIES GIVES YOU TWELVE APPLICATIONS-SPECIFIC MICROCOMPUTERS.

Instead of settling for older technology, such as Intel's 8051 or its closest clone, you can select one of 12 different single-chip solutions. One that's precisely right for your application.

No wasted power. No inefficiency in design. Just performance and low cost, pure and simple.

More features to choose from.
Not only do we have the competition out-numbered, we also have them out-featured.
• The 7800 Series comes in CMOS or NMOS.
• With 16-bit internal processors like the NEC 7809 and 7811.
• With 30 to 46 I/O lines.
• They're 30% more code efficient. And offer 50% faster execution times than the 8051.

There are also on-board peripherals such as comparators, full-duplex USARTs and watchdog timers. Plus numerous other options. And a choice of popular packages, including the 64-pin QUIL.

Support is in your favor, too.
You can fine-tune your application in less time and with less hassle. We offer everything from low-end, inexpensive PC-based development tools to our high-end development system, the MD-086. Not to mention sophisticated tools from Tektronix.

We also offer FAE and technical application assistance at our local sales offices and at our Technology Center near Boston.

The world leader.
As the world's largest producer of single-chip microcomputer products, we have the 7800 Series in high-volume production. And that keeps your system's cost down and turnaround time short.

Now you have every reason to call.
So before you reach for that other chip, or its clone, reach for the phone. And call NEC. We'll rush you product literature and give you the name of the applications engineer nearest you.

Call 1-800-632-3531. In California, call 1-800-632-3532.

WE'RE TAKING ON THE FUTURE.
IONS BY THE DOZEN.

NEC
NEC Electronics Inc.

CIRCLE 51
The

75 ohm Coax

RG-108A/U Twinax

RG-62/U Coax

Double RG-59 Coax

LANS-type Coax

RG-62A/U Coax

95 ohm Coax

100 ohm Twinax

©1984 Allied Corporation
At Amphenol Products it's only the beginning.
You can terminate most coaxial and twinaxial cables with minimal assembly time and effort using Amphenol® R.F. connectors. Our QUICKTRIM™ and SQUARE-CUT™ connector designs reduce cable preparation to a single cut. SURETWIST™ connectors thread directly onto the cable jacket. Our crimp designs offer low cost terminations using standard tooling.
Each design provides the ultra-reliable performance you require when interconnecting a host computer system with terminals, printers and other peripheral equipment. But top quality BNC and TNC plugs and jacks are only part of our computer connection capabilities.
We also provide a wide range of adapters and accessories to meet these functional requirements of your total data transmission system:

- **Splicing.** Amphenol jack-jack and tee adapters provide easy, reliable splices of twinax, coax and LANS cable. To provide protection from electrical shock on LANS installations, silicon rubber boots cover splices and cable ends.

- **Isolation.** Reduce noise by virtually eliminating "ground loop" or common mode current. Amphenol 31 Series isolated BNC and TNC feed through adapters and bulkhead receptacles provide uninterrupted signal paths and continuous shielding.

- **Termination.** Eliminate open circuits on signal transmission lines when output plugs are disconnected. Amphenol 362 Series automatic coaxial terminators with self-contained resistive loads and automatic circuit insertion switches feature a unique make-before-break mechanism.

- **Switching.** Help eliminate EMI and costly data transmission errors with Amphenol isolated-from-ground data switches. Available in panel mount, wall mount and desk top designs, these low cost, non-shorting switches are ideal for use in computer installations and local area networks.

For more information, technical assistance and prices...

**Call the new connector company**

1-800-323-7299

Amphenol Products world headquarters:
Lisle, Illinois 60532
NOW FOR $395 YOU CAN GET A FIELD-PROVEN ESPRIT.
THE ESP 6110

THE ONLY FIELD-PROVEN TERMINAL FOR UNDER $400.
Since its introduction, the reliability record of the ESP 6110 has been outstanding. In fact, Esprit terminals have the best reliability record in the industry.

5 USER–FRIENDLY EMULATIONS. Looking for flexibility? The ESP 6110 is compatible with the Pick™ operating system. And it comes with resident emulators for ADDS Viewpoint®, Regent 25®, ADM3A®, as well as, our own Esprit II and Hazeltine 1500. With menu driven selection so you just type in the mode you need.

AVAILABLE FOR IMMEDIATE SHIPMENT.
The ESP 6110 is no bare bones terminal. You get a 14” screen with tilt & swivel. Block mode editing. Low profile, DIN-standard, sculptured keyboard with a separate 14 key numeric/function keypad. Optional amber display. And we have a large stock ready to ship out today.


Esprit
Systems, Inc.
800-645-4508
CIRCLE 53
Whether it's for measuring one pixel or a screen full, UDT's got the CRT photometer that you need.

For the assembly line. The Model S351F is a tough little hand-held detector that can take a lot of punishment and still make highly accurate full-screen CRT brightness measurements.

What's more, it's inexpensive. You can easily outfit your assembly line personnel without investing a fortune.

But the S351F offers a lot more than portability, low price and rugged design.

Controls are kept to a minimum, making brightness measuring a snap. Simply hold the detector's soft rubber light shade against a CRT screen to take your reading.

There's also a S351G model that measures in candelas per square meter rather than the S351F's footlamberts.

Finally, each instrument is delivered with a 2-meter extension cable, 9-V NiCd rechargeable battery, battery charger and carrying pouch.

For the lab and the field. We built the 61CRT so you can make versatile CRT screen uniformity measurements in both your lab and in the field.

That's why it operates on a rechargeable battery pack. Weighs only four pounds. And comes complete with a rugged carrying case and battery charger.

You get complete measuring flexibility by attaching our optional 1120 reflex viewing module. It accommodates a wide variety of optional lenses, allowing you to zero-in on a single pixel. Or any portion of the screen.

For full-screen brightness measurements, simply operate the 61CRT as it comes stock.

Its detector head with lumilens gives you a 15° field-of-view, and a spectral response matching that of the human eye.

The system is calibrated in footlamberts or apostilbs.

And best of all, you'll find the 61CRT's versatility is very affordable.

UDT's got your solution. So when you need CRT photometers that measure up in flexibility, ease of use and economy, just look to UDT.

For all the details, call us today at (213) 978-0516. Or write United Detector Technology, 12525 Chadron Avenue, Hawthorne, CA 90250. Telex 18-2458.
SID '85 displays variety of information

This year's annual meeting of the Society for Information Display will be as diverse as its membership. To encompass all phases of the industry from chemistry to physics and from engineering to human psychology and ergonomics, SID '85 (April 29 through May 3 at the Sheraton Twin Towers, Orlando, Fla) will consist of three parts. The standard symposium sessions (Tuesday, Wednesday, and Thursday), evening panel sessions (Tuesday), and half- or full-day seminar sessions (Monday and Friday) will demonstrate that SID '85 is not a marketing symposium masquerading as a technical conference.

The largest area of growth in information display through the past several years has been in systems and applications, according to the conference's general chairman James N. Price. (He is supervisory engineer and project manager at the Naval Ocean System Center in San Diego.) Earlier emphasis has been put on the development of devices, "but many of those products are no longer in the R & D pipeline," he says. "Users now can present papers on how to apply those devices in real world situations."

Price says he finds this trend "very exciting to watch." With industry predictions of sales for display devices in computer systems alone ranging to as high as $457 million for 1986 (an annual growth rate of 36.1 percent from 1981), that excitement is very real.

SID focuses on fresh ideas, according to symposium chairman Aris K. Silzars, general manager of hybrid components operations at Tektronix in Beaverton, Ore. Intent of the conference, he says, "is to present new research, new devices, new concepts. One of the strongest criteria is that all papers cover things that have not been published elsewhere before. Everything must be unique." He claims that SID is "the premier international technical display conference in the world." Several other conferences—some also sponsored by the Society—do take place in various countries, but "SID is the only one that serves as an umbrella for all the interests."

Originally, the conference placed seminar sessions as a side issue. Last year, however, more than half of those who attended signed up for supplementary sessions. Seminar chairman Howard L. Funk, director of technical resources programs at IBM in White Plains, NY, says this year's seminars are designed for both experts and novices.

**Expert systems now a factor**

The subset of artificial intelligence known as expert systems has become a factor in the design of display devices. These systems now solve many of the problems inherent in so-called intelligent products.

The graphics for intelligent workstations, for example, usually depended upon an associated mini- or minicomputer. Carl Machover, president of Machover Associates Corp of White Plains, NY, says that increasing use of microprocessors has significantly increased the intelligence available at workstations. No longer does the intelligence have to be concentrated in a maxi or minicomputer. "In fact," he says, "in the not-too-far distant future I would be very much surprised if there were any dumb or smart terminals left; almost everything will be intelligent workstations."

In the seminar session, Display Systems and Applications, Machover will provide an overview discussion of current and future directions in computer graphics. He will include perspectives on both applications and hardware technology. "The largest application area for graphics is CAD/CAM, followed by business," says Machover. "Requirements of these applications have had major impact on the technology. In turn, the availability of certain technologies has made some of the applications more feasible."

In the last few years, he adds, computer graphics have moved aggressively toward raster display, while storage tubes have become much less of a factor, Machover adds. "The resolution of raster systems has increased so that image quality as well as line quality are much improved. The rationale and advantages of vector refresh are, therefore, gradually diminishing."

The degrees of function of raster systems have increased through a series of hardware processors that perform near realtime manipulation of solid images. This has resulted in prices two orders of magnitude less than that of classic simulators, Machover says.

Moreover, the technology has been greatly affected by enormous reductions in memory cost and by the ability to turn out very low cost special purpose chips, he adds. "This permits designers to build special functions into systems in quantities that we couldn't think of doing before," he says. "In the cost of chip design today, this capability also has
brought about a reduction of two orders of magnitude.''
Display technology will also be covered in a number of other SID presentations. For example, speakers in a total of four seminars on Display Technology Fundamentals will discuss several subsets of display technology, including CRTs, liquid crystal devices, flat panels, and electroluminescence.
In the seminar discussing CRT systems, Carlo Infante of Saber Technology will examine both monochrome and the rush toward color displays. He will also include such diverse associated technologies as electron optics, phosphors, color guns, ergonomics, and system trade-offs, plus predictions for the future.
As part of the same seminar, Satish Gupta of IBM's Research Center in Yorktown Heights, NY will cover factors that influence advanced display architectures, such as rapid advancements in memory technology. The discussion, in particular, will review such inventions as the video RAM and developments of sophisticated VLSI controllers.
Progress of "The Flat Channel Multiplier CRT" will be discussed in a paper by A. W. Woodhead and others from the Philips Research Labs, Surrey, England. Woodhead will show how improvements in the flat deflection system have resulted in experimental monochrome tubes that have 12-in. diagonal displays and are 3-in. thick. There are indications that a full-color range is also possible.
Woodhead will explain how difficulties in making a thin, flat CRT are reduced by separating the conflicting needs of the beam scanning process from those of the generation of light at the fluorescent screen. Resolution was enhanced by increasing the number of channels in the multiplier from 50,000 to 170,000.

**LCDs to the forefront**
Research analysts differ widely on numbers, but agree that market growth for liquid crystal devices will be explosive over the next several years. Fabrication techniques for these devices, however, must be improved just as drastically in order to make this forecast a reality. Most of the papers in the LCD Technology session indicate how that will occur.
In one of these papers, "Polymer Encapsulated Nematic Liquid Crystals for Display and Light Control Applications," James L. Fergason of Raychem Corp in Menlo Park, Calif, will explain how to make LCDs with the liquid crystal in a binder that generates a curvilinear orientation for production of very large area displays. Such devices will be approximately 25-microns thick and have resolutions of up to 1000 lines/in.
Fergason claims his paper is "the first to describe this technique. It will represent a change in the state of the art that will lead to a major expansion in the application of LCDs into areas where they previously have not been useful." He says that even existing application areas will be affected.
In the paper, "Study on Improvements in Contrast Made by Polarizers for Liquid Crystal Displays," Tatsuki Nagatsuka and others from Nitto Electric Industrial Co of Toyohashi, Japan will describe the use of a polarizer to improve the contrast in LCDs. This polarizer, still in the laboratory stage, shows 10 times the contrast ratio of conventional ones, according to Nagatsuka.

**Concern for human factors**
General chairman Price says the area of human factors will be stressed this year at SID because it is of concern to most users of display systems. Price defines human factors as more than ergonomics. "It concerns how the information is presented to viewers. Designers have to worry about the size of the characters on the screen, recognition of colors (contrast between colors), operator fatigue, display standards, and environmental..."
Extend the capabilities of your PC/MS-DOS™ based system and duplicate the Intel™ Series III, IV, and 86/310 with RTCS software development tools.

Don't buy expensive hardware to get the exact same professional development capabilities. For around $500, the RTCS/UDI Universal Development Interface software lets you use Intel Series III Microcomputer Development System software, available from RTCS, on your IBM PC™ or any other MS-DOS-based computer. And Intel software runs up to 20% faster on your PC using the RTCS/UDI.

**DID YOU KNOW**
**YOU'RE ALREADY SITTING ON A $30,000 INTEL SYSTEM?**

Fortune 500 companies like IBM, General Electric, Honeywell, and over 1,500 others have found the RTCS/UDI easier to use with higher performance than most Intel systems. Besides the obvious expenditure comparison, they see Intel Systems as special purpose computers with limited software. But with RTCS, a PC/MS-DOS-based computer becomes a reliable performer with a wide repertoire of software possibilities.

**$30,000**

**$1,500**

**$500**

**INTEL YOU'RE PC RTCS SOFTWARE**

Also available from RTCS is PC/RTX, Real-Time, Multi-user Multi-tasking Operating System for IBM PC and others; Intel languages such as Pascal, Fortran, PL/M® and C Compilers; Utilities such as high level software debuggers, as well as a wide range of software support supplied with the RTCS/UDI at no additional cost.

Before you go out and buy expensive hardware for capabilities you're already sitting on, call RTCS today. **(805) 987-9781**

**RTCS**

Getting the most from what you have.

1390 Flynn Road, Camarillo, CA 93010
Telex: 467897 RTCS CI
CIRCLE 55
factors such as ambient light or glare," he says.

In a paper that emphasizes Price's statements, Wanda Smith, manager of corporate human factors engineering at Hewlett-Packard in Palo Alto, Calif, will discuss the role of ergonomics in the design and use of color displays. "Color can enhance usability, but only if it is used correctly; it can just as readily degrade performance if used unwisely. Correct choice of color depends on the knowledge of visual psychophysics by the designer of the color system. Unless the designer applies visual psychological principles correctly, productivity—and performance—can be degraded," Smith says.

Further discussion of the psychophysics of display will take place in the session on Psychophysics of Displays, with participants from Boeing, IBM, Tektronix, Westinghouse, the New York Institute of Technology, the Naval Underwater Systems Center, and the Naval Submarine Medical Research Lab.

Development of a high resolution, flicker-free color display will be reported by Kunio Ando and others from Hitachi, Ltd of Yokohama, Japan in a paper titled, "A 2448 x 2048-Dot High Resolution Flicker-Free Color Display." Ando claims that "this is the world's first flicker-free color product able to display more than four million dots.

The CRT has a resolution of 2448 x 2048 dots at the noninterlaced scanning mode—as opposed to 1280 x 1024 for a current high resolution 360-x 270-mm display. Dot pitch is 0.15 mm rather than 0.21 to 0.31 mm, and video output is 240 MHz at 50-V peak-to-peak, rather than 100 MHz at 55 V. Horizontal scanning frequency is 130 kHz for the new system and 64 kHz for the present one. Vertical scanning frequencies are 60 kHz for both. And misconvergence is only 0.1 mm for the new version compared to 0.3 mm for the current device.

The paperless society?

Hard copy continues to play a major part in graphics—as evidenced by four separate symposium sessions and one evening panel discussion. For example, Machover says, "We talk pretty glibly about the paperless office of the future—but we use more paper than ever." He sees a definite move toward the color world, however. "From 70 to 90 percent of all terminals delivered are color—and that trend reflects itself on the hard copy field." Although new monochromatic hard copy devices are still being introduced, most of the developments are in color printers or plotters.

Machover says surprising growth has occurred over the past few years in low cost multiple-pen plotters, those that handle 3½ x 11-in. sheets of paper. "Influence of the personal
Dual Systems designs and manufactures a variety of IEEE-696/S-100 boards for 16-bit microprocessor systems running under UNIX and other operating systems. These boards bring high performance and three years of field-proven experience to your computing environment.

Each board is rigorously tested and burned-in for 168 grueling hours. If it can't bear the heat, it won't bear our name.

High Performance System Boards

Model WDC-SMD The WDC-SMD Hard Disk Controller is specially designed for high throughput in large, heavily-loaded multi-user UNIX systems. All sectors on a track are transferred essentially within a single disk rotation regardless of where the head first settles or the order in which sectors are encountered. The controller offers 16-bit throttled DMA data transfers and disk transfers up to 10 Mb/sec. Also features dual-ported, full-track, look ahead cache, and on-board microprocessor. Interfaces with one or two SMD drives. $2195.

Model S104-DMA The most advanced, intelligent, 4-port serial I/O board available for the IEEE-696/S-100 bus, this module features 256 bytes of FIFO buffer for input characters and provides DMA transfers for output. A built-in 8085A processor greatly reduces system overhead. $695.

Model DMEM Features 256K bytes of memory and either 8 or 16-bit data paths. 24-bit addressing, and parity checking on each byte. DMEM has no S-100 wait states. $1395.

Model EPROM Capable of either 8 or 16-bit data transfers, this 32/64K EPROM offers the versatility of running with 68000, Z-8000, 8086, 16000, and other 16-bit processors. It accepts industry-standard 2732 and 2716 EPROMs. 64K RAMS may be mixed with 2716 EPROMs for use as a RAM/EPROM board. $345.

Model CPU-68000M High-performance CPU board with 16-bit data path, 10 MHz CPU operation, and MC68451 MMU for multi-tasking applications. $1195.

Model CPU-68000 Similar to 68000M, but features 8K bytes of on-board RAM with Motorola’s MacsBug monitor instead of the Memory Management Unit. $695.

Models M/B-15 & 20 Back Planes These premium quality motherboards feature four-layer construction with two internal ground planes, and Schottky-diode termination. They provide high-speed operation with true transmission line characteristics and minimum noise. M/B-15: $495, M/B-20: $545.

Model CMEM This non-volatile CMOS memory board provides easy-to-use 8 or 16-bit data paths and 32K bytes of memory with dynamically movable write/protect window. On-board lithium battery holds data for 3-10 years with power off. $725.

Data Acquisition and Control Boards

Model CLK-24C Clock-calendar features a LSI CMOS chip and on-board, long-life lithium battery. $325.

Model AIM-12 A highly reliable A-to-D converter with 35µsec. maximum conversion time, 12-bit resolution and accuracy, and 32 channels single-ended/16 channels differential. $725.

Model AOM-12 This D-to-A converter offers I/O-mapped port address, 12-bit ±1/2 L.S.B. accuracy (0-70°C), and voltage outputs of 0 to 10 volts, ±5 volts, and ±10 volts. $675.

Model VIC-4-20 Converts voltage outputs from AOM-12 into four separate 4-20MA current outputs. Module also provides overvoltage protection on all current output, plus transient protection per ISA standards. $600.

For more information, call (415) 549-3854. Dual Systems Corp., 2530 San Pablo Avenue, Berkeley, CA 94702
computer has resulted in sales of small plotters now in excess of 300 thousand each year," Machover adds. "This is an astonishing number when you consider that it amounts to about ten times the number of conventional plotters installed in the last five to eight years."

**Input devices**

A relatively new subject covered at SID '85 will be operator input devices. The seminar session, Display Systems and Applications: Voice Entry and I/O for Display, will include discussions of several different devices, but the most unique is likely to be voice recognition. Input pointing devices, such as light pens, mice, and touch screens, have been accepted for some time—as has the keyboard. Now, voice recognition also comes under the heading of input devices.

Steven DeGennaro, a research staff member at the IBM Thomas J. Watson Research Center, will present results of research into voice recognition as input. He will discuss an experimental system developed at the Center that allows human voice input to create office documents such as letters and memos.

DeGennaro says that this is a real-time, isolated-word, speaker-dependent system. It can recognize sentences composed from a 5000-word vocabulary—and identify more than 95 percent of the words correctly. He indicates that speech recognition is one of the fastest growing technologies in the field of human-machine interfaces.

In the paper, "Voices Versus Multifunctional Control: A Comparison of Three Control Logics," David G. Curry and others from the Flight Dynamics Lab at Wright-Patterson Air Force Base, Ohio, will compare voice recognition input to manual techniques for cockpit control. They will report on a study that they say shows "contrary to some conclusions in previously published literature, there is no inherent advantage to using either voice recognition or multifunctional [manual] controls."

Actually, they will show that the voice system produced better results but that the measurement procedures differed. They decided, however, "that there appears to be no integral superiority (in terms of speed and accuracy) for either voice or manual control, at least for these particular types of tasks in the study."

SID '85 is a true technical conference. Areas of discussion in Tuesday evening panels complement both symposium and seminar sessions. Subjects include active matrix addressed versus multiplexed flat panels, the prospects for color flat panel displays, competitive printing technologies for future workstations, and human factors issues in input devices.

---

**A profile of SID**

The Society for Information Display is a small, highly specialized professional organization. I. F. Chang, current president of the society, says the group began 25 years ago, but rose to prominence more recently "because of computer advancements and the information explosion."

The present 2500 members design or use display equipment or investigate the technology. Their society, in its own statement, "promotes the use of information display, encourages its advancement, maintains a library of display information, exchanges and disseminates knowledge, promulgates definitions and standards, and stimulates new ideas in information display by providing a forum."

SID's early membership was drawn from the television electronics industry, and that influence is still felt. Refinements of TV technology are now used in many areas of computer displays. Advancements in TV displays remain the largest area of interest within the society. The second largest single element of SID at present is the military—and again, the technological developments in that area are relevant to advancements in the computer industry.

Chang says he believes SID's success can be attributed to the profile of its members. "SID," he says, "is made up of members with wide varieties of interests. But all are intimately tied to information display."

Chang believes that "larger societies do not focus onto single areas as well as smaller societies such as SID can. They, therefore, cannot preserve the information display field interests as well as SID. People who belong to SID need to draw the interdisciplinary information and knowledge base from one another. And they cannot get that broad spectra of knowledge base from any other source."

For further information on SID '85, contact Palisades Institute for Research Services, Inc, 201 Varick St, New York, NY 10014. Tel: 212/620-3388
SAVE YOUR MEMORY

EDC IS FOR EVERYBODY!

ERROR DETECTION AND CORRECTION MEMORY
FOR
QBUS and MULTIBUS

2MB ONLY $1935

- Lowest Pricing
- Fastest Delivery
- Fastest Access
- 24 Hour Repair

5 YEAR WARRANTY

Chrislin knows that faulty memory for a computer serving business or science is unacceptable. That is why, ERROR DETECTION AND CORRECTION (EDC) ON A MEMORY IS NECESSARY. EDC provides a computer system with unbeatable performance and reliability. Without EDC implemented, an error could occur in a matter of days. But with EDC implemented, the likelihood of an error would be a matter of years. And that’s not all! Each board has a 5 year warranty, 24 hour repair, and each QBUS memory comes with a software support program for onsite repair or service. Add reliability to your computer memory and take a step forward by placing your order today.

Also try our QBUS compatible Systems and Subsystems.

"OFFERING QUALITY WITH AFFORDABLE PRICING"

Chrislin Industries, Inc.
31352 Via Colinas, Westlake Village, CA 91362
Telephone (818) 991-2254 TWX 910-494-1253 CHRISLIN WKVG
AUTHORIZED DISTRIBUTORS: Mississauga, Canada—Transduction Ltd (416) 625-1907;
France—SNGA/Auctel (1)736.87.00, Peru—General Trading Corporation (51)-14-222506.
QBUS is a trademark of Digital Equipment Corporation
MULTIBUS is a trademark of Intel Corporation

CIRCLE 58
There's only one UNIX System V. The one created and supported by AT&T. The one fast becoming a universal standard.

It's another reason why good business decisions are based on UNIX System V.

In more ways than one, it pays to make certain that the products you offer are based on UNIX System V. It is the stable foundation on which all of our future enhancements will be developed. It's here to stay because we pledge that our future software enhancements will be compatible with it.

Configure your systems now with products based on UNIX System V and you'll be at the forefront of its establishment as a worldwide standard. AT&T has expanded its role in markets in Europe, Japan, and the Far East to create opportunities for machine-independent, portable solutions to operating system needs. Around the world you can profit from our initiatives when you invest in UNIX System V solutions.

On the inside track

If you develop products based on UNIX System V, you'll be in on the latest advances from the custodians of the UNIX System standard. A growing number of microprocessor ports to choose from. Expanded networking capabilities. A growing number of applications packages from software vendors. And, the power of the system that spans generations of machines as well as models and sizes—from micros to mainframes.

Service from the source

Along with its various technical and commercial advantages, UNIX System V offers something the other systems can't match—
the full backing of AT&T.

That includes worldwide support and training programs. Our commitment to work with computer manufacturers and resellers as well as user groups to develop standard products for the future. And for software vendors writing applications programs, a complete service and support program from AT&T.

The one and only from AT&T is UNIX System V—backed by AT&T service and support—designed to make UNIX System V the one for one and all.

For more information on UNIX System V from AT&T, send in the coupon.

UNIX System V. From AT&T. From now on, consider it standard.
TOSHIBA. THE POWER

IN MEMORIES.

We are leaders in 256K DRAMs. In 256K CMOS EPROMs, and in 1 Mb ROMs. Yet, people still think of us only as the world leader in CMOS and NMOS static RAMs.

We are the world leader in CMOS and NMOS static RAMs, in 16K and 64K byte wide memory products. We make the fastest 2K x 8 at 35 ns and also a 4K x 4 static RAM at 35 ns. We pioneered the 8K x 8 CMOS static RAM and soon will be offering a 64K x 1 (55 ns) and 32K x 8 CMOS static RAM.

We make more than static RAMs though, and we want you to know that. As you can see from the chart, we have a complete line of DRAMs, CMOS and NMOS ROMs, and EPROMs — as well as CMOS and NMOS static RAMs. And they are all in volume production today.

So, while the chart tells you a lot about the depth and breadth of our memory line, we also want to tell you about our record of innovation, and our tradition of being first with new products.

We were among the first to introduce 256K DRAMs and we're now a market leader. We also will be a leader in 1 Mb CMOS and NMOS DRAMs.

We were early with the 256K ROM, and within a year of introduction, we shipped more than all other suppliers combined. And we're planning to match that with our just-introduced 1 Mb high-speed CMOS mask ROM.

We were also the world's first supplier of 256K CMOS EPROMs, and today you can place your entire operating system or application program on our new EPROMs.

We are committed to staying on the leading edge in the development and production of all types of memory devices. And that means we'll continue to supply your needs, in the volume you want.

Now, that's memory power! That's Toshiba!

TOSHIBA MEMORY PRODUCT SUMMARY

TOSHIBA 0RG. PROCESS SAMPLES PROD. SPEED SORTS AVAILABLE (ns) PACKAGE OPTIONS

DYNAMIC RAMS

TMM516K 16KX4 CMOS YES YES 100 200 250 P
TMM4256A 64KX1 CMOS YES YES 100 150 200 P
TMM4256C 32KX4 CMOS YES YES 100 200 250 C
TMM4256P 256KX1 CMOS YES YES 30 100 150 P
TMM4144CF 64KX4 CMOS YES YES 30 150 200 P
N-CHANNEL STATIC RAMS

TMM5114A 1KX4 CMOS YES YES 100 150 200 P
TMM2010A 2KX4 CMOS YES YES 100 150 200 P
TMM2010C 32KX4 CMOS YES YES 35 45 55 D
TMM2060D 5KX4 CMOS YES YES 55 45 55 D
TMM2060P 8KX4 CMOS YES YES 100 150 200 P
TMM2060G 64KX4 CMOS YES NO 100 200 250 P
CMOS STATIC RAMS

TGO100A 1KX4 CMOS YES YES 200 300 400 P
TGO101A 2KX4 CMOS YES YES 200 300 400 P
TGO101B 32KX4 CMOS YES YES 200 300 400 P
TGO201P 8KX4 MIX YES YES 130 250 PFF
TGO204P 64KX4 CMOS YES YES 200 300 400 P
TGO206P 64KX4 CMOS YES YES 200 300 400 P
EPROMS

TMM20764D 8KX4 CMOS YES YES 200 250 300 D
TMM22720H 16KX4 CMOS YES YES 200 300 300 D
TMM27206D 32KX4 CMOS YES YES 150 200 200 D
CMOS EPROM

TGC37256D 32KX4 CMOS YES YES 200 250 300 D
NROMS

TMM22032F 32KX4 CMOS YES YES 150 D
CMOS ROM

TGC2464F 4KX4 CMOS YES YES 200 P8
TGC2468F 8KX4 CMOS YES YES 200 P8
TGC2469F 8KX4 CMOS YES YES 200 P8
TGC2470F 8KX4 CMOS YES YES 200 P8
TGC2471F 8KX4 CMOS YES YES 200 P8

TOSHIKA. THE POWER IN MEMORIES.
TOSHIKA AMERICA, INC.
SO FAR, ENGINEERS HAVE COME TO DIALIGHT WITH 1,000,000 DIFFERENT IDEAS OF WHAT A SWITCH IS.

For an engineer, choosing a switch is a very personal decision. Just like choosing a tie.

That's why so many of you have come to Dialight. With over 1,000,000 switch designs to choose from, we have a style to suit every engineer.

Of course, engineers design in Dialight for more than our variety. They also trust our reliability. They know we manufacture all our switches right here in the U.S.A. And we test every single one before we ship it.

WE HAVE THE SWITCH THAT'LL TURN YOU ON.

Dialight can deliver pushbuttons with momentary or alternate action. Neon or LED illumination. Hot stamped or engraved graphics. And legends from the word GO to HALT.

We’ve even come out with illuminated pushbuttons with built-in resistors, to help button down wiring costs.

If you’re in the market for rockers, toggles or levers, Dialight can show you over a million combinations of actuators, terminations, contact ratings, functions, mounting styles and colors.

Should you need to mount one on a circuit board, our sealed switches can save production steps. You just insert them along with other components and automatically wave solder and clean the finished board. That can save a lot in manufacturing costs.

Which brings us to our final point. Dialight switches can save you money. We can supply you with exact equivalents for C&K switches, for example. At a fraction of the cost. And we can send you a sample within 48 hours.

So call us at 718-497-7600. Or write Dialight Corporation, 203 Harrison Place, Brooklyn, NY 11237-1587 and we’ll send you our catalogs. When you have some time, browse through them. And, please, if you don’t see exactly what you like, just ask.

A North American Philips Company

DIALIGHT SWITCHES
Products of your imagination.

CIRCLE 61 See us at Electro ’85 Booths #2607-2611
SPECIAL REPORT ON
HIGH RELIABILITY SYSTEMS

Defining high reliability is difficult because what makes a system "high reliability" depends entirely on the application and the user. For a component or systems manufacturer, high reliability often means keeping the field service requirements and warranty repairs low so that the product is profitable. For the end user, it means minimal system downtime in order to expect a reasonable return on the investment. For an astronaut, an airline pilot, an artificial heart patient, or someone who's life or health depends on a system, high reliability means the system must never fail.

In short, the customer and the competition set the standards for reliability—and, the standards keep getting tougher. To meet and beat the competition that is coming at them from every direction, system designers have to design reliability into every system. High reliability enters into almost every step of the design—from correct component selection and screening to environmental testing programs to system architectures.

Even with the most carefully laid out design, however, reliability is never a sure thing. This is because all systems are designed and built within some set of guidelines. Nevertheless, reliability is constantly improving, and customer expectations are high. In the cost-sensitive consumer arena, for example, buyers have come to expect years of trouble-free operation. And, in industrial control applications, where downtime can cost $1 million a day or $100 million in lawsuits, "fault-intolerance" is the new watchword.

What follows are a few up-to-the-minute thoughts on high reliability. Some articles explain how replacing bipolar VLSI with CMOS can improve system reliability. Another discusses how determining the least amount of burn-in testing can catch device failures early in the design process. Other articles provide a direct cost analysis of hardware redundancy systems and show how a memory management technique can increase data reliability.

Bill Furlow
Senior Editor
Would you test the reliability of your disk drive in a paint shaker?
We did it to our RANGER 10MB, 3½” Winchester Disk Drive just to prove how rugged and reliable it really is.

<table>
<thead>
<tr>
<th>THE CHALLENGE</th>
<th>HOW WE MET THE CHALLENGE</th>
<th>ADVANTAGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>In the evolving markets for smaller, transportable computers, the rugged nature of the applications make for some interesting system design challenges for Winchester disk drive manufacturers. No longer confined to the controlled environments of the computer room or business office, the reliability of Winchester technology is being challenged every day. You can now take your computer home with you or easily pick it up and move it from desk to desk. The extremes in shock and vibration, as well as temperature, are potential destroyers of that critically important disk data.</td>
<td>LaPine Technology’s 3½” RANGER Winchester disk drives have met the challenge of this market need with a design that specifically addresses these critical issues. Using our innovative engineering skills, we’ve developed patented features like our head lifter mechanism, which eliminates the need for spindle brakes, head lock mechanisms, and landing zones. In so doing, we’ve created the ultimate in Winchester disk drive reliability for the transportable market. With a wide thermal range unmatched by any competitor, our Winchester disk is making its way into areas previously restricted to such expensive devices as bubble memory chips.</td>
<td>We’re Industry Standard 412/ST506 interface compatible, of course. So any system currently using full or half height bulky 5¼” disk drives can take advantage of our smaller and rugged 3½” RANGER. We can even supply you with 5¼” form factor mounting brackets to make your disk integration that much easier. When you consider the manufacturing strength of our multi-billion dollar partner, Kyocera Corporation, and the financial support of Prudential Bache Trade Corporation, you can be sure of high quality, large volume product availability when you need it.</td>
</tr>
</tbody>
</table>

If you’re an OEM, LaPine Technology is ready to meet your 3½” Winchester drive needs. For more information on the only 3½” Winchester you’ll want your name on, call or write us now. You’ll be glad you did.

182 Topaz Street
Milpitas, CA 95035
408/262-7077
FAX 408/945-9949
Telex 171693
FEWER CONNECTIONS TRANSLATE INTO FEWER FAILURES

A major source of system failures—interconnects—can be alleviated by using more VLSI components and more careful consideration of connection and cabling schemes.

by Bill Furlow, Senior Editor

High reliability begins with the initial selection of components and it must be a primary consideration at every level of design. Much is at stake—after all, a company’s ability to compete and survive depends on the reputation and reliability of its products.

Nowhere is a company’s survival more dependent upon product reliability than in semiconductor manufacturing, where the customers are very astute at calculating true costs versus parts costs. “VLSI may drive down the initial purchase price and the manufacturing costs,” says Rex Chappell, product marketing engineer at Hewlett-Packard (Palo Alto, Calif), “but the cost of fixing something in the field makes the cost of the failed component pale in comparison.”

It follows that the least costly time to find a faulty component is at incoming inspection. Chappell pegs the cost of detecting a faulty IC, before it goes into inventory, at about $4 to $5. Once that component is mounted on the printed circuit board, replacement costs rise to about $10. If the failed IC were discovered during the final system test, it could cost as much as $30 to replace. And replacement costs in the field are at least $300.

As designers turn to standard or semicustom VLSI ICs to solve their design problems, most industry observers expect overall system reliability to improve as well. “VLSI improves basic reliability,” notes Tony Moroyan, strategic marketing manager for Hitachi America (San Jose, Calif), “because reliability is a direct reflection of the number of chips the system uses, and perhaps more importantly, the number of interconnects. Every pin of every socket or every solder joint is a potential manufacturing defect, and a possible failure. Thus, with fewer interconnections, the potential reliability is higher.”

Fortunately, both VLSI manufacturers and users agree that reliability is key to profitability. “A one percent increase in yields can mean the difference between profit and loss,” says Moroyan, “and a 1-percent decrease in returns is even more dramatic.” Consequently, gains in VLSI complexity for the semiconductor industry will help increase system reliability for the entire computer industry.
customer began using Joint Army-Navy qualified parts in 1975, with a 5-percent failure rate. By 1984 that failure rate was well under 1 percent. These figures were gathered in the testing of millions of ICs and are cited as typical quality improvements seen in the semiconductor industry over the last decade.

Data collected by Hewlett-Packard similarly spans the testing of about 50 million parts. During tests run at incoming inspection, IC defect rates ranged from 0.1 to 3.0 percent. If Chappell's estimated field service cost of $300 per repair were applied and these defective parts were put into service, the impact would be severe.

**Low power devices helping**

Changing to not only VLSI ICs, but also low power CMOS systems, is improving system reliability. As the speed and complexity of CMOS chips increase, CMOS technology can compete effectively with power hungry bipolar systems. As a result, designers can reduce the size and capacity of both power supplies and cooling systems. This volume reduction can be traded for smaller system size or enhanced system features. Whatever the trade-off, a cooler running system pays big dividends in system reliability.

According to Ralph Cognac, marketing manager at Integrated Device Technology (Santa Clara, Calif), this bodes well for CMOS manufacturers. "In the military high reliability market, speed is the primary requirement," says Cognac. "Since CMOS parts are now approaching the highest speeds available, they will begin to be accepted in those markets. After speed, power, weight, and size are the major attributes that military designers look at."

But designers do not have to turn to military standard components in their search for higher reliability. According to Jack Handen, manager of high reliability ICs at RCA's Solid State Division in Somerville, NJ, "It is inappropriate to go automatically to JAN qualified parts just for high reliability. Other levels of reliability enhancements exist. In fact, the designer's ability to select parts that are of adequate reliability without paying unwarranted premiums is a test of skill."

Some designers suggest that commercial market segments, especially the automotive sector, are more adept at finding high reliability at a low price than the military is. "I'd be very surprised if that were true," says Handen. "There is no doubt that the automotive companies face a very harsh environment, and that they are demanding customers. But I doubt that they are achieving higher reliability at a lower cost. They simply have the power of volume purchasing, which helps to drive their unit costs down. And automotive manufacturers operate on another part of the price/performance curve. In short, they don't need the speed that is so important in military systems." Handen also adds that "there is far less bureaucracy involved in some commercial markets. In many cases, one or two people decide on the part, technology, or vendor that will be used. Those are committee decisions on military projects."

**Screening out the bad**

When deciding what level of screening may be required for a particular project, Viking's Hnatek offers these two tips. First, most makers of semiconductors and ICs develop processing "glitches" from time to time. Most problems are going to be "lot" problems, not overall production or design defaults. Second, new technologies need to be screened more thoroughly. Design flaws will show up in early production runs, and the processes are harder to control. As production experience is gained, these problems are worked out. Mature products have proven to be the most reliable.

Radiation resistant applications are also gaining speed. While the requirements for radiation resistance

---

**Percent of Defective ICs on First Inspection**

<table>
<thead>
<tr>
<th>Logic Family</th>
<th>Low</th>
<th>Average</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTL</td>
<td>0.10</td>
<td>0.22</td>
<td>0.34</td>
</tr>
<tr>
<td>ECL</td>
<td>0.80</td>
<td>1.30</td>
<td>2.60</td>
</tr>
<tr>
<td>TTL</td>
<td>0.72</td>
<td>0.80</td>
<td>0.90</td>
</tr>
<tr>
<td>TTL low power Schottky</td>
<td>0.60</td>
<td>1.00</td>
<td>1.36</td>
</tr>
<tr>
<td>TTL Schottky</td>
<td>0.80</td>
<td>1.10</td>
<td>1.40</td>
</tr>
<tr>
<td>CMOS</td>
<td>1.00</td>
<td>1.59</td>
<td>3.00</td>
</tr>
<tr>
<td>Memories</td>
<td>1.00</td>
<td>1.30</td>
<td>1.80</td>
</tr>
<tr>
<td>Transistor</td>
<td>1.60</td>
<td>1.80</td>
<td>2.60</td>
</tr>
<tr>
<td>Diodes</td>
<td>0.90</td>
<td>1.20</td>
<td>1.30</td>
</tr>
<tr>
<td>Linear</td>
<td>2.00</td>
<td>3.30</td>
<td>4.60</td>
</tr>
<tr>
<td>Overall (by volume)</td>
<td>1.18</td>
<td>1.25</td>
<td>1.30</td>
</tr>
</tbody>
</table>

---

**Comparison of Two Microprocessors**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>HD64180</th>
<th>Z-80</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip count</td>
<td>1</td>
<td>4 to 6 LSI and 6 to 10 TTL</td>
</tr>
<tr>
<td>Size</td>
<td>3 in²</td>
<td>8 to 10 in²</td>
</tr>
<tr>
<td>Power</td>
<td>75 mW</td>
<td>3 W (NMOS) and 500 mW (CMOS)</td>
</tr>
<tr>
<td>Number of pads/pins</td>
<td>64</td>
<td>150 to 200</td>
</tr>
<tr>
<td>Cost</td>
<td>$15</td>
<td>$50</td>
</tr>
</tbody>
</table>

By reducing device and pin counts and lowering power requirements, VLSI design has improved reliability for the HD64180 microprocessor.
may be critical to military and nuclear plant operation, many other earthbound systems and spacecraft are being designed to be resistant to nuclear and cosmic radiation. RCA's radiation hardness work began as a part of early research with silicon-on-sapphire substrates for CMOS ICs. "The insulating substrate provides the isolation required to prevent latchup of CMOS," explains Handen, "because the n- and p-channel devices are built on silicon islands on this insulating sapphire. Conventional CMOS doesn't have this protection."

But even "conventional" CMOS and NMOS devices are becoming more radiation resistant as the device sizes grow smaller, according to recent studies conducted by Intel Corp (Phoenix, Ariz). So are bipolar ICs, according to Joe Bradford, high reliability manager at Micro Power Systems (Santa Clara, Calif), where radiation effects have been under close study for over 10 years. Micro Power has just completed a study on its products' radiation resistance, and the results substantiate these observations. They show that ionizing radiation reduces the device gain of bipolar junctions. Micro Power has developed a silicon nitride passivation technique that significantly slows this degradation and a high temperature annealing process that also aids the radiation resistance of its ICs.

**Mechanical problems**

Passive components have taken their share of criticism because of poor reliability. But, of all of these components, systems designers seem most frustrated with interconnection devices, such as sockets and plugs. One solution has focused on reducing the number of connections required on the board. But the problem of board-edge and intersystem connectors still remains. "Connector failures are still the most common cause of system-wide difficulties," claims Peter Beckett, senior product manager at Zilog Systems in Campbell, Calif.

In cases where a connector is essential, connector manufacturers are making efforts to limit connector failures. Joel Urban, marketing manager for ITT-Cannon (Fountain City, Calif) claims that it is "very likely that the reliability that computer designers have been asking for has been available all along. But many commercial companies have been confused about what is available." Urban emphasizes that there are over 72 companies now marketing connectors. "Too many companies" he says, "don't have any manufacturing facilities of their own, let alone a design department or a test facility. They just buy shells from one place, insulators and contacts from another, and go into the connector business."

Cannon's director of new product development, Judd Clark, adds that quality leads to reliability. "Know the vendor, not just their prices," he advises. "For example, know the packaging method—is each connector shipped individually within a crate or a box; or are they packed 50 pieces to the bag?" Clark maintains that the company that packs its connectors in a bag is begging for bent and pushed pins. Urban agrees and traces many of the bent pin problems back to vendors that do not have control of the parts manufactured for its connectors. The alloys used for pins is critical, for example, because if it is not controlled carefully it can result in pins that are too soft.
Connector manufacturers are not resting on their military-grade products and waiting for the market to come to them. They cannot afford to ignore the fast-growing computer field. Urban also points out that competition among connector makers will lead to more innovation. Price declines in metal-shielded D-subminiature connectors, for example, have lead many designers to specify these parts over the plastic parts. The shielding ability makes them more attractive, and the price makes them practical.

**Failures of interconnection devices are still the most common cause of system-wide problems.**

Relays and switches have also received their share of criticism from designers—and cost and reliability are not the most common complaints. Many designers use older electromechanical devices, instead of solid state relays, because of power requirements, driving ease, physical size, and contact resistance. The internal resistance of solid state relays causes considerably more heat to be generated during operation than metallic contacts.

But designers are turning to solid state relays for other reasons. Jim Antrim, president of Antex Electronics (Gardena, Calif) attests, "Many designers are finding that some of the unique attributes of solid state relays really enhance their system's performance. Features such as zero-crossing switching, photo-isolation, and very fast switching times more than make up for the minor inconveniences. Add the unrivaled mechanical ruggedness, which makes solid state relays virtually immune to shock and vibration, and it is clear why sales figures continue to climb each year."

**Reliable peripherals**

Reliability must be sought throughout development cycle, if the system is to be of higher than average reliability. Peripheral manufacturers, too, are being pressed to bring more reliable products to their customers. Designers at Maxtor Corp (Santa Clara, Calif) performed tests on a series of Winchester drives from several manufacturers to make certain that the drives could withstand a 6-in. drop onto a desktop while they were running. Several of the drives did not even survive the half-inch drop test. As a result of those and other tests, Maxtor refined its manufacturing techniques to produce a more reliable hard disk drive. As designer Dave DeLauter points out, "Plated media and voice coil head positioners play a big part in the ruggedness of Maxtor's drives."

Maxtor is not the only manufacturer working to develop more reliable hard disk drives. But there is a word of caution on the subject. "The 5½-in. drive makers are only now beginning to accumulate reliability figures, and there is no way the 3½-in. mean time between failures (MTBF) figures can be realistic," cautions Allen Taylor, a consultant with Computer Power (Midway City, Calif). Taylor believes that MTBF numbers for any disk drive have been guesses in the past. "If those numbers are important, it is best to verify the manufacturer tests," he says.

Taylor has witnessed several reliability problems with disk drives, such as one lot of drives with

---

**Voice-coil positioners and plated magnetic media are partly responsible for the extreme ruggedness and reliability of Maxtor Corp's 5½-in. Winchester drive. Using these techniques, the company has managed to remain at the front of the density race, offering up to 380 Mbytes in the package.**

---

106 COMPUTER DESIGN/April 1985
Our Smart-Frame™
will put you in touch.

One of the easiest ways to interact with a computer is through a touch activated display. One that lets you merely point your finger at what you want your computer to do.

With touch, even the most complex application can become user friendly. And less susceptible to user error.

But the advantages of the highly reliable infrared touch input systems have been overshadowed by cost. Placing them out of the range of medium to low-cost turnkey systems manufacturers.

Which is the main reason Carroll Touch completely redesigned its line of touch input products.

We call it Smart-Frame™. Because it contains a powerful microprocessor built into the frame. And because it uses scanning infrared technology—a touch technology which is incredibly reliable, rugged, accurate, and fast. A technology Carroll Touch pioneered and refined.

As a result of the Smart-Frame design, Carroll Touch units contain 45 percent fewer components than before. Which means the cost to you is about 50 percent lower too.

We think that’s pretty smart. And Carroll Touch did it just so you could get in touch. Today.
uncured epoxy that eventually found its way into the read head, or one production run of disk controller ICs that were incorrectly sealed and later failed in the field. "But such problems are limited to specific production lots," he says, "and there is no better protection against these sorts of field failures than to find a disk drive vendor that stands behind its customers."

More hardware, better protection

In the physical implementation of high reliability systems, hardware redundancy has been an obvious approach for years. Adopted by NASA in the mid-1960s, the cost of hardware redundancy is a drawback for others. Some designers feel that it is better to pay for premium components and use careful screening techniques than to spend time and money repeating a task two or more times. Bucking that trend is Tandem Computers (Cupertino, Calif), which touts dual processors as a way to ensure maximum uptime on Tandem's transaction processing equipment. Taking the redundant hardware concept one step further, Tandem and other companies are now either producing or looking at system designs that use a higher level of redundancy.

According to John Wensley, founder of August Systems (Tigard, Ore), greater reliability can be gained by taking the redundancy scheme past two or three units. "But in almost every case there are cost limits. Triple redundancy is the optimal price/performance level at this time," he says. August has pioneered triple modular redundancy, in which "voting" is done by each of three processors. If a failure or even a disagreement occurs, the two agreeing modules can control the system, while the faulty module is replaced.

Zilog's Peter Beckett explains that reliability is a concern even in products that are not normally viewed as "high reliability." During the development of the Zilog Series 2, for example, design decisions were made to enhance its reliability, although the Series 2 is destined for an office environment. "Supermicro computer users look for higher performance and more options, as well as high rates of dependability when purchasing new equipment," says Beckett. "Reliability is a broad term that can be interpreted in various ways depending upon the user. But in general, it means reduced routine maintenance and longer mean times between failure." Beckett believes this is extremely important to his company; "These improvements promote customer confidence in computer equipment, and continue to take on greater importance at the same time that the performance curve continues rising."

Three design aspects get attention

Reliability enhancements for the Zilog Series 2 were focused on three aspects of design—power supplies, cabling and connector protection, and system cooling. First, the use of centralized power supplies was increased in order to reduce problems associated with interactions between various independent power supplies within the system. Greater use of centralized supplies has been achieved without sacrificing support for satellite power supplies where control is enclosed to a centralized power distribution unit.

Second, the design engineers moved cabling inside the system chassis, in effect removing it from underfoot. They also have taken steps to reduce the number of connections between the active peripherals controllers of the system and the peripherals themselves. This effort includes internally mounted devices, such as disks and tapes, and external devices, such as terminals and printers.

Finally, the design includes specific steps taken to ensure consistent and even air flow over the active electronics within the system, including the main system boards, the power supplies, and all peripherals.
A. Once you’re in the dark?  B. During a total memory loss?  C. After the smoke clears?

When is the right time to buy a UPS?

D. None of the above.

Don’t wait for a power outage to blackout your vital system data—or high frequency noise to scramble your memory—or high line voltage or a sudden spike to blow your fuses or melt your wires!

The time to buy an uninterruptible power supply is now, before power problems cause inefficient, even catastrophic damage to your microprocessor-based installation. And the high-quality source for UPSs is General Power Systems, manufacturer of the industry’s most complete line of uninterruptible power supplies.

GPS has the exact UPS you need to protect your data, your system and your production. On-line units range from 500VA to 50KVA and standby models from 100VA to 2KVA. Many features like battery backup, usually sold as extras, are standard on GPS models. Plus a wide range of options allows you to specify a virtually custom unit at an off-the-shelf price. In addition, GPS will tailor designs for OEM applications.

State-of-the-art operating characteristics of GPS systems give you the most for your money. All-transistor technology, pioneered by GPS, means optimum reliability, control and ease of operation. Our on-line models are noted for their unusually fast transient response and excellent efficiency while standby units have set the industry standard with fast 2 millisecond transition time.

Equally important, UPSs from General Power Systems are manufactured to unmatched quality standards. In fact, all our UPSs for commercial users are designed, produced, tested and inspected to the same stringent standards as our parent company’s line of defense products. Your intelligent system is only as reliable as the power you put into it. Don’t wait for a catastrophe. This is the time to call or write for full information.


See us at Booth #4714
By comparison with earlier designs, the Series 2 models provide a significant set of gains in even cooling and also in the noise levels associated with fans and blowers.

**Emphasis on high capacity power supplies**

Power distribution remains one of the most sensitive areas in any system. Random power surges often contribute to the loss of data or breakdown of a system. A key design goal for the Series 2 was to immunize the system as much as possible from external electrical interference. Historically, Zilog has used several single and multirail power supplies in its systems. But, in the newer design, there is a greater emphasis upon high capacity, multirail power supplies. This change minimizes the interaction caused by differential turn-on, turn-off times.

The system employs peripheral supplies where they are necessary. Thus, it operates with a control signal that originates in the main master power distribution unit. This unit controls all power satellites, including the system's nine-track streaming tape and any supplementary disk modules. Many new system designs feature low voltage circuitry—ac power can be applied to individual power supplies with the low voltage switch. This makes the low voltage switch less susceptible to having its contacts welded shut by the high currents encountered when applying full ac power through one contactor circuit.

The Series 2 also features near-simultaneous activation, in which the entire system starts up at the same time, rather than in two or three intervals. This activation process helps eliminate problems that can occur when signals pass from a controller to a device whose dc power is not yet within tolerance. This near-simultaneous activation thus lessens the chance that a peripheral might "latch" and hold, leaving the user in a state of suspended abeyance. In addition, using solid state switching for ac into power units and controlling those solid state switches with a central control signal, significantly lowers the level of system interference susceptibility from ac line surges. Thus, when a peripheral is turned off it will not shut the system down.

**High reliability translates into reduced routine maintenance and longer mean times between failures.**

Series 2 functional specifications require the system to host more peripherals and users than its predecessors. This makes the dc power demand from boards mounted within the CPU greater than in previous Zilog systems, as well as in many other supermicro computers. The 5-V rail of the Series 2 CPU (the CPU also includes -5-, 12-, and -12-V rails) is rated to deliver up to 90 A. This lets the system support up to 40 user channels and a broad range of disk drives, cartridge tape drives, and industry-standard, half-inch, nine-track tape. The system also accommodates high speed, floating point processor hardware. Zilog's processor hardware accelerator consumes up to 18 A at 5 V. The improved dc demand capacity in the Series 2 removes constraints upon floating point hardware that existed in earlier supermicro models.

Another major consideration in the reliability of the new system was the placement and storage of

---

**Triple modular redundant (TMR) hardware is offered by August Systems for applications that cannot tolerate a failure in the control system. In TMR, there are three control computers. If one of these computers fails, the two remaining computers can control the system while the failed unit is being repaired.**
CUBIT ANNOUNCES
A MAJOR NEW
STD BUS PRODUCT LINE.

CMOS 6502
PERIPHERALS
SOFTWARE

CUBIT
DIVISION
OF
PROTEUS
INDUSTRIES

190 South Whisman Road
Mountain View, CA 94041-1577
Telephone: (415) 962-8237

CIRCLE 65
system cables. In many designs, cabling is in disarray under or behind the units. Zilog's engineers decided to move all cabling inside the chassis of the Series 2 to reduce the number of connectors, limit the system's susceptibility to external electrical interference, and, as a side benefit, to reduce costs.

First, moving the cabling inside the chassis reduces the total number of connectors in the system, which limits the difficulties associated with connectors. In addition, because wear and failure of connectors is a critical factor in system malfunction, design engineers also decided to continue using the DIN standard Euroconnectors. Beckett calls this connector one of the highest quality industrial class of connectors currently available.

Second, having the cabling inside transforms the cabinet into a Faraday cage and creates a metallically closed system. This grounds the system, reducing its susceptibility to static interference while simultaneously reducing the level of radio frequency emissions from the system. The reduced susceptibility and lower emissions satisfy the Federal Communications Commission's Class B specifications.

**Efficient cooling system**

An efficient cooling system is another important design goal. In any high performance system, stress results if temperatures are not controlled. Thus, producing an even, adequate, and quiet flow of air over the cards housed in the CPU, and over boards, power supplies, and peripherals, is important in an effort to reduce heating.

Although the Zilog system does not cool the entire cabinet to a single temperature or create a perfectly even air flow, it does provide flow appropriate to dissipation levels. The design also prevents hot spots within and around key peripherals, such as the cartridge tape drive. In terms of temperature rating, the tapes in the cartridge have the lowest operating temperature (approximately 30 °C) of any element and are the weakest link within the system. The cooling system essentially tries to maintain the temperature at the fringes of the drive as close to the temperature at the center.

The system includes nine, low velocity fans strategically located and directed to ensure even air flow. The fans are located on both the intake and the exhaust sides of the system and vary in size. They operate differentially, depending on the cooling requirements and temperatures of their particular target. For example, in the card cage, where dissipation is highest, there is a greater flow of air. In the region housing the disk drives, where dissipation is lower, the number of cubic feet per minute of air flowing through is reduced. The even air flow through the card cage and across peripherals is a major feature of this new design.
Simpact Solves Your DEC Communications Problem!

We started with DEC's MICRO/T-11 16-bit PDP-11 microprocessor so you can use your host's software development tools to write programs using the familiar PDP-11 instruction set.

Then we married the MICRO/T-11 to multiple Z8030 Serial Communications Controllers to create a family of front-end processors that can support nearly all serial protocols, standard or custom.

All ports on our FEPs are individually programmable for baud rates, synchronous and asynchronous protocols, RS-232C, RS-449 (RS-422, RS-423), MIL-188C and MIL-188-114.

We also built in 22-bit hardware memory management so you can download sophisticated application tasks and still have plenty of room for data storage.

Finally, we added firmware for boot loading, self-test diagnostics, and program debugging. But the hardware is only half the story...

Powerful Package of Software Tools

Because we understand what it takes to develop and support a communications system, we created a software toolkit to make our family of FEPs easy to use. Starting with our proven, memory-resident Real-Time Executive, we added a sysgen program to develop down-loadable, runtime images. We also designed efficient drivers for RSX and VMS operating systems so host applications programs can easily talk to our FEPs with simple QIO calls. To help you get started with your project we provide complete software documentation and hands-on training classes.

Standard Protocol Software

We can also provide turnkey packages for Telenet certified X.25 LAPB protocol software (CCITT 1980, Levels 1, 2, and 3) and HDLC (LAPB) frame and link level software. More standard protocols are on the way.

For the UNIBUS
Model ICP1600:
Eight fully programmable comm ports
256K RAM, DMA transfers to host
Single hex-height card
Up to eight ICP1600s per UNIBUS
$4975. (single quantity)

For the Q-BUS
Model ICP1622V:
Four fully programmable comm ports
128K dual ported RAM
Single quad-height card
Up to eight ICP1622s per Q-BUS
$3000. (single quantity)

Port Expander,
Model EXC1612:
Gives the ICP1600 or the ICP1622V twelve additional programmable RS-232C comm ports
Optional DMA capability for two ports
Single quad-height module for UNIBUS or Q-BUS
$2400. (single quantity)

Software Toolkit
Model QX100:
For RSX or VMS operating systems
Includes Training Class
$5000. (one time charge)

Let us solve your DEC communications problem. Call us today at (619) 565-1865.

DEC, UNIBUS, Q-BUS, PDP-11, MICRO/T-11, RSX and VMS are Trademarks of Digital Equipment Corporation.
HIGH PERFORMANCE COLOR MONITORS

Small computers are showing up in growing numbers as workstations for business managers, as CAD workstations for engineers, as portable models for sales people and in industrial process control centers.

Conrac is introducing the new 7011 Series TTL high resolution color monitors to computer OEMs to meet this growing demand. Simpler to build and operate, these digital units are highly reliable (10,000 hours MTBF, typically) and much less expensive than analog monitors.

Conrac's 7011 Series includes a 9-inch CRT model for portable computers, as well as 13-inch and 19-inch models for desk top or console mounting. They all use fixed convergence in-line gun CRTs with high resolution 0.31 mm dot pitch shadow masks. Horizontal resolution is 440 pixels in the 9-inch model, 720 in the 13-inch and 900 pixels in the 19-inch model, with scan rates from 15 kHz to 33.5 kHz. At 60 Hz, non-interlaced, the popular 13-inch monitor, for example, can run 720 x 540 lines for the brightest flicker-free image you've seen yet.
Conrac, for over 37 years the leading American manufacturer of video and computer display monitors, provides complete documentation, training and technical support for all its products, nation-wide.

For your copy of 7011 Series Technical Specifications, call any Conrac office listed below, circle the appropriate Reader Service number, or call Marketing Communications at (818) 966-3511.
Optimize IC insertion/withdrawal with Ansley® screw-machine sockets

Why settle for less! Ansley® IC sockets offer the high reliability that only precision screw-machined contacts can give you. Our heat-treated beryllium copper contacts provide 4 points of contact (edge wipe and side wipe) plus tapered sleeves for smooth lead entry.

The Ansley® Pin Grid Array LIF socket—with 0.100" x 0.100" pin spacing—accommodates a wide variety of PGA packages. It's mountable on every side without grid position loss, and available in both solder and wrap post tail styles.

Looking to minimize board-stuffing time and labor? Ansley® DIP Sockets with Integral Decoupling Capacitors offer significant improvement in decoupling effectiveness as compared to discrete axial lead arrangements. These low-profile open frame sockets feature 0.1μF chip capacitors mounted close to the IC leads to lower lead inductance, reduce noise and improve packaging densities. Available in 14 through 40 positions.

We've got a whole range of standard screw-machine DIP sockets that are end-to-end and side-by-side stackable: open and closed frame in 6-64 positions; adapter plugs in solder pin, slotted pin and solder cup styles; even terminal carrier strips and loose-piece socket pins.

For more data on all our quality DIP and VLSI socketing devices, contact Customer Service, Thomas & Betts Corporation, Electronics Group, 920 Route 202, Raritan, NJ 08869; (201) 469-4000.

Where Interconnection Meets Imagination.
Now... socket complex VLSI packages with Ansley IC interconnect devices.

The Electronics Group of Thomas & Betts responds to the increasing complexity of integrated circuits.

**Ansley® Pin Grid Array Connectors** feature zero-insertion-force design for dense terminal counts as high as 625 I/O. They interface popular pin grid array packages while offering advantages over conventional systems: selective plating, high-performance glass-filled thermoplastic materials, and stress-free cam engagement to open each dual redundant contact.

**Ansley® Leadless Chip Carrier Connectors** interconnect microprocessor and gate arrays, as well as high-density custom logic semiconductor devices. In standard terminal counts of 68, 84, 132 and 164, they're designed to accept JEDEC leadless Type A packages with .050" and .025" centerlines, and allow for access-probing of contact leads after board installation.

**Ansley® Stacked DIP Sockets** double IC packaging densities by enabling designers to vertically stack two standard plastic or ceramic DIP packages. Available in 16 through 28 positions, the Stacked DIP Socket accommodates both memory and logic/support devices.

For more data on these products, and our screw-machine line of DIP and PGA sockets, contact Technical Service, Thomas & Betts Corporation, Electronics Group, 920 Route 202, Raritan, NJ 08869; (201) 469-4000.

Where Interconnection Meets Imagination.

CIRCLE 200
WHAT GOOD IS
THE LATEST
DISK DRIVE
IF IT ARRIVES
TOO LATE?
Not a lot of good, obviously. But that’s how some disk drive suppliers do business.

They announce a new drive. Everyone gets excited. Everyone places an order. And then everyone waits. And waits.

At NEC, we do things differently. **When we announce a new drive, we deliver.**

It’s that simple. No games. No false alarms. And very little waiting.

Just the newest disk drive in your hands. Ready to go.

Why do we do it?

Because time is precious. Yours. And ours. And there are better ways to spend that time than waiting for phantom disk drives.

That’s what experience teaches you. And we’ve got over 25 years experience. Way back in 1959, we were one of the first to develop magnetic recording devices.

Today we’re an $8 billion company. And that means we’re in this business for the long run.

Now we’re delivering our 3½" floppy.

How many do you want? This year, we’re ready to deliver thousands of our new 3½" drives.

They’re low-cost, compact and energy efficient. In fact, they run on just 3.4 watts. And with 12,000 hours MTBF, they’ll run for a long, long time.

If you need other disk drives, NEC also makes 5¼" Winchesters and floppies, 8" Winchesters and floppies, and 9" Winchesters.

**Shorten your drive time with NEC.**

So why wait any longer? Call 1-800-343-4418. (In Massachusetts call 617-264-8635.) Or fill out the coupon below.

And find out why more and more OEM’s are saying, “NEC and me.”
A single-chip solution to an I/O here and an I/O there.

You know how it goes. Here a chip, there a chip. And all to satisfy your system's requirement for serial and parallel I/O.

Now there's a better way. The single-chip MK68901 Multi Function Peripheral from Mostek. It does the job of four chips by providing serial I/O, parallel I/O, and the timers and interrupt controllers you need all in a single 48-pin DIP.

The Multi Function Peripheral does more than save space in your design, though. It reduces design time and system costs too. And it's fully 68000 compatible with automatic DTACK and interrupt vector generation.

With the MK68901, you get 8 parallel I/O pins. And a 16-source interrupt controller with programmable service modes including polling and vector generation. You also get four separate timers with individually programmable prescaling. Not to mention a single channel full-duplex USART, asynchronous to 62.5 Kb/sec. with internal or external baud rate generation and DMA handshake signals.

But don't take our word for it. Try the MK68901 for yourself. Just call or write and we'll send you an evaluation sample, free of charge.

Mostek Corp., 1215 W. Crosby Road, MS2205, Carrollton, Texas 75006, 214/466-6836. In Europe, (32) 02/762.18.80. In Japan, 03/496-4221. In the Far East (Hong Kong), 5.681.157-9.

See us at Electro and Mini Micro N.E.
REDUNDANT MODULES MAY BE BEST FOR CONTROL SYSTEMS

Despite the apparently higher price, triple redundancy can be the optimal trade-off of cost versus reliability in digital control applications.

by John H. Wensley

Faults are undesirable in every practical application. Once that proposition is accepted, the issue becomes how much should be spent to attain an "adequate" level of fault tolerance for a particular system. Because systems and applications differ widely, the techniques used to achieve fault tolerance differ just as widely. But one technique, redundancy, can be applied across the board.

Redundancy has a lot going for it. Redundancy can be applied not only at the processor or computer level, but also at any system level that may be critical—even down to sensors and cables. It also allows for some important trade-offs: uptime can be traded for cost efficiency, or cost can be traded for system errors where reliability is critical. In applications involving turbines, chemical reactors, or oil and gas separators, for example, even a momentary lapse in the continuous, accurate control of critical equipment can cause very costly damage or loss of life. In these cases, highly fault-tolerant controllers are the best choice, and the added cost is justified.

Dual redundancy is the most common fault-tolerant scheme. When a failure is detected in the primary system, a switch over to the secondary system is made. Then, repairs can be made on the primary system, allowing it to resume operation. In a dual redundant system, however, there is a discrete period when the system is in a failure mode and is not operational. During the switchover, there is a loss of control by the system and, possibly, corruption of data—both of which may later cause incorrect control of the process. And after the switchover, any corrupted data must be corrected and any lost messages must be retransmitted before control can be fully regained.

Since some time is needed to detect a fault and to switch from the primary system to the secondary system, system availability is less than 100 percent. The percentage of time that the system is available is determined by

\[ A = \frac{100 \cdot tt}{tt + st} \]

The time interval between failures is denoted by \( tt \). The switchover time \( st \) consists of the time required to detect the failure, to switch over to the secondary system, and to start up the secondary system in a manner that recovers the control process. If the switchover is manual, this time can be several minutes, depending on operator alertness.

In some control applications, the time spent in the switchover or the momentary corruption of data cannot be tolerated. An approach to fault tolerance that addresses this problem is triple modular redundancy (TMR). In TMR, the control computer is triplicated.
and each of the three computers performs the same tasks and computations. At periodic intervals, they rendezvous and "vote" the results. If one of the computers fails in some way, a disagreement occurs and a majority selects the proper result. As a result, the system always provides the correct answer or instruction and the system's operation is never delayed by a switchover. System availability with this approach is extremely close to 100 percent.

Fault-intolerant control systems

Some applications requiring this degree of system availability include: hazardous processes manufacturing, control of exothermic reactions (chemical or petrochemical), and the control of nuclear fuel reactors; processes that involve toxic substances, such as semiconductor manufacturing or nuclear waste treatment; processing of expensive products, such as drugs or fine metals; and remote or unattended installations, such as security, offshore oil and gas production, oil and gas transmission, and some in-plant rotating equipment. These applications cannot tolerate failure in the control system.

An example of a TMR fault-tolerant control system is the CS-330 from August Systems, Inc. The CS-330 uses three processors, three memory subsystems, and three I/O subsystems. The design includes the multiplexers and voters needed to implement TMR fault tolerance. Each processor can read the memory in the other two processors, but cannot write to it. This ability lets each processor check, but not corrupt, the computed results and data.

Voting occurs on all input data, computed results, interrupt responses, and output commands. Output commands can be monitored by additional inputs to verify that commands were sent and interpreted properly by the process under control. Voting is accomplished in the control system's hardware and in its operating system's software. The application control software that the user develops is not cognizant of the computer system's fault tolerant nature.

One diagnostic feature of the CS-330, called latent fault detection, allows the detection and identification of faults in the computer system before faults can accumulate and become an unrecoverable dual fault. The functional ability of each module is tested to guarantee the availability and reliability of the system while the process under control is in operation. If a module or component in the system fails, it can be repaired or replaced without interrupting control or stopping the process under control. After this "hot repair," the still-functioning portion of the computer system brings the repaired or replaced module online and provides the data necessary to reestablish a three-way agreement.

All of the features outlined—TMR, latent fault detection, and hot repair—are required to produce a computer control system that can handle applications whose failure cannot be tolerated.

In the simplest, or single-stage TMR system, data is presented uniformly to three independent computational channels. At the conclusion of a computation by each channel, the results are sent to a voting unit to resolve any disagreement between the results computed by each channel. With all three channels operating correctly and with no fault in the voter, the result from the three channels will be delivered from the system. Also, if one computational channel delivers an incorrect result, and if the voter contains no faults, then the output will be the same as produced by the two good computational channels. In addition, if all computational channels are free of faults, and produce the same results, but if the voter contains a single, internal fault, then the output will agree with the results from the three computational channels.

A more complex, multistage TMR system can be devised where each computational channel is broken down into a sequence of subsystems or stages. Data from each subsystem in a channel is exchanged with data from the corresponding subsystems in the other channels and a resolution takes place, according to the principles outlined for a voter, for each subsystem. Greater reliability can be achieved with this architecture because it can tolerate many combinations of double faults. For example, a fault in a subsystem combined with a fault in some other subsystem in another computational channel will not corrupt the output. Although such an architecture has great merit, a simpler structure lends itself to analyzing the benefits of fault tolerance more easily.

Components can fail in many different ways. Even a simple component, such as a resistor, can fail open.
The hardware support for a bus system based on the Eurocard form factor needs very specialised experience.

BICC-VERO have that experience and our worldwide reputation is unquestionable.

Users of leading bus systems have already benefited from our expertise with such hardware products as backplanes, extender boards, prototyping boards, card cages, connectors and power supplies – and that's just to start with.

Now we have combined all of these products into a total capability and have produced a range of Microrack Systems.

For the Multibus II user BICC-VERO now offers from stock, a full range of P.S.B. and L.B.X. backplanes and extender boards, as well as the standard products that you will require to build your microprocessor system.

Telephone or write for further information on Multibus II support hardware.

Whatever your system architecture, BICC-VERO have the experience and the hardware to support you.

*Multibus® II is the Reg. Trade Mark of Intel Corporation
**Euro-Q Bus® is the Reg. Trade Mark of Digital Equipment Corporation

BICC-VERO ELECTRONICS INC
384 Santa Trinita Avenue, Sunnyvale, California 94086 U.S.A. Tel: (408) 738 6911. Fax: 408-738-1509. Twx: 910 339 9241.

Leaders in Microprocessor Backplanes

MULTIBUS® II SUPPORT HARDWARE
circuit or short circuit; or the resistor can shift outside its specified value. Ideally, each component in a system should be considered separately, and the effects on the system should be evaluated for each failure mode. This would represent a full failure modes and effects analysis (FMEA). The difficulties with such an analysis are twofold.

First, the more complex the circuit is, the more costly the analysis will be in terms of manpower and time. Second, the specifications for all the components used in a system may not be known. Even if the specifications for a particular component were known, the manufacturer can change them without notification. Such changes may totally alter the failure modes and their effects on the system. For these reasons, a completely detailed FMEA is usually impractical. A more limited analysis can be carried out, however, in which certain conservative assumptions are made about the failure modes. In such an analysis, it is assumed that every failure mode produces the worst system effect. With this assumption, an estimate is made of the extent of a failure.

In a multistage, triple redundant system, such an analysis might evaluate the effects of a failure of the resolving unit between the first and second subsystems in a channel (A1 and B1, for example). Each component of that unit is analyzed to see if it can corrupt the operation of the units that it is connected to; namely, the preceding subsystems in the other channels (A2 and A3) and A1 and B1. If the circuit is properly designed, a failure in this unit should not adversely affect the subsystems A1, A2, and A3.

A failure could affect B1, however, by providing it with incorrect data or control signals. If this happens, then those components of the unit that can adversely affect the operation of B1 are allocated to the B1 unit because the effect is the same as a failure of a component in B1. Boundaries may then be drawn around portions of the total system to show the extent of a fault. In this example, the boundary would include B1 plus those portions of the preceding resolving unit that could corrupt the operation of B1. Having drawn such boundaries, it is now possible to compute the failure rate of all the components within the boundary.

**Evaluating reliability models**

Reliability models can be used to derive predictive data for the two most important reliability measures: the probability of system failures per hour ($P_f$) and the system availability ($A$), which is defined as the ratio of the length of time the system is operational to the total time the system has been in use.

These models are similar to Markov models, in which nodes represent the states in which the system can reside, and arcs (or paths) between the states represent the transitions from one state to another. In a pure Markov model, the transition from one state to another must depend only on the current state of the system and must be independent of the previous state.

**Calculating key measures of reliability**

Two important measures of reliability, system failure rate ($P_f$) and system availability ($A$) can be calculated using a three-state reliability model. In the first state, the system operates with all channels, producing correct results. The system remains in this state until a fault occurs. If the rate of faults occurring in each of the three channels is $p$, the rate at which the system enters the second state is $3p$. A single fault exists in the second state, but it is tolerated and the system as a whole continues to produce correct results. Repair action begins on entering this state and takes a time equal to the mean time to repair ($T_r$). During this time, a fault could occur in one of two remaining faultless channels. The possibility of this occurring is $2pT_r$, while the probability of successful repair is $(1-2pT_r)$. If a second fault occurs, the system enters the third state and system failure occurs. If $P_3$ is the probability (over time, $t$) of being in the failed state, the state model yields:

$$P_3 = 1 - e^{-6p^2T_r t} \approx 6p^2T_r t$$

This approximation is justified under the assumption that $6p^2T_r$ is much less than 1. The next assumption made is that when the system enters the third state, a new repair action is initiated that will require the time $T_r$ (the second failure can be repaired in parallel with the first). Other assumptions concerning repair times could be made, however, based upon the availability of personnel and spares and other logistic factors. The key reliability measures, $P_f$ and $A$, can now be derived:

$$P_f = 6p^2T_r \text{ per unit time}$$

$$A = 1 - 6p^2T_r t$$

[Diagram]

- **COMPUTER DESIGN/April 1985**

- 124 COMPUTER DESIGN/April 1985
A more modular, but more complex approach to redundancy allows more thorough cross checking of results. Replacement and repair costs can also be minimized since lower level units are replaced.

prior state transitions that may have taken place in the system.

This is not true for all “transitions” involved in the models for redundant systems. If the system is in the state of being repaired, for example, then it will leave that state when the repair has been accomplished. This depends on the time at which it entered the state and thus is dependent on the prior state history. The analysis technique used makes sufficiently accurate predictions under certain conditions. For example, the probability that a second fault could occur while a first fault is being repaired is often considered, but the probability that a third fault occurs in that period is usually ignored.

Spare parts model

For any realtime control system, it is common policy to maintain an inventory of spare parts at the installation. A spare parts model deals with the logistics of the spare parts inventory and ways to reduce inventory costs to a minimum. If too few parts are kept, however, a plant shut down because of parts unavailability could become an excessive operating cost. The real objective is to minimize the total cost.

For a particular system design, let

- \( n_i \) = number of part type \( i \) in system
- \( n_i^e \) = number of part type \( i \) in spares inventory
- \( c_i \) = cost of spare type \( i \)
- \( t_i \) = delivery time of part type \( i \)
- \( p_i \) = probability of failure of part type \( i \)
- \( n \) = total number of different types of parts
- \( c_d \) = cost per hour of downtime of the system
- \( I \) = interest rate (expressed as a fraction) prevailing.

The costs associated with spare parts inventory are composed of two components: the cost of the spares, and the downtime costs because of unavailable spares. The cost of spares is

\[
C_s = I \sum_{i=1}^{n} n_i c_i
\]

The cost due to lack of spares is

\[
C_{ls} = 8760 \sum_{i=1}^{n} (n_i + 1)
\]

One more model that is important is a financial one that analyzes the initial capital costs associated with the acquisition of a particular system, fault-tolerant or otherwise, and the annual costs (which include the operating costs, maintenance costs and failure costs) associated with the system.

The acquisition costs and operating cost are, in principle, the most straightforward to determine. The acquisition cost is the simple sum of the hardware cost, software cost, training costs, installation costs, commissioning costs and initial spares costs. The annual operation costs consist of essentially the personnel costs and the supplies costs.

The determination of maintenance costs is more complicated and requires the evaluation of the cost of repairs per year:

\[
C_r = 8760 \sum_{i=1}^{n} m_i p_i (t_i + c_i)
\]

and the total cost of spares—\( C_s + C_{ls} \) (defined earlier)—where \( t_i \) is the labor cost associated with repair of unit \( i \). The annual cost of maintenance is the sum of the cost of repairs and the cost of spares. Failure cost is composed of two parts: the cost due to system failure, such as spoiled material, damage to equipment and so on; and the costs associated with the downtime that occurs after failure. These include repair of any damaged equipment, and not just repair of the control system. Also included in these costs are such factors as lost revenue, excess labor, loss of orders due to nondelivery. If \( C_d \) denotes cost per hour of downtime, and \( C_c \) denotes the one-time cost of system failure, the total cost of a failure, \( C_t \) is

\[
C_t = 8760 6p^2T_r (C_c + C_d T_r)/\text{year}
\]

It is now possible to determine, for each possible system (fault-tolerant or otherwise) the total annual costs and derive from it the return on investment of the original acquisition cost. By this means, alternative system approaches can be examined objectively. In particular, the savings derived from the use of a fault-tolerant system, through a reduction in the total cost of failures, can be balanced against the extra cost of such a system.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

<table>
<thead>
<tr>
<th>High 704</th>
<th>Average 705</th>
<th>Low 706</th>
</tr>
</thead>
</table>
5¼"

DISK
DRIVES,
TAPE
DRIVES

EMULEX
SCSI
MEDALIST,
TITLEIST,
CHAMPION

PUSH
EMULEX’S LEVERAGE GIVES COMPUTER MANUFACTURERS TOTAL SCSI CONTROL.

INTRODUCING MEDALIST, CHAMPION AND TITLEIST

With Emulex’s wide range of SCSI controllers for both disk and tape, you now have the leverage you need to boost real I/O power and flexibility into your system’s design.

Our compact Medalist, Champion and Titleist controllers give you this leverage through a long list of high-performance features. Features everyone has learned to expect — and get — from Emulex.

Our SCSI-based micro-controllers offer you a convenient vehicle to build, update, mix or interchange different types of peripheral storage devices to your mini/micro computer systems. With Emulex’s unique commitment to full SCSI development and support, the Medalist, Champion, and Titleist take advantage of the widest range of advanced SCSI enhancements. Enhancements like arbitration, disconnect/reselect, and full SCSI Copy.

All of these powerful controllers include the following high-performance features that give you extra leverage.

- Custom MOS VLSI chips that increase reliability, reduce power consumption and lower costs.
- A 14 KB data buffer to ensure high performance in disk and tape operations.
- Support of two ST506, or ESDI drives and one ¾” tape drive.
- Automatic self-test as part of each power up.
- On-board operation configuration switches.
- Fault and activity LEDs.
- An on-board front panel connector for drive status indications.
- Medalist and Champion controllers perform defect media management.
- Only +5 VDC power required.

Now let’s take a closer look at the specifics of each new Emulex controller.

The Medalist combines SCSI with the popular ST506 Winchester disk drive interface. This gives you a wide selection of full or half-height 5¼” disks to choose from, varying in capacity from 5 to 140 megabytes. The Medalist also supports 16 Read/Write heads.

CHAMPION ESDI/SCSI DISK CONTROLLER.

With Champion, you can interface two serial-mode ESDI 5½” Winchester drives to the SCSI bus. These large capacity drives support up to 10 MBits-second disk transfer rates, higher bit densities per track and range from 110 to 380 megabytes. The Champion also features hard and soft sectoring capability.

TITLEIST TAPE/SCSI CONTROLLER.

Titleist is a high-performance, ¾” streaming tape controller compatible with the QIC-24 standard tape data format. The versatile Titleist controller has been quality engineered to interface to most of today’s popular ¾” streaming tape drives of various capacities.

OTHER EMULEX/SCSI PRODUCTS THAT ADD TO YOUR LEVERAGE.

Emulex/SCSI host adapters are available for Q-Bus and Unibus systems, IEEE 796 Multibus systems, the IBM PC, PC/XT and PC/AT and “compatibles.” User-developed SCSI host adapters developed by other vendors are also viable for use with Emulex/SCSI controllers.

GET YOUR MAXIMUM SCSI LEVERAGE FROM EMULEX.

With Emulex’s unparalleled commitment to full SCSI development and support, and with our wide range of products, you have the leverage you need for full SCSI control.

For detailed information on Emulex/SCSI products, call toll-free (800) 854-7112. In California (714) 662-5600. Or write Emulex Corporation, 3545 Harbor Blvd, P.O. Box 6725, Costa Mesa, CA 92626.
Only our disk controller can soar with the new Highspeed Storage Module Drives.

MDB's New 2.5 Mbyte Disk Controller.

Now that we're in the world of Highspeed Storage Module Drives with data transfer rates up to 2.4 Mbytes per second, you need a disk controller that can keep pace. MDB's new MLSI-DKII, for Q-bus* systems, is a bird of that feather with rates of 2.5 Mbytes per second.

Not only does this quad size controller operate the new genre of disk drives, like the new Fujitsu Eagle XP or their new Swallow III* (M2333), it also operates at the standard rate of 1.2 Mbytes to run slower drives.

It also offers up to 22 bit direct addressing range for computer memory and has Block Mode DMA transfer capability to keep up with the computer. Like our standard tape controllers this HSMD can be software configured from the operator's console for all the major parameters.

Since it's from MDB, the new MLSI-DKII offers the most popular emulation modes RM03, RM05, RM80 or RP06, that give you the flexibility of vertical, horizontal and direct mapping, even up to an 8.3 gigabyte capability to better format the drive size selected. And, like our other Q-bus add-ons, it is transparent to most DEC* operating system software.

Access delay has also been avoided. Thanks to its high performance micro engine architecture, Block Mode DMA and multi-sector buffer RAM, you can count on maintaining the highest possible sequential data throughput rates without sector interleave.

In fact, up to 6 consecutive sectors of data can be transferred at the 20MHz serial data rate (2.5 Mbytes) before a slip of a disk revolution time may be interposed, without sector interleave.

The MLSI-DKII Highspeed Storage Module Drive. It's our way of proving we intend to be the leader of the flock.

Get complete details by contacting us today.
SHADOWING BOOSTS SYSTEM RELIABILITY

Using the advanced data protection capabilities offered by shadowing techniques, designers can bypass conventional memory backup procedures.

by Kenneth H. Bates and Marvin TeGrotenhuis

Shadowing, a method of online backup storage, offers high data reliability and protection in disk drives without burdening the host computer. The shadowing technique can also improve response time and data throughput while increasing the number of I/O requests handled per second. The technique achieves these performance gains because it dynamically creates and constantly maintains identical data images on two or more magnetic disks. It does not copy disk images onto backup disks either continuously online or periodically offline. Except for human error or multiple failure, shadowing provides enough data protection to eliminate the need for conventional backup procedures.

One mass storage server that uses the shadowing technique is the HSC50 from Digital Equipment Corp. This server marks the first implementation of off-host shadowing at DEC, and server-based shadowing is featured as part of the enhanced VMS operating system. As an intelligent standalone controller, the HSC50 can manage a subsystem comprising as many as 24 magnetic disk units. The server can also handle tape units, although tape shadowing is not provided. Moreover, the server performs the error handling, availability, diagnostics, and maintenance functions defined by DEC's Digital Storage Architecture (DSA).

Inside the shadow set

Shadowing uses a set of two or more disk images that are identical bit for bit. The set is maintained continuously by writing on all disks and is accessed by reading from any one of them. One or more hosts can consider a shadow set a single disk unit. All data transfer tasks beyond standard read/write commands are handled within the mass storage subsystem. Among other tasks, a mass storage server such as the HSC50 copies a write request onto all disks and selects the optimal disk for a read.

The process of reading a shadow set takes place at three levels. At the first level, the server assigns a read operation to the disk that is the least busy when a read request is taken off the server's master.

Kenneth H. Bates is a principal software engineer at Digital Equipment Corp (Colorado Springs, Colo). He is responsible for the HSC50 disk and tape controller.

Marvin TeGrotenhuis is a consulting software engineer at DEC. He implemented shadowing in the HSC50 server.
request queue. If there are more than two disks in the shadow set, the server considers all disks to determine which is the least busy.

The shadowing functions at the second and third levels improve reliability and data protection. In the second level, for example, the failing drive is removed, the host is notified of the failure, and the host initiates any necessary action. This maintains shadow set consistency, and the host is notified of the change. Even if data cannot be read from a particular logical block on one drive, the server will shift the read for that block to another drive in the shadow set.

To maintain the shadow set, a third level of shadowing provides self-repair. Besides shifting reads to another drive, shadowing will write the good data on the second drive back into the unreadable block on the first drive. This process is transparent to both the host computer and the user. For the sake of reliability and data protection alone, designers rarely need to have more than two disks in a shadow set.

**Handling transfer requests**

The HSC50 server, for example, maintains a constantly changing master request queue that has potentially hundreds of read/write command packets. The packets, formatted according to the DSA's mass storage control protocol (MSCP), may all come from a single host or from any host in a VAXcluster system. Each MSCP packet identifies the individual disk or shadow set to be accessed, the logical block number that will begin the transfer, the number of bytes to transfer, and whether the access is a read or a write.

With or without shadowing, the server can accelerate data transfers between a host computer and mass storage subsystem by using two DSA-defined capabilities: cylinder-to-cylinder seek optimization and minimized rotational latency on the target cylinder. Transfer requests, for example, are taken from the master queue on a first in, first out basis. The server then puts each new transfer request in an ordered position in the seek queue of the assigned drive. Each new transfer request is also put in the rotational access table for the specified cylinder in that drive. Since data transfer time is relatively short, the main objective in seek optimization is to reduce the seek time involved when the read/write heads travel from one cylinder to another.

Rotational latency is minimized by ordering the requests in the cylinder's rotational access table.

In read operations, the server assigns a request to an ordered position in the seek queue of the least busy drive. The request is also placed in the rotational access table of the specified cylinder on that drive. To reduce the seek time involved as read/write heads move from one cylinder to another, a read or write request for cylinder 200 is placed in the drive's seek queue above cylinder 225, even though it arrived later. This maintains the ordering for the seek optimization algorithms.
When In The Course Of Business Events...
OEMs designing business systems face two new realities. One, data processing is becoming more distributed—more individualized work units, defined by job function and application, performed by more people in more places, demanding more independence.

The second reality? Winchester. This prevailing storage technology is headed in a direction that’s just the opposite of data independence—tying users to shared storage systems, large or desk-top.

Slavery By Any Name...
The central issue is no longer just more data. It’s more data dynamics. And Winchester aren’t really dynamic at all. Consider “wait your turn” access, or the need for lots of user “system savvy.” Consider time-consuming backup and restore. And consider the ever-present risk of expensive head crashes.

Now consider the IOMEGA alternative.

IOMEGA's Distributed Data Storage: Freedom Of Information.
Our family of data management/storage systems matches the distributed data processing reality with a new reality: distributed data storage—with systems whose reliability and specs often exceed Winchester’s, particularly in access times and transfer rates, and with cost-per-megabyte figures that Winchester simply can’t figure.

The IOMEGA cartridge is the key. Now download data and software to a 5- or 10-megabyte cartridge, then manipulate, update, and upload conveniently and efficiently. The result is a total enterprise solution that can store applications, complex programs, or data sets—all of which can then be passed along to others without networking. And when you need more storage, you use more cartridges, not more hardware.

Accept No Alternatives.
IOMEGA’s distributed data storage solutions—full and half-height 8-inch 10-megabyte and a 5 1/4-inch 5-megabyte versions—give OEM Winchester performance and reliability with floppy convenience and cost-efficiency. They are proven, risk-free solutions. And IOMEGA’s cartridges are the only ones that are truly rugged, fully interchangeable, and inexpensive.

Now OEMs gain the freedom of designed-in freedom. The freedom today’s customers require.
So take the liberty of calling an IOMEGA representative today. There’s one in your area.

IOMEGA HAS REMOVED CAPACITY AS THE MASS STORAGE ISSUE.
Rotational latency is measured as the time from when the heads reach the cylinder to when the data transfer begins at the first sector on the designated track. The sector closest to the head position is the first transfer executed. Other reads around the track are then handled in first-sector sequence. A sector contains 512 bytes, the block size in data storage for VAX computers. Longer requests can mean longer rotational latency—requests spanning a full track of data average one-half track or one disk revolution of latency. In DEC's RA81 drive, for example, one track contains 51 data sectors with a total data capacity of 26,112 bytes.

Longer requests are decomposed into equal fragments, each a few sectors long. The read or write transfer then begins at the first sector of the next fragment that becomes available under the appropriate head, rather than at the first sector of the entire request. For long transfers, the four-sector fragments mean that average rotational latency is reduced to two sectors (about 653 µs on an RA81 drive).

Requests are transferred from a seek queue to the drive according to the more effective of two seek optimization algorithms: the elevator algorithm and the C-scan algorithm. The server chooses the appropriate algorithm according to the number of requests in the seek queue. For seek queues with fewer than five requests, the elevator algorithm goes from low to high cylinder numbers and then back again in sequence from high to low. In other words, it changes direction like an elevator. For seek queues with more than seven requests, the C-scan algorithm proceeds from low cylinder numbers to high, going directly low again to repeat the sequence. The sequence is, therefore, in one direction only. A queue depth of six maintains the algorithm previously in effect.

Requests going to a drive from the seek queue are placed at the end of a drive queue that is only two

---

Performance figures tell shadow story

Shadowing improves performance by handling read requests in parallel. Consider, for example, when read operations per second are plotted as a function of "seek queue" depth for shadow sets with one (unshadowed), two, three, and four members (a). In this case, the disk drives are DEC's own RA81 units linked via a high speed computer interconnect to a VAX-11/780.

Due to seek optimization (which functions with or without shadowing), the more work the server has to do (for instance, the more requests there are in the seek queue), the more read requests it handles per second. The difference in performance between one-member and two-member sets results from the server's added function of selecting the least busy drive. This function becomes more effective as the number of drives in the shadow set increases to four. In this case, performance triples.

To analyze the data transfer performance for reads, the data rate in megabytes/s can be plotted as a function of request size in sectors (b). In the test, 1000 I/O requests were run for each rate measurement. With or without shadowing, the overall data throughput increases with request size. Adding members to the shadow set increases the throughput progressively. There is very little difference between two-, three-, and four-member shadow sets because the transfer rate has reached the capacity limit of the single VAX-11/780 host. If more than one host were linked to the computer interconnect, the curves for three- and four-member sets would be significantly higher.

Individual tests on writes show that I/O operations per second are essentially unaffected by shadowing. Data rates for writes are also unaffected for request sizes up to about 20 sectors. Above that, the available number of data buffers somewhat limits multiple writes. As a result, the write transfer rate actually decreases relative to the size of the shadow set.
When survival depends on speed, who can you depend on?

HARRIS MICROWAVE SEMICONDUCTOR INTRODUCES GaAs SSI

In this life or death battle, the Mongoose depends on speed to survive. Your designs will survive, whether they’re in the belly of an F-16, or in the heart of a super-computer, when you depend on Harris GaAs ICs for speeds 5 times faster than the fastest silicon.

INTRODUCING FIVE NEW LOGIC ELEMENTS, WITH ECL & GaAs COMPATIBLE I/Os.
Shift registers, binary counters, and now, logic elements! Harris Microwave Semiconductor can now supply production quantities of SSI logic elements with 3.5 GHz clock speeds.

MASTER/SLAVE D FLIP-FLOP: HMD-11131-2
DIVIDE-BY-TWO/PRESCALER: HMD-11301-2
5 INPUT NAND/AND GATE: HMD-11104-2
5 INPUT NOR/OR GATE: HMD-11101-2
2 INPUT EXCLUSIVE OR GATE: HMD-11107-2

VERTICAL INTEGRATION—THE KEY TO HIGH VOLUME PRODUCTION & DEVICE-TO-DEVICE CONSISTENCY
Harris has perfected gallium arsenide technology and vertically integrated the manufacturing process to achieve extremely high yields, and high quality devices.

So, when speed may mean survival in your designs, contact Harris Microwave Semiconductor, 1530 McCarthy Blvd, Milpitas, CA 95035. (408) 262-2222 (TWX) 910 338 2247, or Harris Systems Ltd., Eskdale Road, Winnersh Triangle, Wokingham, Berkshire, RG11 5TR, England, (0734) 698-787

For your information our name is Harris.
requests deep. The next request selected by the seek algorithm is always ready at the end of the drive queue. Having such a short drive queue ensures that the transfer sequence on a drive is always sensitive to changes in the order of requests within the seek queue.

Read requests and the least busy drive

Requests may involve reading large amounts of data that extend beyond the sectors on a single track. Such data may even cross cylinder boundaries one or more times. For example, the RAE1 drive has 14 platters and thus has 714 sectors per cylinder. Without shadowing, a read spanning three cylinders involves a sequence of seek-transfer/seek-transfer/seek-transfer on the same disk. This neglects the short rotational latency before each transfer. In a shadow set, the same large transfer breaks into segments wherever cylinder boundaries are crossed. Each segment is treated as an independent read request.

In a three-disk shadow set, the read requests involving cylinders 1, 2, and 3 are likely to be assigned to separate disks. Total read time equals the time required by the disk with the longest seek-transfer time. Clearly, the reduction in total seek time for extra large reads is substantial. The effect of transfer time is negligible because it is far shorter than seek time.

Another consideration is how requests are assigned to the disks controlled by the server. Without shadowing, a read or write request is assigned to the single drive that is addressed. With shadowing, however, a write request is duplicated for all drives; a read request is assigned to the least busy drive.

The server determines the least busy drive through a decision sequence. Most of the drive assignments in a typically active mass storage subsystem will probably be made to the drive with the shortest seek queue. Although the read requests in the seek queues can vary widely in length (and thus in transfer time), minimized seek time remains the prime goal. Once in its assigned seek queue, a read request is chosen for the drive queue according to the appropriate seek optimization algorithm.

Individual segments of extra-large reads are handled through the same decision sequence. When a read operation reaches the end of a cylinder (or when the server’s decomposition resources are temporarily exhausted), the remainder of the read is treated as a new request. It is placed in the seek queue for the least busy drive. If that segment also reaches a cylinder boundary, its remainder is evaluated and assigned. The process ends when the remainder is less than a cylinder long.

A mass storage server manages the shadowing process according to policy established by the user.
"Fast transitional timing?
Here's the fastest in the world!"

"Philips' PM 3551A is simply the number one Logic Analyzer."

"It speaks for itself. Fastest transitional timing analyzer in the world! At 300 MHz you can pinpoint a glitch right down to 4 ns or even less, in real time. Transitional timing for the ideal combination of a big memory and the highest timing resolution.
Simultaneous state and timing analysis. Infinite trigger memory. Displays up to 16 channels simultaneously; touch a button to disassemble any 8 or 16-bit microprocessor. Unmatchable triggering - can even trigger on the first false step in a polling sequence.
Plus a simple, powerful menu system that puts you fully in charge - right from the first day.

By all means talk to others - the PM3551A speaks for itself! Want to hear it? Contact...
In the US call: 800-631-7172, except Hawaii, Alaska and New Jersey.
In New Jersey call collect (201) 529-3800 or write to Philips Test and Measuring Instruments, 85 McKee Drive, Mahwah, NJ 07430."
system. The user system creates and dissolves shadow sets; the host recognizes each set as having a unique virtual unit number. All members of a shadow set must be controlled by the same server.

Users can add and remove disks from a current shadow set and shift removable disks in a set from drive to drive. For example, if one drive goes down for an extended time, the disk can be moved to another drive (after redefining the shadow set). If a disk fails, a new disk can be mounted on the drive and copied online from another disk in the shadow set.

Shadow set members can be configured to hold data in areas not recognized as part of the shadow set. Hosts can write and read in these areas (which can be any size and in any storage location) by addressing the disk itself rather than the virtual unit number. Data in an excluded area might include the unique name of the disk, the disk's operating history, and the identities of the other disks it is associated with in the shadow set.

If a new disk is added to a shadow set, an exact image could be made in the traditional way by shutting down the drives and copying the current disk image offline from a drive already in the set. To avoid losing mass storage subsystem availability for a minimum of 15 minutes of offline copying, the user can request online copying—the mass storage server continues to write new data on both disks. At the same time, the server transfers stored data from an existing shadow disk to the new disk. Reads are made from the shadow disk or from the new disk during copying, as long as the area to be read has already been copied.

Online copying is very fast—it can reach the theoretical speed of disk I/O transfers. It can thus minimize the performance degradation caused by added server tasks. Host-managed offline copying is necessarily much slower because of the extensive communication involved.

While server-based shadowing is provided with the HSC50, host-based shadowing is provided by DEC's micro-based UDA50 intelligent disk controller. Although it performs most of the same DSA-specified functions as the HSC50 server, the UDA50 does not itself have shadowing capability. Shadowing is therefore controlled by a shadowing server embedded in the VMS operating system's disk class driver on the host.

Managing server functions

The parallel processors in the server have access to all the status information they need to share the server's control and shadowing functions. These functions are managed by a single I/O control processor and executed by as many as six standard disk interface microprocessors. Each interface microprocessor handles as many as four disk drives.

The I/O control processor interprets mass storage control protocol requests from hosts and places them in the seek queues of control memory. The I/O control processor is a general-purpose processor based on DEC's F11 chip set and executes the full PDP-11 instruction set. It cannot, however, be programmed by the user. The interface microprocessors, which carry out the read and write requests in the seek queues, each have two 2901 bit-slice microsequencers.

At initialization of the server, the shadowing software is loaded with diagnostics and utility functions from a DEC TU58 tape cassette in the server cabinet into the I/O control processor's 256-Kbyte dedicated RAM. Shadowing code comprises less than 15 Kbytes of about 180 Kbytes of firmware in the RAM.

The I/O control processor provides for duplicate writes by placing copies of write requests for all the drives in the shadow set. On reads, once the I/O control processor locates a read request in the seek queue, the request is forwarded to the drive queue controlled by the appropriate interface microprocessor. In general, performance is optimized.
Shadowing in extended systems

While shadowing can achieve high reliability when a failure occurs in a single disk or disk drive, it can also be effective in multiprocessing systems that provide built-in redundancy. Such systems, besides combining the computing power of two or more processors, would use built-in redundancy to protect against failure in various system components.

For example, one small VAXcluster system might include three VAX host CPUs and a pair of HSC50 servers, all linked over a high speed computer interconnect. The servers would be connected to two (or more) dual-ported disk drives, A and B. Without shadowing, server 1 might normally handle transfers to both disk drives A and B, with server 2 standing by as backup. If line 1 or 3 broke, line 2 or 4 (respectively) would automatically close and server 2 would take control of drive A or B. There can be as many as 24 drives on either server.

A more efficient approach would be to have lines 1 and 4 normally closed (2 and 3 normally open) so that server 1 controls drive A and server 2 controls drive B. Any failure in line 1 or 4 will close line 2 or 3. In this way, the servers back up each other for as many as 24 drives. Here, however, each server normally handles only 12 drives, an arrangement that offers better performance than when one server normally handles all drives.

Drives A and B can form a shadow set also, so can as many as 12 pairs of drives. If lines 1 and 3 both open when server 1 is handling the shadow set, lines 2 and 4 both close and server 2 automatically takes over the shadow set. But if only line 1 opens (and line 2 therefore closes), a shadow set no longer exists because the two drives are no longer connected to the same server (only lines 2 and 3 are closed). Should that occur, both servers report the event to the host. The host immediately opens line 3 so that line 4 will close. Then, the shadow set is switched from server 1 to server 2.

by assigning the disks in a shadow set to different interface microprocessors.

Self-repair and error management

Shadowing's self-repair function follows two error management processes that occur, with or without shadowing, in a DSA mass storage server. First, error correction circuits detect and recover errors that can develop between writing data to a disk and reading the same data from the disk. Without the hosts' knowledge, the server corrects transient errors induced randomly by electrical noise. Errors caused by common progressive defects such as holes, inclusions, and thin spots in the magnetic media are also corrected automatically. When errors exceed a predetermined severity threshold, they are reported to the hosts' VMS operating system for information only.

A second error management process is bad block replacement. This occurs when repeated errors in a block (the logical data stored in a physical sector) indicate that the sector is defective and should be discarded. After replacement, further accesses to the original sector address are "revectored" to the replacement address. To minimize revectoring time, one replacement sector is always available on the same track as the bad sector. (Because the distribution of bad sectors is not likely to be the same in any two disks, shadow set members must be described as logically identical, not physically identical.)

Shadowing repair backs up both error correction and bad block replacement. If the server's error correction circuits fail to detect and recover a read error in a sector of one disk, the correct data is sent automatically to the host from another member of the shadow set. At the same time, the correct data is written into the error-holding sector so that the block can be properly read in the next access. A sector thus repaired may be either at its original address, or (if a bad block has been replaced) at its revectored address. The replacement of a bad block, however, only makes a nondefective sector available. Shadowing repair is needed to write the correct block of data into the replacement sector. Only data that was erroneous to begin with is known to the bad block replacement circuits.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 707 Average 708 Low 709
Just plug it in

Our new readers are “system-friendly”—specifically designed to eliminate the costs and bother of system integration. To your computer/controller it looks just like any industry standard peripheral. Interface is standard RS-232C or RS-449, with magnetic data translated to ASCII.

- All but eliminates software development
- User configurable
- Self-test diagnostics
- Resident buffer or real-time data transmission
- Compact table top or “build-in” versions
- Accepts 115 VAC or 5 VDC power
- Patented Spatial Decoding for high reliability
- Patented head mounting for extended life

American Magnetics Corporation
740 Watsoncenter Road, Carson, California 90745
(213) 775-8651    TWX 910-345-6258
CMOS VLSI INCREASES LIFE EXPECTANCY OF COMPLEX SYSTEMS

Low power consumption is usually touted as the major advantage of CMOS over bipolar. But CMOS provides the bonus of a lower failure rate.

by Al Kadis

The heat generated by a running IC limits the number of gates that can be designed into a single package, especially for bipolar ICs. This makes CMOS parts that couple extremely low power consumption with ever-increasing performance well suited to applications requiring a large number of gates. In addition, recent developments of complex CMOS ICs with speeds comparable to equivalent bipolar devices, such as 16-x 16-bit parallel multipliers, register ALUs, multiplexers, and RAMs, allow the design of extremely fast CMOS systems.

The system reliability gained with CMOS becomes obvious when the power and heat dissipation requirements of typical high performance bipolar ICs are compared to equivalent CMOS ICs. Bipolar systems require larger power supplies, so they demand more weight, size, and raw energy. Also, the system and the power supply generate heat that must be removed. This only adds more mass and space requirements for cooling instruments. CMOS power consumption, on the other hand, is proportional to speed. Users operating at lower frequencies, therefore, can save additional power by running the IC slower—where system requirements permit. This lowers the junction temperature and further increases life expectancy.

In many cases, therefore, it may be possible to replace a bipolar system with a CMOS system, providing three to five times greater capability, or to use the power savings to reduce the size of power supplies and enhance another part of the system. But to increase reliability greatly and take full advantage of low CMOS power dissipation, new systems should be designed from scratch.

Failure rates for semiconductor ICs have typically been measured in tens of years in life expectancy, regardless of the technology involved. As ICs have become more complex, the increased number of gate

As a direct result of its lower heat buildup, a typical CMOS part can be projected to endure higher ambient operating temperatures than its bipolar equivalent and provide longer service life.
counts has increased the power dissipation and resulted in greater failure rates. For bipolar ICs, typically running at many times the power dissipation levels of CMOS ICs, self-heating becomes an even greater problem. This problem can be solved by designing packages with efficient heat dissipation, and by placing the IC chip in a package in a way that efficiently transfers the heat of the die to the outside environment.

As the gate count of bipolar parts becomes greater than 2000, the increase in junction temperature becomes significant, which reduces the mean time to failure. As an example of the life expectancy of a larger die, an analysis is made of a bipolar 16- x 16-bit parallel multiplier (mounted in a 64-pin DIP with an internal heat sink) and the equivalent CMOS part from Integrated Device Technology, the IDT7216. Both parts perform identical functions at equivalent speeds.

The operating temperature of an IC junction is determined by the simple formula:

\[ T_j = (K_{jc} + K_{ca}) P_d + T_a \]

where \( K_{jc} \) is the thermal coefficient between the junction and case; \( K_{ca} \) is the thermal coefficient between the case and the ambient environment; \( P_d \) is the power dissipated by the IC; and \( T_a \) is the ambient temperature. The sum, \( K_{jc} + K_{ca} \), is also equal to \( K_{ja} \), the thermal coefficient between the junction and ambient.

### Operating Parameters for Typical 16- x 16-bit Multipliers

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Bipolar Multiplier</th>
<th>CMOS Multiplier</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum voltage</td>
<td>5.5 V</td>
<td>5.5 V</td>
</tr>
<tr>
<td>Maximum operating current</td>
<td>960 mA</td>
<td>80 mA</td>
</tr>
<tr>
<td>Ambient temperature</td>
<td>125 °C</td>
<td>125 °C</td>
</tr>
<tr>
<td>Junction-to-ambient temperature</td>
<td>12 °C/W</td>
<td>40 °C/W</td>
</tr>
<tr>
<td>Junction-to-case temperature</td>
<td>7.9 °C/W</td>
<td>15 °C/W</td>
</tr>
<tr>
<td>Case-to-ambient temperature</td>
<td>4.1 °C/W</td>
<td>25 °C/W</td>
</tr>
</tbody>
</table>

*The bipolar die is placed close to an internal heat sink to reduce the junction-to-case temperature coefficient to 7.9 °C/W and junction-to-ambient to 12 °C/W. This is not required with the CMOS IC.*

The junction-to-ambient thermal coefficient \( K_{ja} \) for the IDT7216 is 40 °C/W, so that at a maximum operating voltage of 5.5 V and a maximum operating current of 80 mA, the temperature rise of the die above ambient is 17.6 °C. Since the junction-to-case thermal coefficient for the IDT7216 is 15 °C/W, the temperature rise of the junction above the case, at the same power dissipation, is only 6 °C.

### Temperatures on the rise

This calculation, carried out for a typical bipolar 16- x 16-bit multiplier with a junction-to-ambient thermal coefficient of 12 °C/W, a maximum operating voltage of 5.5 V, and a maximum operating current of 960 mA, gives a temperature rise for the die above ambient of 63 °C. And since the junction-to-case thermal coefficient is 7.9 °C/W, the temperature rise of the junction above the case is 42 °C.

Bipolar manufacturers usually recommend that the maximum junction operating temperature does not exceed 175 °C. With a calculated junction-to-case temperature rise of 42 °C, the case temperature must not exceed 133 °C. At an ambient of 125 °C, system air flow must be sufficient to hold the case temperature rise to less than 8 °C. This is a significant difference, since the allowable CMOS case-to-ambient temperature rise is 44 °C.

This analysis, performed on a typical bipolar and CMOS IC, clearly shows how the junction temperature for the die is affected by power dissipation, the thermal resistance of the package, and the ambient temperature. The best circumstances for controlling reliability and circuit performance is to allow the junction temperature to remain as close as possible to ambient. This demands that the power dissipated or the package's thermal resistance (or both) should approach zero.
The mean time between failures (MTBF) is a direct function of the operating environment and junction temperature. The junction temperature rise calculations can help determine the MTBF and the life expectancy of bipolar versus CMOS circuits.

The type of data needed to derive failure rates and the MTBF for the typical multipliers discussed here can be found in Military-Handbook-217D, January 15, 1982 and updated June 12, 1983, section 5.1.

According to 217D, the device failure rate, \( f_r \), expressed in failures per million hours, is given by:

\[
R_r = f_Q [c_1 f_T f_v + (c_2 + c_3) f_E] f_L
\]

where,

- \( f_Q \) = quality factor
- \( f_T \) = temperature acceleration factor based on device technology
- \( f_v \) = voltage operating stress factor
- \( f_E \) = application environment factor
- \( c_1 \) and \( c_2 \) = circuit complexity failure rates based on bit counts
- \( c_3 \) = package complexity failure rate
- \( f_L \) = device learning factor

and the MTBF is equal to \( 10^6 / R_r \).

At an ambient temperature of 95 °C, and assuming that air flow and heat sinking will maintain case temperature at 100 °C for both the bipolar and CMOS part, the above equation yields an \( R_r \) of 13.2 and 6.8, respectively. The life expectancy, \( L_E \), in years, can be calculated by dividing the MTBF (in hours) by 8760, the number of hours in a year. This gives an \( L_E \) of 8.6 years for the bipolar multiplier and 16.8 years for the CMOS equivalent.

The 42 °C junction-to-case temperature rise of the bipolar IC points out that bipolar ICs are approaching their maximum chip size limitation. For example, if the chip size were increased to incorporate the functions of two multipliers, the power would double. Assuming both a CMOS and bipolar IC of this complexity were placed in the identical heat sink package used in the previous bipolar example, the following characteristics may be developed.

**Operating Parameters for a 4200-gate Multiplier**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Bipolar</th>
<th>CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply current</td>
<td>1.92 A</td>
<td>160 mA</td>
</tr>
<tr>
<td>Maximum voltage</td>
<td>5.5 V</td>
<td>5.5 V</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>10.6 W</td>
<td>0.9 W</td>
</tr>
<tr>
<td>Thermal temperature coefficient</td>
<td>7.9 °C/W</td>
<td>7.9 °C/W</td>
</tr>
<tr>
<td>Junction temperature heat rise</td>
<td>84 °C</td>
<td>7 °C</td>
</tr>
</tbody>
</table>

With the rapidly growing acceptance of high density CMOS ICs, the packages used to house these chips are also changing. High speed CMOS technology has initiated the shift from bulky packages to smaller ones that result in much greater board densities. These innovative packages are not practical or reliable with bipolar VLSI parts because of their high power dissipation.

**Packaging options**

Thermal resistance—the measure of a package's ability to dissipate the heat generated by a die—is determined by package material (ceramic or plastic), package size, and die size. CMOS circuits can operate reliably in much smaller packages than bipolar circuits can. Packaging technology has advanced to reduce package size by nearly 90 percent from the 64-pin DIP to the 68 "pin" leadless chip carrier (LCC) measuring 560 x 560 mils, while maintaining acceptable device junction temperatures for the 16- x 16-bit multiplier example above.

Surface-mount technology also is becoming a popular packaging alternative with the advent of CMOS and the smaller packages, such as LCCs. One approach is the permanent attachment of an LCC to a substrate by matching the thermal coefficients of expansion. This technique relies on the low self-heating characteristics of CMOS to minimize the thermal differential between the chip and the substrate. With techniques such as these, system designers can now achieve a twofold improvement in system package density.

Low thermal expansion between the LCC and the substrate is an important consideration in surfacemount technology. Expansion of the LCC and the substrate, \( L_{LCC} \) and \( L_{SUB} \), respectively, can be calculated as follows:

\[
L_{LCC} \exp = (L) (C_{LCC}) (T_{LCC})
\]

\[
L_{SUB} \exp = (L) (C_{SUB}) (T_{SUB})
\]

Here, \( C_{LCC} \) and \( C_{SUB} \) are the thermal coefficients of expansion for the LCC and the substrate, respectively, and \( T_{LCC} \) and \( T_{SUB} \) are the temperatures of the LCC and the substrate, respectively. For maximum reliability, the thermal coefficients of expansion for the LCC and the substrate should be matched. The temperature rise of the die determines \( T_{LCC} \). CMOS is the only technology practical for use in surface-mount applications because it allows the LCC temperature to remain close to the substrate temperature.

**Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.**

<table>
<thead>
<tr>
<th>Rating</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>High</td>
<td>710</td>
</tr>
<tr>
<td>Average</td>
<td>711</td>
</tr>
<tr>
<td>Low</td>
<td>712</td>
</tr>
</tbody>
</table>
Now you can get datacomm and electronic office communications testing in a single, compact unit.

Our application packs let you choose the precise protocol testing capabilities you need for the electronic office. All without sacrificing the powerful built-in datacomm test capabilities of the incredible, economical DATATEST II Plus. Call or write today for further information.
MONITORED BURN-IN IMPROVES VLSI IC RELIABILITY

Device testing during burn-in provides information that can improve design and fabrication processes and pave the way for increased device yields and reliability.

by Michael Campbell

Reliability of VLSI ICs has become as hot a topic today as performance. Every semiconductor manufacturer is striving to balance the demands for increased complexity, higher volume, lower cost, and higher reliability (quality)—and still make a profit. One way to balance the cost/reliability equation is through the accurate characterization of the infant mortality for each type or lot of devices. Infant mortality is typically called burn-in fallout and is often accepted as a matter of standard manufacturing fallout.

Reliability is directly related to the design and fabrication processes. Consequently, a mistake in either area can lead to disastrous long-term device problems. Even the best design and fabrication techniques will sometimes produce less than perfect results. While perfecting techniques in these areas can help to increase device reliability, other effective approaches exist. Production screening techniques, such as monitored burn-in (the combination of conventional burn-in techniques and parallel device testing), can quickly eliminate the devices that would suffer from infant mortality. Studies of the failures causing infant mortality can then be used to further improve reliability through feedback mechanisms to fabrication and design groups.

By screening out marginal devices, burn-in and testing have been used for years to improve the quality of ICs. Burn-in standards are based on either military standards or production standards for a particular device technology. For the most part, burn-in conditions are set by either simple small scale experiments or manufacturing necessity. Military standards specify 1 eV as the activation energy for projections of burn-in time. Studies on Inmos products, however, indicate that this 1 eV activation energy is accurate for 60 percent of infant mortality failures found and is probably the correct activation energy for only a portion of all manufacturers' products. The dogmatic use of this activation energy to project burn-in times at alternate temperatures, therefore, may not be as precise as needed.

The Inmos study began as an investigation into the infant mortality characteristics of VLSI memories. The driving force behind these experiments was a desire to cut the cost and cycle time for the testing and screening of VLSI memories by reducing the long-term failure rate through burn-in.

An NMOS 16-Kbit static RAM, the IMS1400, was tested in the first experiments. A total of 94,000 devices were monitored by the end of last year. In early 1982, the infant mortality mean time to failure was determined to be 34.47 hours. Worse case devices usually failed in 94 hours during the monitored
In the initial evaluation of the 16-Kbit static RAM at 125 °C, the worst case failure was at 94 hours. As corrective actions were implemented, the time to last failure was reduced to 6.74 hours (a). Similar advances were made in studies on a 64-Kbit dynamic RAM at 125 °C, cutting time to the last failure from 90 to 10.5 hours (b). In both cases, the cumulative percent defectives were driven downward, implying an increase in device yield.
Your image is important to us.
Your system's CRT display image reflects the quality of your system's capabilities. Your data display monitor must be as capable as your system design.
Audiotronics designs and manufactures CRT displays for OEMs and systems integrators for use in commercial, industrial, military and medical applications. Many Audiotronics displays are available from inventory.

Sizes are only part of the picture.
Whether your requirements are color or monochrome, TTL or composite, Audiotronics meets these needs...and much more. Screen sizes range from 3" to 23". Configuration options include: high resolution • dynamic focus • external contrast and brightness • changes in scanning frequencies • a wide range of phosphor and non-glare treatments • switching power supplies with multi-tap voltages • dual level TTL.

The other side of the picture.
Audiotronics offers a patented, integrated CRT neck mounted PCB format with a plug-in printed circuit board for 7", 9", 12" and 14" displays. This exclusive design meets the requirements of systems designers needing a compact, lightweight, easily-serviced configuration.
Where neck mount is inapplicable, our other available configurations include the traditional open frame chassis or kits using compact PCB designs. Audiotronics offers moderately-priced, general purpose displays as well as highly specialized custom displays offering resolution capabilities greater than 1000 lines.

We build the big picture for you.
Unique engineering and manufacturing capabilities have allowed us to successfully implement our total product package concept for the OEM customer. We will design and manufacture your terminal, monitor, keyboard, power supply or other products and components to your specifications at either our domestic or Far East operations.

You are already in the picture.
Chances are that Audiotronics already affects your life. When you fly, your carry-on luggage may be screened by systems using our displays. Audiotronics is the leading choice of common carriers who electronically display arrival and departure information. In your doctor's office or medical lab, our displays are often used in blood analyzers. Manufacturers use our displays in numerical control equipment for a variety of on-line applications. And we fit the picture for business and personal computers and data terminals.
Audiotronics has a record of achievement in providing OEM customers with dependable CRT data displays for critical applications.

We are interested in contributing to your projects. Contact us today concerning your data display needs.
An infant mortality analysis of an early IMS2600 product revealed a multimodal failure distribution. The modes were attacked in sequence (1, 2, 3) in periods of increasing hours.

Activation energy analysis

In attempt to reduce burn-in further, analysis was continued on the six major product types that could benefit from monitored burn-in. Since the existing residual failure rate could not be reduced easily in a short term, alternate temperature studies were used to reduce the burn-in time. Infant mortality activation energies \( (E_a) \) for the major failure modes observed varied between 0.5 and 1.03 eV across all product types. Instead of applying a blanket activation energy, a calculated effective energy was used for device projections. The calculated \( E_a \) was 0.857 eV.

This study encompassed 35,000 devices at 125 °C and 140 °C. Final burn-in time introduced into production was 12 hours at 140 °C.

Monitored burn-in has proved to be a very useful and cost efficient tool for improving device reliability and production. First, burn-in times and temperatures can be set accurately with no adverse impact on a customer's system. Second, significant improvements in failure rates and device yields are possible. The IMS1400, for example, improved 61 percent in time to last failure and 5 percent in yield. Also, reliability goals can be set early in the design and manufacturing cycle, rather than waiting for long-term stress test evaluations.

Evaluating new products can provide insight into long-term reliability and the problems that might arise within the design and fabrication processes. Applying unique test patterns, stresses, and loading conditions to devices during monitored burn-in will not only detect failures, but also allow them to be traced to the exact point at which the devices failed. In addition, why and how the device failed can then be answered. Instantaneous feedback eliminates some of the guess work involved in burn-in techniques, and allows for more accurate reliability figures. This feedback when extended to include fabrication and design also shortens the time required to make changes to the standard product. Finally, monitored burn-in can reduce overall test time and production costs.

The history of the DRAM family (eg, 16-Kbit, 64-Kbit, and ultimately the 1-Mbit) provides a vivid example of the savings possible when using monitored burn-in. According to industry sources, it should have taken about 30 s to test a 64-Kbit DRAM, with a test cost of about 60 cents per part. Using monitored burn-in techniques, the test cost could have been cut to 10 to 15 s without any loss in patterns or testing accuracy. This implies a 50 percent savings in cost/time. Most 64-Kbit manufacturers chose, however, to reduce testing time by using design and layout data and eliminating patterns. While this makes sense at the 64-Kbit level, other alternatives must be explored at the 256-Kbit level and beyond. Projections for the 256-Kbit DRAM indicate a test time of well over a minute, making test cost prohibitive.

Monitored burn-in, with the parallel testing of thousands of devices, can reduce these test requirements. Since most companies perform burn-in as a part of their standard process flow, this "dead time" in the process could be used to test devices, when using monitored burn-in systems. This option provides the opportunity to run complex and time consuming test patterns that would not normally be done because of time constraints. In particular, monitored burn-in testing could find pattern/timing sensitivities without tying up massive amounts of production tester time.

**Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.**

High 713  Average 714  Low 715
When choosing VMEbus Industrial I/O, consider this: Xycom offers you the widest choice of modules in the world. With a common system architecture that can save you substantial design and programming time... while greatly increasing your system's design flexibility. You can also count on Xycom's team of technical support engineers - before and after the sale.

Each module is backed by a full two-year warranty and Xycom's 15 years experience in designing and manufacturing industrial microcomputers. So make the right VMEbus I/O choice, right now. Call us toll-free (1-800-367-7300) for details, or write for our free I/O module brochure. Then put our better VMEbus mousetrap to work for you.

Look closer. We deliver added value.

The Hardhat Computer People. 750 North Maple Road, Saline, Michigan 48176, Phone: (313) 429-4971, TWX 810-223-8153 Regional Offices:
Boston (617) 246-2544 • Chicago (312) 963-7272 • Cleveland (216) 499-2555
• Houston (713) 530-9200 • Philadelphia (215) 536-0810 • San Francisco (415) 573-0404

CIRCLE 80

XYCOM®

Xycom's I/O Selection

1) XVME 010 System Resource
2) XVME 085 VMEbus Prototyping
3) XVME 560 64/32 Channel Analog Input
4) XVME 220 32 Channel Isolated Digital Output
5) XVME 530 8 Channel Isolated Analog Output
6) XVME 240 64 Channel Digital TTL I/O
7) XVME 260 32 Channel Relay Output
8) XVME 080 Intelligent VMEbus Prototyping
9) XVME 210 32 Channel Isolated Digital Input
10) XVME 230 Intelligent Counter/Motion Control
11) XVME 420 Intelligent Serial Peripheral Controller
FOR THE MICROCOMPUTER OEM OR END-USER
HEURIKON IS THE CHOICE

Make Heurikon your choice for Multibus™ microcomputers and system components.

For 12 years, Heurikon has supplied thousands of computers to help its customers find economical solutions for their microcomputer applications.

8-BIT MICROCOMPUTERS

MLZ-90A single board microcomputer with nine byte-wide memory sockets for use with RAM or ROM (AM9511 and floppy disk drive controller optional).

MLZ-91A single board CP/M™ system with on-card floppy disk drive controller, winchester interface, optional AM9511, streamer tape interface, two serial ports, one parallel port, 64K or 128K bytes RAM with parity, two EPROM sockets, and GPIB CONTROLLER.

MLZ-92A single board CP/M™ system with four serial ports on-card, floppy disk drive controller, winchester interface, optional AM9511, Centronics printer interface, 64K or 128K bytes of RAM with parity, and two EPROM sockets.

MLZ-93A single board CP/M™ system with 128K bytes of dual ported RAM, four EPROM sockets, floppy disk drive controller, optional AM9511 and powerful serial port features including SDLC and HDLC protocol support and modem controls.

16-BIT MICROCOMPUTERS

HK68™ powerful and versatile single board UNIX™ (System III or V) or CP/M-68K™ system with 68000/68010 CPU (8Mhz or 10Mhz), MMU, quad channel DMA, four serial ports, 128K, 256K, 512K or 1M bytes of on-board RAM with parity, up to 128K bytes of on-board EPROM, user accessible LEDs and dip switches, and two iSBX connectors for I/O expansion. Heurikon can also supply a full line of iSBX I/O expansion modules including quad channel serial port module, floppy disk controller, A/D converter, bubble memory and many more.

GRAPhICS CONTROLLERS

MLZ-VDC intelligent 640 x 480 x 4 color graphics controller based on the NEC 7220 controller chip with on-board Z-80 CPU, DMA controller, and user definable FIFO interface to Multibus™. Users may display up to 16 colors from a 4K palette. Up to 1024 x 1024 x 3 interlaced also available.

MINIBOX

Heurikon also provides completely integrated UNIX™ development systems with UNIX™ System III or System V including Berkeley enhancements. CP/M-68K™, PolyFORTH™, Regulus™, and VRTX™ (real time operating system kernel) are also available.

Heurikon UNIX™ systems are available in four, six, and fourteen slot enclosures with 30MB, 65MB, 140MB or 280MB of winchester storage, a megabyte floppy, and optional interactive on-line streamer tape drive supporting 1-16 users.

CIRCLE 81

Call Heurikon Direct
1 800 356-9602
In Wisconsin 1 608 271-8700
See us at MINI/MICRO NE BOOTH #208/210.
NETWORK MANAGEMENT SIMPLIFIED THROUGH COMBINED FUNCTIONS

Integrating intelligent monitoring and control facilities into network nodes permits customized control, reporting, and management facility expansion as the network grows.

by Daniel M. Profant

As data communication networks become more complex, there is an increased need to recognize and collect information from the network operation as well as to maintain control. A network management facility can meet this need while residing in a workstation—sharing the workstation's resources—or in the node of a data communication network. Such an integrated network management facility, which operates in a shared or integrated environment, depends on techniques that make it adaptable to the peculiarities of the network. It should also assist in the development of the facility.

Doelz Networks, Inc has designed such an integrated function facility known as the Interpreter States Machine, with its own computer language. This machine and language work together to develop network management programs for a network environment. A management facility with an open-ended design allows for the growth of network management capabilities including increased network capacity, the addition of new capabilities (both planned and unforeseen), and the introduction of specialized user-defined features.

Independent of network size, the network management facility monitors network activities and communicates network statistics and conditions to the operators. The operators can, depending on the network conditions, call out specific network manager functions and communicate with individual network components. For example, the operator can request a readout showing the line quality or signal strength of the line segment between two nodes in the network. The operator can also request collected node statistics. Moreover, the management facility supports configuration of user ports through a terminal or host processor, the configuration of network connections, and the assignment of network node identifiers.

Configuration of user ports provides for assignment of terminal/host-specific information. Within the network, there are more than 100 different parameters for a single port. These parameters include port speed, port address, protocol type, permanent versus temporary (dial-up), rotary member, and multipoint (slave or master).

Network configurations are "learned." Thus, the network management facility automatically determines the network node connections. The network

Daniel M. Profant is a software development manager at Doelz Networks, Inc (Irvine, Calif). He is responsible for product development of the Elite One concentrator switch. He holds a BS in mathematics from Long Beach State College.
operator may supersede the automatically determined configuration, however, and install exception or standby connections. Installing or removing the analog/digital loopbacks around selected modems in a specific node removes or includes a line segment in the network link.

Through the network management facility, the network operator assigns unique identifiers to system elements such as nodes, path connections between ports, and port addresses. The operator can then refer to any node by the name assigned to it (most likely the site identification). It also allows the network user to connect the port to a port selected by the port address (the local phone number for the port).

The supervisory console (attached to a specific node designated as the master or network manager) displays impending or current fault conditions from any network node in the form of alarms. The alarm is similar to an unsolicited report. It presents the source of the recognized fault condition, the identifier for the node that reports the determined fault condition, the date and the time when recognized, and the nature of the fault condition.

With an impending fault condition, the network management facility automatically investigates the identified node and performs self-diagnostics to test the condition of the fault area. Operating from a current fault alarm that signals a communication cutoff, the network management facility can self-heal to restore communication service in the event of a line outage, modem failure, or node failure. System self-healing seeks alternate transmission routes for nodes whose existing line segment connections are no longer valid. This type of service is particularly valuable when performed automatically for minimal system outage.

The presentation of various status reports can provide operators with valuable information on network operations. These reports include statistics on traffic through each node (block counts, discard rate), line quality at each connection point, directory of port addresses, current node connections, and individual port configurations.

**Inside the network environment**

The network, from the network management system’s view, consists of both a distributed and a centralized element. In the distributed element, each nodal processor in the network monitors communication traffic passing through that node, maintains traffic statistics, and performs online diagnostics. In the Doelz network, an ongoing subsystem, known as the ALL CALL facility, periodically reports to the network management controller. This facility gives updated traffic statistics, any recognized alarm conditions, the current hardware complement and configuration, and node type.

For the centralized element, a selected node within the network serves as a master to execute the network management facility. This node also shares processing with the ongoing communication operations. In a simple network (two or more nodes), this facility can reside in a master node. A node can serve as both a communication node and host to the integrated network management facility. Thus, while the network management operational facility resides in a single centralized processor, the network management function is distributed throughout the nodes in the network. In a more complex network (several subnetworks interconnected through a switching node), the network management facility is distributed to the subnetworks, with a master network
management facility. This facility resides in a switch that controls the separate, distributed facilities. A complete network would consist of multiple switch networks interconnected via trunk lines with the network management facility located at a selected switch node’s network management facility.

The network management programs execute under control of the firmware function known as the Interpreter States Machine. The interpreter executes one instruction of the management system language, or a partial instruction per loop through the function set. The processor is then released to perform its other communication functions between instructions. Thus, at most, one interpretive instruction will be executed per entry and exit of the interpreter.

An interpreter instruction executes only after each major operational function has had an opportunity to execute. Because the operational functions demand more processor time as the communication load increases, the interval between successive interpreter instructions lengthens as the load increases. Thus, the facility adjusts automatically to the communication demands of the network. Program logic written for each network management function need not consider the communication loading of the network.

The interpreter runs in two modes, background and foreground. In background mode, a continuously operating program written in the management system language monitors all responses from nodes within the network. Executing under the control of the Interpreter States Machine, the background program can do several things. It can manipulate logical registers assigned to the machine, examine and transform the input presented to the network management subsystem, and prepare and output reports to a network management display device. In addition, the Interpreter States Machine allows access to pertinent data residing within any node connected to the network.

The network operator activates the foreground mode through the control console. The background program permits the operator to enter the foreground mode at specified points during the background program’s execution. Thus, a network operator console request, called an operation command, is associated with a foreground program. A simple interrupt releases control from the background program to the foreground program. The process of transferring from background to foreground modes requires that the logical registers be saved in a holding area while the foreground program executes. In this way, a foreground program will have complete access to the logical registers. After completion of the foreground program, the logical registers are restored for the continued execution of the background program.

**Inside the interpreter**

The interpreter architecture consists of a set of logical registers through which the interpreter controls execution and the program manipulates data. The logical registers reside in dynamic RAM and are categorized into two groups—interpreter control and
Either a background program or a foreground program executes a single instruction in the Interpreter States Machine, and passes control to the next function of the communication system.

Either a background program or a foreground program executes a single instruction in the Interpreter States Machine, and passes control to the next function of the communication system.

Program registers. Interpreter control registers include a function states counter, function clock, program level register, program instruction counters \((n = 0 \text{ to } 6)\), and an interrupt save area. Program registers are called special, general, holding, and accumulator.

The function states counter identifies the current state of the interpreter. Possible states include executing a background or foreground program instruction, and waiting for completion of timed event while in background mode, foreground mode, or keyboard entry (command request), and command lookup.

The function clock register times out expected responses, while the program level register identifies the program instruction counter currently in effect. The program level register is associated with a nesting level of subroutine calls. The counter for the current program instruction points to the current or next program instruction to be executed. Finally, the interrupt save area retains a copy of the entire register complement for a background program in progress while executing in the foreground mode.

Vector registers

Special program registers are categorized as vector, vector reference, iteration control, and working. The interpreter’s set of vector registers permits access to the memory of each node in the network. A vector register has the following components: area network, nodes structure position number, table set within the node, table within the node, entry within the table, and field within the entry.

The vector register set serves as a complex address register that identifies the field to be accessed. All accesses automatically adjust (normalize) the accessed field between the interpreter registers and the memory position that the field occupies in the node. Thus, in writing program logic, the program designer need not pay attention to positional information.

Within the interpreter, the node memory field is referenced as if it were internal to the interpreter. The operand specification of the vector reference

<table>
<thead>
<tr>
<th>Command/Report</th>
<th>Access Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Net-Manager Sign-On</td>
<td>None required</td>
</tr>
<tr>
<td>Help List of Commands</td>
<td>None required</td>
</tr>
<tr>
<td>Port Address Routing Directory</td>
<td>1</td>
</tr>
<tr>
<td>Port Interface Status Report</td>
<td>1</td>
</tr>
<tr>
<td>Port Configuration Report</td>
<td>1</td>
</tr>
<tr>
<td>Network Structure and Hardware</td>
<td>2</td>
</tr>
<tr>
<td>Reconfiguration Report</td>
<td></td>
</tr>
<tr>
<td>Node Statistics Report</td>
<td>2</td>
</tr>
<tr>
<td>Assign Node Identification</td>
<td>3</td>
</tr>
<tr>
<td>Configure Port</td>
<td>3</td>
</tr>
<tr>
<td>Install Network Link Configuration</td>
<td>3</td>
</tr>
<tr>
<td>Heal Network Link</td>
<td>3</td>
</tr>
<tr>
<td>Modem Status Report</td>
<td>3</td>
</tr>
<tr>
<td>Loopback Network Link Modem</td>
<td>3</td>
</tr>
<tr>
<td>Loopback User Port</td>
<td>3</td>
</tr>
<tr>
<td>Node Reset</td>
<td>3</td>
</tr>
<tr>
<td>Enable/Disable Standby Line Segment</td>
<td>3</td>
</tr>
<tr>
<td>Isolate/Attach Network Link Segment</td>
<td>3</td>
</tr>
<tr>
<td>Assign Access Key</td>
<td>4</td>
</tr>
<tr>
<td>Hexadecimal Maintenance</td>
<td>4</td>
</tr>
</tbody>
</table>
"Mux Master™ is a heck of a buy."

"What we have here is multiplexing magic, and it looks to me like just what the doctor ordered. You have been nagging at me for months now about the lack of system flexibility available to DEC users. Mux Master not only fills that gap with the kind of flexibility you've been asking for but keeps bus loading down to a low, low minimum in the process.

"A single Mux Master host board, installed with our cluster controllers, lets you make 128 Unibus or 64 Q-bus terminal connections through a composite link. You order as many 8 or 16 line cluster controllers as you need when you need them and mount them on a wall, desk or floor stand anywhere on the link.

"Then, as your requirements change, you add new controllers or remove existing ones simply and without disrupting the operation in any way. Anyone can do it. Concentrated one-time wiring makes it possible for the user to complete the process in a matter of minutes.

"That's all I can tell you now. For more information, you'll have to write or call toll-free at (800) 332-2253. When you do, ask for the complete Mux Master story. Able Computer. 3080 Airway Avenue. Costa Mesa, California 92626. (714) 979-7030. TWX 910-595-1729."

Able Computer

DEC, Unibus and Q-bus are trademarks of Digital Equipment Corporation. Attach™ is patent pending.
The Interpreter States Machine architecture shows the interface with the logical register sets, the program being executed, and the referenced 68000 routines and subroutines.

register indicates input from the network management control console keyboard. Special register 15 indicates output to the network management control console screen. An additional register set is available to the interpreter for temporary data storage. These registers store data between the accumulator and the processor. Specialized instructions save and restore the vector set, and up to eight vector sets can be retained in a holding area. As a result, a program can retain the address of several selected nodes in the network and reestablish any vector set with a single instruction.

The reports and alarms developed by a network management program have strings of command text interspersed with the display form of variable values. In this approach, the program logic uses a dictionary of words and phrases that are likely to be repeated in various messages for output of the command text portion. To conserve memory, the program logic points into the dictionary, rather than into a complete table of text strings.

The language incorporates elements called transforms. These transforms provide an instruction set that can convert variable data from its internal form to external form or vice versa. This is done simply by referencing the field to be transformed or the appropriate transform. There are two types of transforms in the Doelz network management language—input and output.

For cases where the network management language may not be effective in the execution of a function, the language provides the ability to escape in-line to machine code for short bursts. Thus, two or three lines of instruction can be taken from the real processor to fill in when a function cannot be easily performed through the instruction repertoire of the management language.

The network management control console is the interface between the operator and the network management subsystem. The network management language provides the facility to develop programs for the man/machine interface. To make the program development task easier, intrinsic functions have been made universal.

Although the control console is usually connected to the supervisory port, a path can be made from any user port in the Doelz network to the network management facility. Such a path provides the network operator with access to the facility from any remote port in the network. This is achieved by designing the network management facility to act as a port (a pseudo port) with its own unique port address to enable connection from any port in the network.

Restricted access to the network management facility is also possible. In this way, selected reports and commands are reserved for specific users, while other reports and commands are available for other users. Restriction of use is accomplished by identifying four access levels. Each command or report that can be requested is assigned an access level (1 to 4). An access level of 0 implies that there is no prohibition of access.

The sign-on to the integrated network management facility requires the specification of a unique access key (password) for each possible level of access. Once signed on, only those commands and reports at the presented access key level and below are available to the signed-on user. As an example, a manager of network operators would have an access key classification of 4, network operators—3, selected management personnel—2, and system users—1.

Please rate the value of this article to you by circling the appropriate number in the “Editorial Score Box” on the Inquiry Card.

High 716 Average 717 Low 718
Central Data is committed to helping you get the maximum performance from your Multibus system. Our iLBX Cache Memory Board and 12.5 MHz 68000 CPU can do just that.

Jeff Roloff, President

"Central Data is committed to helping you get the maximum performance from your Multibus system. Our iLBX Cache Memory Board and 12.5 MHz 68000 CPU can do just that."

The new Multibus iLBX* Cache Memory Board delivers processor independent, high speed memory through the iLBX interface on the Multibus. The board’s unique cache memory images the entire Multibus memory using a two-set LRU caching algorithm and stores 4K bytes of the most recently used memory. Access time is under 100ns, much faster than any dynamic RAM board. This new board also features write through operation, extensive error checking, and automatic and invisible deselection on error with interrupt. Its forced miss mapping allows use with dual-port memory on the Multibus. The B1041 is available in 100 up pricing at $1145.

The new Multibus 12.5 MHz 68000 CPU also takes advantage of the iLBX architecture by allowing connection to the Cache Memory Board or to dual port iLBX memory. The board’s central processor is the powerful 68000 or optional 68010 and features paged SUN memory management. It supports 8 Multibus interrupt levels in either the bus- vectored or non-bus- vectored mode. The board has three programmable timers and two EPROM sockets for monitor or bootstrap programs. Its full multi-master capabilities allow the use of several processor boards and DMA devices on the bus at one time. The B1045 is available in 100 up pricing at $975.

New 1984-85 Fall Product Catalog now available. Call or write for your copy.

Your Complete Multibus Source
Our LAW Pattern Generator lets you debug the whole without the sum of its parts.

It happens all too often. You've got your entire system ready for debugging—except for a critical sample component promised months ago. No problem, really. All you need is our Logic Analysis Workstation (LAW), which now includes pattern generation as well as state and timing analysis.

Just use our PC-based pattern editor to program the LAW pattern generator, which provides up to 160 NRZ input channels at speeds up to 20 MHz. With 8K of pattern depth behind each channel, you can easily make up for the functionality of that missing part.

The pattern generator can be run in concert with LAW's logic analyzer section, or as a stand-alone word generator. Its 7 programmable clocks can be programmed with 2 ns resolution to manipulate bus control lines for highly accurate simulation of worst case timing conditions.

And since the LAW uses an IBM PC, XT or AT as the controlling computer with MS-DOS as the operating system, you've got a very powerful engineering workstation. One capable of processing your debug data through powerful integrated software packages like Lotus Symphony.

So next time you're a part or two pattern depth behind each channel, you can easily make up for the functionality of that missing part. Don't despair. Let the LAW make up the difference. Contact us for a free application note on bus timing characterization. You'll also receive free technical literature or an on-site demonstration.

1-800-547-4445 Ext. 217

The µAnalyst LAW is also available for purchase, lease, rental or service from ElectroRent.

*IBM PC, IBM XT and IBM AT are trademarks of International Business Machines.
*Lotus and Symphony are trademarks of Lotus Development.
SYSTEM DESIGN/INTEGRATED CIRCUITS

REGISTERED PROMs HELP IDENTIFY SYSTEM FAULTS

Diagnostics, previously unavailable in a single chip, were done using SSI/MSI chips, or were ignored. Now, PROMs with registered output can provide speed and on-chip diagnostics in pipelined, testable microprogrammed systems.

by Om Agrawal

Microprogram memory, or control store memory, is one of the most critical resources in a microprogrammed system. While microprogram memory can be very deep and quite wide, it is usually limited to 1000 to 16,000 words deep and 16 to 100 bits wide. A variety of memory types (such as ROMs, PROMs, or RAMs) can implement microprogram memory, depending on the speed or degree of function desired.

ROM used to be the most prevalent type of control store because it was relatively cheaper and faster than other types of memories. In certain situations, implementing microprogram memory in ROM is ideal. ROM is the best choice, e.g., in systems where the microprogram has a fixed function (such as interpreting fixed machine languages); when debugging is complete and system designers can incorporate the codes in ROM; and when the volume justifies the use of ROMs, because of expensive mask costs.

PROMs have also been widely used in microprogrammed systems because they are field programmable. Obviously, fast read/write RAMs offer more flexibility for building alterable/writable control stores. And, microprogram development usually requires writable control store. Once a system is fully debugged, however, a design can be transferred to PROMs or ROMs, based on cost/volume/performance considerations.

PROMs and SSI/MSI elements can be used for both the control sequencing and the control store sections of the system. But using registered PROMs, both with and without on-chip diagnostics, results in cost-effective, high performance microprogrammed system design. This design also has lower package counts, lower power dissipation, and faster cycle times than SSI/MSI solutions. Using the Am27S65/75/85 series of registered PROMs, the PROM's access time and the register setup time will determine the cycle time of a control section. For standard versions, an effective cycle time of 47 ns can be obtained (for fast A versions, 37 ns).

Using a diagnostic test technique
On-chip diagnostics, comprising a structured test technique, provide a systematic way to control and observe all portions of a digital system under test. The technique also provides control by allowing the user to set input conditions and system register values. Selected outputs can be monitored to determine whether or not the system is functioning properly. Control and monitoring can also be used at intermediate points in a system.

On-chip diagnostics requires four extra device pins, a duplicate (shadow) of each system flipflop in an additional register, and an extra multiplexer at the input of each system register. The internal system register is accessible through this shadow register in parallel with the normal system register. These two registers serve as the control/observation point and provide the flexibility of parallel operation.

Om Agrawal is department manager of customizable logic in product planning at Advanced Micro Devices, Inc (Sunnyvale, Calif). He holds a PhD in electrical engineering/computer science from Iowa State University.
One of the on-chip diagnostics functions uses the mode input pin which controls the source data for both sets of registers. In a normal mode of operation, mode input is low. When the mode input is low, two things happen. First, the normal system register is loaded with the normal data inputs, under the control of the normal clock input. Second, the shadow register can be shifted independently by clocking its diagnostic clock input. The serial data input serves as the least significant bit of the serially shifted data, and the serial data output serves as the most significant bit of the serial data.

Mode input high allows transfer of data for diagnostics testing. When the mode input is high, several things can occur. The normal system register can be loaded from the shadow register. This initializes the desired register with the proper diagnostic value, which is essential for control. Or, the serial data input pin can become a control pin instead of a data input pin. In this case, if the serial data input is low, the shadow register can be loaded from the system register, effectively sampling the register values. Once the data to be sampled is in the shadow register, it can be shifted out serially for examination. This flexibility of operating the shadow register and the normal system register in parallel allows normal system operation and diagnostics shifting at the same time. Dynamic snapshots of machine states make it possible to diagnose machine malfunctions.

The size of the control store is critical. When diagnostics are incorporated with the macroinstructions in the microprogrammed memory, the size of the control store grows. On-chip diagnostics eliminate the need for storing diagnostics code in the microprogram memory, thus saving the total control store space. Along with the 4-bit parallel data register (which is intended for normal registered data operations), the Am27S65, Am27S75, and Am27S85 each have a 4-bit shadow register with serial bit-shifting capability. This shadow register is intended to be a copy (shadow) of the normal output register. It can be used in a systematic way to control and observe the output data register in order to exercise any desired system function during a diagnostic test mode.

Using the serial shadow register

For system control, user defined vectors can be serially shifted into the shadow register and transferred later to the parallel output register. These test vectors can be any microinstruction defined by the user. Once they are loaded in the serial shadow register, they can then be transferred to the microinstruction pipeline register and executed as a normal microinstruction.

The serial shadow register can take data from the output register or other serial scan paths to test either the PROM contents or the contents of other system elements (for system integrity). The PROM contents can be transferred to the serial shadow register by controlling the output enable signal. To observe other system path elements if the output enable is disabled, the serial shadow register can be loaded with necessary state information.

To fully test the state machines, all possible state transitions must be activated to determine whether or not recovery from illegal states is possible. Inputs to the state circuits can be derived from signals shifted into the microinstruction pipeline register. These signals set the circuit states. Serial loading of the shadow register is equivalent to application of the test vectors. With the application of the clock, the microinstruction is executed, and new states will appear at the outputs for observation.

The on-chip diagnostics capability of the registered PROMs provides advantages for microprogrammed system design. It conserves micromemory size by eliminating the diagnostic code in the control store and increasing application code density. It also allows all internal machine states to be controlled by inserting serial diagnostic control information in the microinstruction register. Register data and snapshots of various machine states with separate on-chip diagnostics in series are available.

In systems where user microprogrammability is desired, serial shadow register concepts can be incorporated to design and build a fully testable microprogrammed system. Most of the macro/micro status...
While a microprogrammed system can be configured with separate PROMs, SSI/MSI registers, and diagnostics, this version contains the Am27S65/75/85 PROM series with on-chip diagnostics registers. This configuration replaces pipeline registers with on-chip diagnostics registers for control and monitoring capability.

Expansion capability

Both user programmable synchronous and asynchronous register initialize and enable (for flexibility and memory expansion) are available in these chips. The programmable initialize capability has been a function of conventional registered PROMs. Built-in initialize allows the contents of an additional user programmable control word to be loaded into the on-chip register. Since each bit of the extra control word is programmable by the user, the initialize function can be used to load any desired combination of highs and lows into the register. This feature can ease implementation of other functions, such as built-in "jump start" addresses.

Applying a low to the asynchronous initialize output enables an immediate load of the programmed initialize word into the master flipflops of the register only. This application is independent of all other inputs (including the clock pulse). Applying a low to the asynchronous initialize input loads the programmed initialize word into the slave flipflops of the register independent of all other inputs. To bring the data to the device outputs, the synchronous enable should be held low until the next low-to-high transition of the clock. Following this, the initialize data will appear at the device outputs after the asynchronous enable is brought low.

Initialization serves as a superset of both Preset and Clear functions, since it can be used to generate any arbitrary microinstruction for system reset or interrupt. If all bits of the initialize word are programmed, activating Init performs a register preset with all outputs high. In the unprogrammed state, activating Init performs register clear.

On-chip edge-triggered registers, unlike latches which have gated flipflops, have master/slave flipflops. The on-chip edge-triggered registers simplify system timing since the PROM clock can be derived directly from the system clock without introducing race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.
The register outputs are buffered by three-state drivers that are compatible with low power Schottky bus standards. These devices have IoL (output low current) specified at 24 mA with a maximum output low voltage of 0.5 V. IoH (output high current) is specified at -3.7 mA at an output high voltage of 2.4 V with a minimum of -2.4 mA. These drive capabilities make these devices well suited for microprogrammed systems.

Memory expansion capability

These PROMs offer flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. The synchronous enable is particularly useful for microinstruction work expansion when two or more registered PROMs are bused together. In this case, the enable becomes the most significant address bit, and as such must be synchronized with the data. The asynchronous enable (E) allows direct control of the three-state output drivers.

When VCC power is applied, the synchronous enable flipflop will be in the Set condition, causing the outputs (Q0 to Q3) to be in the Off or high impedance state. Reading data is accomplished by applying the binary word address to the address input (A0 to A9, to A10, or to A11, depending upon the PROM configuration) and a logic low to the synchronous enable (E). During the address setup time, stored data is accessed and loaded into the master flipflops of the data register. Since the synchronous enable time is less than the address setup requirements, any extra delay in the enable path will not impact the memory performance. Upon the next low to high clock transition, data is transferred to the slave flipflops which store the output buffers.

The microprogramming technique

Microprogramming is a technique for designing the control section of a digital machine in a structured and systematic way. The major advantages of microprogrammed system design over random logic design are better structured organization, ease of field changes, adaptability of microprogrammed machines for different architectures, development of both hardware/software in parallel, and variable word and instruction length. Conceptually, microprogramming offers an "elastic" or "rubber band" machine architecture.

A microprogrammed system has two levels. At the first level are the machine-level instructions—called macroinstructions which are stored in main memory. A row of microinstructions or a sequence of microinstruction rows corresponds to this macroinstruction. Collectively, these microinstructions are a microprogram which resides in the microprogram memory or control store memory.

A microprogrammed system consists of a control section and a data path section. The control section has a microprogram sequencer (sequencing logic), a microprogram memory (for storing all microinstructions), and usually some pipeline registers at the output of the microprogram memory for higher performance. The data path section consists of a register file, ALU, and status register. Both the sequencing logic and the execution logic are controlled by appropriate microinstruction bit fields.

The microprogram memory is an N-word deep by M-bit wide memory array—structured to hold all the microinstructions. Each microinstruction is partitioned into user defined fields of various lengths. These microinstruction fields exercise control over all internal resources of the system. Usually a microinstruction must contain sequential control and execution control information. Sequential control information includes the address of the next microinstruction to be executed. This can be either implicit (such as current micro-address plus 1) or explicit (such as actual value of the specific microinstruction).

The execution control portion describes operation control performed by the data path and other system logic functions. These functions typically include ALU function selection, source/destination selection, shift/rotate control, and I/O operations.
NOW MICROTEK GIVES YOU AS MUCH DEVELOPMENT/ DEBUG CAPABILITY AS YOU NEED— NO MORE, NO LESS

If you need a complete development system, our MPDS is your cost-effective answer. It includes MICE II, the proven in-circuit emulator (with execution breakpoint), and the Break Point Processor (4 additional break points with external triggering). It includes the portable microcomputer. And it includes complete integrated software for development, symbolic de-bugging, logic analysis and performance analysis.

If you have only the microcomputer, adding the MICE II and the software will convert it into an integrated, economical development system.

Or if you already have your software, just the addition of MICE II will give you the essential, reliable, real-time in-circuit emulation you need. And it supports all popular target microprocessors: 8048 • 8085 • 8086/88 (MAX) • 8086/88 (MIN) •

80186/80188 • 6809/6809E • 68000 • 68008 • 68010 • 6502F • 65SCXX • 65SC1XX • Z80/R • NSC 800.

In any case, you'll need our GP-256, the most practical, economical gang/set EPROM programmer you can buy.

That's why we say we can give you as much development/de-bug capability as you need—no more, no less. Call or write today for full details.

MICROTEK
U.S.A. & Canada
MICROTEK LAB, INC.
17221 South Western Avenue, Gardena, CA 90247
Telephone: (213) 538-5369/Telex: 696334 BENNY GDNA

Outside U.S.A. & Canada
MICROTEK INTERNATIONAL, INC.
2-1 Science Road 1, Science-Based Industrial Park
Hsinchu, Taiwan, 300, R.O.C. Tel: (035) 772155
Telex: 32169 MICROTEK

CIRCLE 86
Pipelining and the registered PROM

The basic idea of pipelining is to split a major task into N subtasks and dedicate hardware for each subtask. Pipelining techniques can be used both at the macro and the microinstruction level for improving performance. If some function can be executed with a straightforward design technique (without pipelining) in T ns and, if the design is partitioned into N stages, then the pipelined system can perform the same function at rates up to T/N ns—resulting in up to an N-fold performance increase. It may not be feasible to achieve the maximum rate either because of the hardware or the nature of the function that is being implemented in the pipeline. The maximum rate of the pipeline clock is obviously limited by the slowest stage.

In a nonpipelined system, the current microinstruction is available at the output of the control store and is fed into appropriate points of the control sequencing section and the processing section. The machine cycle time is the sum of the delays for these three sections. One major disadvantage of this simple approach is that not all internal resources can be used concurrently.

The concept of pipelining can be applied to this system to improve performance. Depending upon where the pipeline registers are used, the architecture of the microprogrammed systems can conceptually result in one of the following: microinstruction-based, micro-address-based, microstatus-based, micro-address instruction-based, microinstruction status-based, micro-address status-based or micro-address instruction status-based.

In a micro-address instruction status-based system, the microinstruction pipeline register holds the address of the current microinstruction, the microaddress register holds the address of the next microinstruction, and the micro/macro status register holds the result of the previous microinstruction execution. Even though micro-address instruction data-based architecture is supposed to result in the shortest machine cycle time, its microprogramming becomes somewhat complex. This is particularly true when a branch condition is encountered. Care must be used in flushing the pipeline and restoring it to its initial status. Even though cycles may be shorter, more microcycles may be necessary in the pipelined system because comparison and conditional branches would require two instead of one microinstruction (as in a nonpipelined system). However, the increase in microcycles can be alleviated by careful design of the microprogram.

For microprogram systems, a microinstruction status-based architecture is recommended for flexibility and higher performance. Although the control store and microinstruction register can be constructed from standard PROMs and SSI/MSI registers (for instruction pipeline registers), the single-chip register PROM solution of the Am27S65/75/85 series offers performance, reduced package size, and power savings.

If the asynchronous enable is low, the stored data will appear on outputs Q0 to Q3. If synchronous enable is high when the positive clock edge occurs, outputs go to the Off or high impedance state regardless of the value of the asynchronous enable. The outputs may be disabled at any time by switching asynchronous enable to a high level.

Following the positive clock edge, the address and synchronous enable inputs are free to change. Changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications, either enable may be eliminated effectively by tying it to ground.

Microprogrammed system configuration

In this serial shadow register PROM configuration, the Am29818 on-chip diagnostics registers combine the SSI/MSI registers and diagnostics functions, and the advanced PROMs combine PROMs, pipeline register, and the on-chip diagnostics functions. For better control and monitoring, all pipeline registers are replaced by on-chip diagnostics registers.

Incorporating serial scan accessibility in all the macro/micro system registers makes it easier to control/observe and thus diagnose all system failures. Such a diagnosis is accomplished by breaking the feedback paths and by turning a sequential state machine into a number of combined logic blocks.

To control/observe a section (such as an ALU), first the microinstruction register is loaded with appropriate microcommands. Then the desired function is executed, and the status information is captured in the status register. The status information can then be serially shifted out and observed to check proper function. Incorporating serial scan capability in most of the major state registers makes it possible to break the major loop into multiple miniloops, and thus reduce the serial scan time. The scan time is proportional to the length of the path the data has to travel serially.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 719  Average 720  Low 721
Plessey Microsystems makes life easy for the VMEbus designer with the most comprehensive range of VME memories in the world. All backed by Plessey's worldwide resources, technical support services and total corporate commitment to VMEbus.

**Plessey VME: a continuing commitment.** Plessey VME memories are just a part of the rapidly expanding range of Plessey VMEbus board level products which also includes single board computers; controllers, graphics and I/O boards; backplanes; power supplies; software and firmware, including languages, operating systems and drivers; and of course that famed Plessey guarantee and backup. With even more Plessey VME on the way.

For details on Plessey VME memories or our other VMEbus products and capabilities, call or write Plessey Microsystems, One Blue Hill Plaza, Pearl River, NY 10965. (914) 735-4641 or toll-free (800) 368-2738.

See us at Mini-Micro East Booth 425-427

**THE PEOPLE WHO GIVE VMEbus WHAT IT NEEDS MOST, GIVE YOU THE MOST VMEbus MEMORIES. PLESSEY.**
THE FPS 64-BIT FAMILY: CONSIDER WHY THE MOST ACCESSIBLE SUPERCOMPUTERS MAY BE THE FASTEST WAY TO DO YOUR JOB.

The new 38 MFLOPS FPS-264, with 64-bit accuracy, large storage, and architecture refined to achieve a high percentage of its peak speed. For many applications, it can provide half the performance of the most popular supercomputer. Its moderate price and exceptional support liberates supercomputing from the realm of major corporate investment and puts it within practical reach of departments and teams.

How fast can you get a supercomputer up and running is as important as how fast it runs. When you look beyond peak computing speeds to the practical realities of compute-intensive analysis and simulation, odds are that nothing else can take your job from start to finish as fast as the FPS 64-bit supercomputer family. Here's why:

1. FPS protects and utilizes your existing software resources. FPS offers you an exceptional, proven software tool set. If your investment in FORTRAN is typical, the FPS Compiler will alone be a compelling advantage.

2. More applications software than for any other comparable computer. Compare quantity and quality of compatible third party software packages—for structural analysis, circuit design, reservoir simulation, fluid flow analysis, chemistry and much more—and the FPS advantage widens.

3. The FPS 64-bit family makes supercomputing speeds affordable at the department level. Even teams with remote access to Crays® and Cybers™ are
likely to find that the advantage of immediate, local access is well worth the sacrifice of standing in line for the "fastest" machines. System prices start at $300,000 (U.S.) for the 11 MFLOPS FPS-164. The new 38 MFLOPS FPS-264, starting at $640,000, achieves 4-5 times the speed of the FPS-164 on many applications programs. The multiple parallel processing units and peak 341 MFLOPS of the FPS 164/ MAX can run many matrix computations faster than supercomputers, for less than one-tenth the price.

Family Specifications

<table>
<thead>
<tr>
<th>Family Specifications</th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak speed, MFLOPS</td>
<td>38</td>
<td>33-341</td>
<td>11</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>$2.8 \times 10^{-50} - 9.0 \times 10^{-50}$</td>
<td>$2.8 \times 10^{-50} - 9.0 \times 10^{-50}$</td>
<td>$2.8 \times 10^{-50} - 9.0 \times 10^{-50}$</td>
</tr>
<tr>
<td>Logic format</td>
<td>64 bits</td>
<td>64 bits</td>
<td>64 bits</td>
</tr>
<tr>
<td>Main memory capacity</td>
<td>4.5 MWords</td>
<td>15 MWords</td>
<td>7.25 MWords</td>
</tr>
<tr>
<td>Maximum disk storage capacity</td>
<td>16 GBytes</td>
<td>3 GBytes</td>
<td>3 GBytes</td>
</tr>
<tr>
<td>Precision</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
</tr>
<tr>
<td>Vector registers</td>
<td>4 x 2K</td>
<td>124 x 2K (max.)</td>
<td>4 x 2K</td>
</tr>
<tr>
<td>Scalar registers</td>
<td>64</td>
<td>184 (max.)</td>
<td>64</td>
</tr>
<tr>
<td>Host interfaces</td>
<td>IBM, DEC</td>
<td>IBM, DEC, Sperry, Apollo</td>
<td></td>
</tr>
<tr>
<td>Program Development Software</td>
<td>FORTRAN Compiler, Overlay Linker, Assembler, Object Librarian, Interactive Debugger</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Family Performance Measures

<table>
<thead>
<tr>
<th>Family Performance Measures</th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak MFLOPS</td>
<td>38</td>
<td>15 accelerators</td>
<td>1 accelerator</td>
</tr>
<tr>
<td>Peak MOPS</td>
<td>190</td>
<td>1705</td>
<td>165</td>
</tr>
<tr>
<td>Peak MIPS (Multi-instruction part/cell)</td>
<td>19</td>
<td>5.5</td>
<td>5.5</td>
</tr>
<tr>
<td>Typical MFLOPS, LINPACK Benchmark</td>
<td>9.9</td>
<td>20.0</td>
<td>6.0</td>
</tr>
<tr>
<td>Whetstones (64-bit)</td>
<td>20,100</td>
<td>5800</td>
<td>5800</td>
</tr>
<tr>
<td>1000x1000 matrix multiply, seconds</td>
<td>53</td>
<td>10</td>
<td>66</td>
</tr>
<tr>
<td>$K$/MFLOPS (system price/peak speed)</td>
<td>$16.8K</td>
<td>$2.5K</td>
<td>$12.3K</td>
</tr>
</tbody>
</table>

The FPS optimizing FORTRAN-77 Compiler lets you easily adapt code to FPS' pipelined architecture in a form that is nearly as efficient as hand-coded language. With extensions for asynchronous I/O and for enhancing compatibility with other compilers, it is one of most comprehensive tools of its kind.

4. The FPS family is expandable. Proven dependable. Well-supported. In other words, a safe, farsighted investment. You can upgrade your existing FPS computer, or evolve from one level of performance to another, with minimal disruption. And you can bank on a record of reliability that begins with exhaustive manufacturing testing and extends to our 21 field office service facilities worldwide.

Ask your local Floating Point sales representative to help you develop your own strategy for accessible supercomputing. Contact Floating Point Systems, Box 23489, Portland, OR 97223. Telex 360470 FLOATPOIN BEAV. Sales offices worldwide. Call (800) 635-0938.
TOSHIBA. THE POWER IN

2 µ CMOS GATE ARRAYS.

We have the silicon. We have LDS™ software. We have volume production. And we have design capacity available now.

Get your 2 µ CMOS gate array design off the board and into production at one of Toshiba's design centers. We have design capacity available now. We have Daisy™ and other popular workstation compatibility, LDS design software and the applications engineering staff to give you total support.

We are volume producers of industry standard gate array families such as our high performance 2 µ devices, the 17G series. It has a 1.5 nanosecond gate speed with up to 10,000 gates as well as a macro library of 7400 type SSI/MSI functions. These units have fully compatible TTL/CMOS input and output and can be configured with up to 232 available pins. Our 3 µ industry standard CMOS gate array family, the 15G, has a 2.5 nanosecond gate speed with up to 6000 gates available. In fact, that's why these industry standard families are second-sourced with LSI Logic Corporation.

And we're working now on the next generation of CMOS gate arrays as well as full standard cell capability to be introduced shortly.

TOSHIBA IS PRODUCTION POWER

Toshiba is the world's largest producer of high quality CMOS devices, and one of the few companies with high volume production experience and capability in CMOS gate arrays.

All this means Toshiba can provide the design support you need with a volume production capability to assure that your designs become delivered product in the right quantities on time.

So if you are planning a 2 µ gate array design, plan with the people who have the power. Plan with Toshiba.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Array Size</th>
<th>Max Pins</th>
<th>Gate Length</th>
<th>Gate Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TC15G008</td>
<td>880</td>
<td>74</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC15G014</td>
<td>1400</td>
<td>95</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC15G022</td>
<td>2200</td>
<td>114</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC15G032</td>
<td>3200</td>
<td>136</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC15G042</td>
<td>4200</td>
<td>156</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC15G060</td>
<td>6000</td>
<td>180</td>
<td>3</td>
<td>2.5</td>
</tr>
<tr>
<td>TC17G005</td>
<td>540</td>
<td>44</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G008</td>
<td>880</td>
<td>52</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G014</td>
<td>1400</td>
<td>68</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G022</td>
<td>2200</td>
<td>82</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G032</td>
<td>3200</td>
<td>98</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G042</td>
<td>4200</td>
<td>118</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G060</td>
<td>6000</td>
<td>146</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G0800</td>
<td>8000</td>
<td>174</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>TC17G100</td>
<td>10000</td>
<td>200</td>
<td>2</td>
<td>1.5</td>
</tr>
</tbody>
</table>

NOTES:
1 For a 2 input NAND gate having a fan out of 2 and 2nm of metal interconnect.
2 At 70°C and Vdd = 5v ± 5%
So SOS is finally being recognized for its inherent superiority in the world of custom and semi-custom CMOS integrated circuits.

The key to the superiority of the Silicon-on-Sapphire circuit is the isolating monolithic sapphire substrate, which makes it possible to achieve complete isolation between each device on the same chip. That means latch-up is simply impossible, toleration of transient radiation is 100 times greater than bulk CMOS and, at the same time, the highest possible integration density can be produced. It also means very low parasitic capacitances, which means greater speed and far lower power dissipation than is possible with bulk CMOS. Since that sapphire substrate eliminates any need for the guardbands and wells which consume chip area in bulk processes, SOS is far more versatile and less complex to design.

Now, under development, ASEA HAFO’s 2-micron SOS/CMOS process will be even more impressive. For instance, it can match the speed of ECL while producing substantially lower levels of power dissipation. The process can be applied to existing 4-micron or larger bulk CMOS circuit designs to increase speed significantly with no need for redesign.

So what? So if you require state-of-the-art performance from your integrated circuits, talk to ASEA HAFO. We’re the largest volume producer of custom commercial SOS circuits in the world, and the first to convert SOS production from 3-inch to 4-inch wafers. We’re committed to the level of performance which is possible with SOS. And that’s what makes us different.

For more information contact Michael Orenich, ASEA HAFO, Inc., 11501 Rancho Bernardo Road, P.O. Box 27255, San Diego, CA 92128-0925, (619) 485-8200, Ext. 401. Offices in Stockholm, Paris and Zurich.
SUPERCOMPUTER BREAKS PRICE BARRIER FOR VECTOR PROCESSING

By using off-the-shelf logic and semicustom gate arrays for vector processing, a supercomputer delivers high performance with a bargain price tag.

by Tom Jones, Harold W. Dozier, and Jeff Gruger

A computer that supports vector processing can perform operations on arrays of data simultaneously. In contrast, the scalar processing used by most computers deals with only one element at a time. In nearly all fields of scientific and engineering research, the ability to perform vector operations rather than scalar operations can mean significant time savings or a more thorough evaluation of a problem. Up to now, however, vector processing has generally been found only in multimillion dollar supercomputers, such as Cray Research’s Cray-I or Control Data Corp’s Cyber 205.

By relying on standard technology, Convex Corp has built a supercomputer with concurrent processing and vector processing for approximately $500,000. The vector processing portion, for example, is built with off-the-shelf logic components and some semicustom, low power CMOS gate arrays. This part of the CPU is especially critical in meeting the performance and functionality standards for supercomputer systems.

To attain the degree of functioning and performance needed for supercomputers, Convex designers created an asymmetric parallel processing machine. In essence, the hardware consists of multiple processors for different operations. Thus, the machine can handle instruction decoding, arithmetic computation, and address translation concurrently. Multiple functional units provide concurrent or pipelined processing of specific tasks.

Parallelism (or concurrent operations) can boost computer performance substantially. Taking full advantage of hardware-supported parallel processing requires software designed to use such hardware. Convex developed a globally optimizing and vectorizing Fortran 77 compiler for its machine, which will

Tom Jones is manager of hardware development at Convex Computer Corp (Richardson, Tex). He holds a BS in physics from the University of California at Berkeley.

Harold W. Dozier is manager of VLSI development at Convex Computer Corp. He holds an MS in electrical engineering from Texas A&M University.

Jeff Gruger is a principal engineer at Convex Computer Corp. He holds an MS in electrical engineering from Southern Methodist University.
In vector processing, all 100 elements of each vector are loaded and a register-to-register vector addition takes place. Unlike scalar processing, the time required for the arithmetic operation has no bearing on the total execution time. Compared with an equivalent scalar operation, this vector operation takes $3/8$ as much time, assuming the clock cycles are equal. Where more complex arithmetic operations are involved, the time interval is even shorter.

Advantages of vector processing

As mentioned, most existing computers are scalar processing systems. They add two numbers by loading one number into one register and the other number into a second register. They perform the addition and store the results in a single register. Then they generally store the result register contents in memory. Even in a case where the system has to add a matrix column of 100 elements to a row of 100 elements, it would have to do redundant load, load, add, and store operations on each element sequentially.

Even in a highly pipelined machine, certain tasks have to wait while previously initiated instructions are completed. Thus, while the effective execution time of a load, load, add, and store may be less than the sum of the execution times of the individual instructions, the execution time is still significant. In most machines, the most important portion may be the arithmetic operation itself. This effective execution time can then be multiplied by the number of successive operations (100 in this example) to determine the total execution time.

In contrast, a vector processing system that can accommodate 100 or more elements in its vector registers (or accumulators) is more efficient. It loads all matrix column elements, loads all matrix row elements, does additions across all elements at once, and stores the full set of result elements in a single vector register. There are no redundant loops, and the entire calculation is accomplished much faster than in the case of a scalar system.

This process begins when the vector operation initiates the load of the first 100 elements. As soon as it is complete, the load of the second set of 100 elements begins. The addition of the first elements of each set begins as soon as both are loaded, even if successive elements are still being loaded.

Similarly, as soon as the last element of the second set of data is loaded and the memory bus is free, the store of the first calculated result can take place, the result having been long since calculated. The effective execution time basically reduces to the time required to load each set of elements and store the results and a few additional cycles of initial startup overhead. If an element can be loaded or stored per cycle, the total time for this vector process would be 300 cycles. Note also that the time for the arithmetic operation does not count in the total required execution time.

A more complex operation, such as a floating point multiply that requires two more clocks, results in an effective execution time for the sequential, scalar process that is 1000 cycles instead of 800. However, in the vector process, since the arithmetic operation time has no bearing on total execution time, the results remain at 300 cycles.
Do you have a powerful high-resolution graphics system or CAD/CAM/CAE workstation? Do you have an IBM or Plug-Compatible mainframe? Do you need to connect these devices for maximum performance possible? If the answer to these questions is yes, Auscom has the solution for you.

We are the industry leader in providing proven and reliable direct high-speed channel interfaces for IBM mainframes. These products range from complete end-user systems that will support multiple devices simultaneously to board-level products for OEM integration directly into graphics devices and peripherals.

The Auscom solutions offer complete flexibility in meeting your specific channel attachment needs. Devices can be connected directly through a DMA interface or via a Local Area Network. Should your device not yet support a LAN, Auscom offers remote control units for high-speed connection to our channel-attached interfaces.

Our interfaces are fully programmable and appear as standard control units to the mainframe so no changes are necessary to the host operating system. We offer a variety of emulations so that you can choose the one which best suits your application.

Our library of interface software offers field-tested support for many of the devices on the market today. If software for your device is not yet available it can be written by our engineers or your programming staff supported by us.

For details on connecting your specific graphics device to an IBM mainframe, call Auscom—Number One in high-speed channel interfacing!
Scientific programs in Fortran source code are written to be run on a scalar machine. Thus, the statements

\[
\text{DO } 10 \ l = 1, N \\
C(l) = A(l) + B(l) \\
10 \text{ CONTINUE}
\]
call for the addition of two vectors, A and B, using an iterative sequence. For a vector processing system, this set of statements would normally have to be rewritten to take advantage of the vector processing hardware capabilities. The Convex Fortran 77 compiler, however, does that automatically. It compiles that set of statements to allow the use of vector instructions and registers. The programmer makes no changes to the original source code.

Vector processing offers a benefit that is usually only as good as the programmer’s ability to restructure programs that can take advantage of it. The Convex Fortran 77 compiler takes much of that pressure off the programmer. In effect, there exists a symbiotic relationship between the compiler and the hardware system. Because they were developed simultaneously, matching them up for optimal performance is possible.

**Flexible processing**

The Convex C-1 supercomputer is a memory-centered machine comprised of three main subsystems—memory, I/O, and a CPU. The CPU contains five asymmetric processors that can execute their tasks concurrently. One of these processors is the vector processing unit.

The vector processing unit consists of three independent microprogrammed processors. One handles loads and stores, one handles vector addition and logical operations, and one performs vector multiplication and division. The vector processing unit will work in conjunction with the scalar processing unit and permits vector/scalar operation.

Whether performing vector/vector or vector/scalar operations, the supercomputer first loads operands in the appropriate accumulators. Then it performs a register-to-register operation. Each of the eight vector accumulators can accommodate up to 128 operands of up to 64 bits each. These operands can be integer, logical, or floating point data types.

Three special registers support vector operations. A 128-bit vector-merge register supports element-by-element comparisons and manipulations for vector compression, masking, and merge operations. The 32-bit vector stride register specifies the distance in bytes between adjacent array elements located in memory. Finally, the 8-bit vector-length register specifies the number of elements contained in a vector accumulator. Thus, if a vector of less than 128 elements is loaded, its actual length is specified by vector length and the remaining elements in the accumulator are left unchanged. The vector-length register plays a role in the C-1’s ability to “strip mine” or process arrays that are larger than 128 elements.

The vector processing unit is a combination of three subsystems: the vector control unit and two vector processor units. The vector control unit controls vector instruction dispatching, the four vector address controllers, and their eight vector registers. The vector control unit also handles destination and
The vector control unit is one of the three subsystems in the vector processing system. It receives instructions from the CPU's instruction processing unit and dispatches them to the function unit controllers and vector-register-address controllers. A bus arbiter resolves bus access conflicts among the function unit controllers.

Source bus arbitration and determines the microprogram sequences for the load/store, addition/logical, and multiply/divide controllers. In effect, the vector control unit provides all addressing, data-path selection, opcodes, and synchronization for the vector processing unit.

One of the two vector processor units is designated "odd," and the other is "even." The supercomputer has a 72-bit data path for load and store operations (64 bits plus parity). For data types of 32 bits, such as single-precision floating point data, two elements can be stored during a single clock cycle. Thus, the "odd" vector processor unit receives the odd numbered elements (elements 1, 3, 5 and 7) and the "even" vector processor unit receives the even numbered elements (elements 2, 4, 6 and 8). Once the arithmetic operations are complete and a vector store begins, both vector processor units store data simultaneously. (One sends its data out on the lower bits and the other sends its data out on the higher bits.) This doubles the performance for vector operations with data types of 32 bits or less.

How subsystems communicate

The instruction dispatch block of the vector control unit receives vector register specification fields, operand size, processor-status-hazard, and entry address information from the instruction processing unit. It sends microcoded entry address, function-unit opcodes, and address controller reservation information to the appropriate functional controllers and/or vector register address controllers.

The load/store controller works concurrently with the other controllers. It specifically handles vector merges, masks, compresses, moves, loads, and stores, and contains a 4 x 56-Kbit control store. The add/logical and multiply/divide controllers each contain a 4 x 48-Kbit control store. Both controllers fetch source operands and format them for processing. Adds are sent on to either the floating point or integer functional units. The multiply/divide controller sends formatted operands for multiply or divide operations to multiply or divide function units.

Four vector register address controllers provide addresses to the vector registers on vector processor units. Each controller serves two vector registers. Each of these controllers can generate two independent addresses for independent read or write accesses of the vector register within a processor clock cycle. Finally, a bus interface arbitration block permits movement of data between the internal (64-bit) data bus and the source or destination buses. It also decides which of the three function controllers has access rights to these buses.

The vector processing unit permits concurrent operations on multiple operands. As an alternative
to redundant function units (eg, adders), the system contains multiple function units that perform different operations. Thus, a vector add and a vector multiply can occur simultaneously, but two vector adds cannot. (Instructions execute sequentially for two adds.) When several different operations require a common vector register, the instructions will run sequentially when the address controllers cannot provide enough access ports. The need for sequential execution reservations can be reduced, while the frequency of concurrent operations can be increased by the instruction-scheduling of the Fortran 77 compiler.

**Inside the registers**

Each vector processing unit contains eight vector registers (64 of the 128 total elements), two stage-register chains, one add/logical function unit, one multiply/divide function unit, and an output interface block. Source bus data enters the vector registers and/or stage-register chains directly. Register output as well as the 36-bit outputs of each function unit are sent to the output interface block, looped back to the vector registers block, or looped back to the staging registers (as partial results for reduction operations).

The stage-register chains receive 72-bit data from the source bus, 36-bit data from the vector registers, and 36-bit data from the function units. This data enters an input multiplexer whose output proceeds through staging registers to a word-swap multiplexer. Then it goes through a parity checker and on to the appropriate function units. These stage-register chains hold scalar values transferred from the address and scalar unit (via the source bus). These values are then used in vector/scalar or scalar/scalar operations. In addition, these blocks assemble two 36-bit operands into one 72-bit operand for input to one of the function units. They also store partial results for vector reduction operations.

The inner workings of the two function units illustrate the emphasis on pipelining and concurrency. In the add/logical function unit, there is a single integer add function (IADF) unit gate array. Two gate arrays compose the floating point add function (FADF) units. The first floating point adder gate array (FADF 1) receives the operands and performs mantissa alignment and the basic add or subtract. It then passes that result to the second gate array (FADF 2), which completes the operation by performing rounding and post-normalization.

Although a single operation may require more than one cycle, both the IADF and FADF function units can accept new operands for each cycle. The multiply/divide function (MULF/DIVF) unit contains five multiplier gate arrays and four divide gate arrays. These functions, unlike the FADF function, do not use multiple gate arrays with each one performing some subset of the entire function.

Instead, each MULF and each DIVF array can do a complete multiply or divide operation, respectively, on either floating point or integer data. However, since multiply and divide are iterative type operations, these gate arrays cannot accept new operands for each cycle. The number of cycles during which the gate array must operate on the data previously received (and during which it cannot receive a new operand) depends on the data type.

In multiplication, the greatest number of cycles during which any MULF gate array cannot accept new data is four. Therefore, five MULF gates are used. While the first MULF is busy for up to four clock cycles, the other four MULFs can each accept a set of operands, one each per cycle. When the fifth succeeding cycle occurs, the first MULF is then ready to accept that fifth set of operands. Thus, the five MULFs insure that a set of operands for multiplication operations are accepted on every clock. A similar interface is used with the four DIVFs, although

Two identical vector processor units complete the three subsystem vector processing system. Each contains half the elements for eight 128-element (64-bit per element) vector registers, a pair of stage-register chain blocks, an add/logic and a multiply/divide function unit with an output interface. The vector registers and stage-register chains are implemented in high speed Schottky TTL and MOS RAM circuitry.
Now designing a complete hard disk control system is as easy as...

Introducing the HDC 9226 Hard Disk Data Separator and HDC 9225 Disk Buffer Management Unit. The perfect companions to our HDC 9224 Universal Disk Controller.

Thanks to Standard Microsystems, you can now design a complete hard disk control system with a minimum of parts and effort.

Just follow these three simple steps...

1. Design in our revolutionary HDC 9224 Universal Disk Controller. A single chip so advanced it controls hard disks, floppy disks and even tape backup.

2. Add our new HDC 9226 Hard Disk Data Separator. It takes the magic out of one of your most difficult design tasks by providing virtually everything you need to build a high-performance hard disk data separator in one neat 24-pin package. You only have to throw in a handful of inexpensive discrete components and its unique design eliminates costly tuning and tweeking.

What's more, the HDC 9226 generates all precompensation timing for ST-506 drives and consumes low CMOS power. It's even available with complete PC board artwork to further simplify your job.

3. Finish with our new HDC 9225 Disk Buffer Management Unit. It greatly reduces the number of "glue" chips needed to build a hard disk control system and streamlines interfacing of hard disks to a microprocessor by creating dual-port RAM buffers up to 32K bytes in size.

The HDC 9225 also allows you to design a system with a full 5 megabit/second throughput rate and no disk sector interleave. It serves as a clock generator for the HDC 9224 Universal Disk Controller, and its programmable interrupt generator and on-chip memory contention logic allow the system processor to read data from the buffer during disk read operations. It does all this on low CMOS power, too.

So the next time you're designing a hard disk control system, remember: SMC can make it as easy as 1...2...3. For immediate delivery or more information, contact Standard Microsystems Corporation, 35 Marcus Boulevard, Hauppauge, NY 11788. (516) 273-3100.

STANDARD MICROSYSTEMS CORPORATION

CIRCLE 92
these operate at a slower operand rate. Both function units receive their input from the stage-register chains and pass their outputs through parity generators to the output interface block.

Creating a winning combo

A combination of high speed Schottky TTL components, high speed MOS RAMs, and 8000-gate CMOS gate arrays implement the vector processing system. The TTL components are used for control logic, whereas the CMOS gate arrays are used in the arithmetic data paths. There are five distinct CMOS designs: a pair for the FADF, and one each for the IADF, MULF and DIVF units. CMOS was partitioned this way so that the strictly arithmetic and well-understood functions are done in semicustom form while the rest is implemented in off-the-shelf logic.

Chiefly by virtue of its hardware design (particularly its vector processing unit), the C-1 system can execute the Livermore loops benchmark at more than 6 million floating point operations per second. For comparison, the Cray-1 performs the same benchmark at a rate of 26 MFLOPS.

A pipelined system architecture allows design instructions to be overlapped, thus decreasing overall execution time. For example, while one instruction is being fetched, an earlier one is being decoded and a still earlier one is being executed. In effect, three instructions are in various stages of being carried out simultaneously, instead of sequentially.

A similar approach can be designed into a vector processor to permit overlapping of operations. In essence, it is a form of pipelining on an operand rather than an instruction basis. In a case where two vectors of “N” elements each are to be added, and the sum multiplied by a third vector of “N” elements, the usual process would be for the addition to be completed first. The multiplication would then follow. In chaining, as each element in the first vector is added to each element in the second, that sum can be multiplied by the appropriate element in the third vector. Thus, the multiplication operation follows closely on the heels of the addition operation, element-by-element, instead of being delayed until the complete vector-to-vector sum has been calculated and stored.

Because of the independent function unit design of the C-1 supercomputer, chaining can occur among all three. For example, load, add, and multiply operations can be chained. Similarly, add, divide, and store operations can be chained. The effect chaining has on performance can be significant. In the case of 128-element vectors of 64-bit floating point elements, it would take 39 µs to load one element; add to a second, and multiply to a third, (already in vector accumulators); then store the result in a different register, if done sequentially. If these operations were chained, however, the time required would be 13 µs.

Vector processor design using high speed Schottky and low power dissipation CMOS ICs enabled Convex to build a hardware system that is much faster than any supermini in handling floating point operations. The C-1 cannot match the performance of the multimillion dollar supercomputers, but it does not require ECL or gallium arsenide technology and sophisticated freon cooling systems either. It fits in a standard 19-in. rack, is air cooled, and needs no special electrical power considerations.

As one of five subsystems making up the supercomputer’s CPU, the vector processing system makes a key contribution to the system’s performance. Working in conjunction with the optimizing and vectorizing Convex Fortran 77 compiler, the C-1 hardware, and especially the vector processing system, enables the system to run most existing Fortran programs faster than any scalar machine.

Please rate the value of this article to you by circling the appropriate number in the “Editorial Score Box” on the Inquiry Card.

High 722          Average 723          Low 724
Proteon's ProNET-80® is the first general purpose token passing local area network to operate at 80 Mbps.

The ProNET-80 connects up to 240 nodes on the same system and links many vendors including IBM®, Digital Equipment, Sun Microsystems, and Texas Instruments. Using high performance token passing ring technology, the new 80 megabit system also operates on the IBM token ring cabling system. Plugging directly into the host computer's bus, it operates on a variety of transmission media including twinax and fiber optic cable.

And it features an error detection mechanism that not only detects faults, but helps determine their location, as well.

Of course, ProNET-80 is software and cable compatible with the original high performance ProNET 10 Mbps LAN. The system includes hardware, software, cabling, installation, and service support.

And it is comfortably priced.

Take full advantage of your computing resources with a Proteon ProNET-80 now! Call or write for all the facts.

Do it now!

Proteon, Inc., 4 Tech Circle, Natick, MA 01760  Telephone: (617) 655-3340

© ProNET-80 is a registered trademark of Proteon, Inc. ® IBM is a registered trademark of International Business Machine.
The Mostek BiPort FIFO takes your processor out of the loop.

Until now, buffering two devices with different data rates meant one of two things. Either extra hardware design effort. Or software loops to slow your processor down while it's waiting for a peripheral or a coprocessor to be available.

But now there's a better way. The BiPort™ FIFO from Mostek. You can do away with the need for extra hardware design and software loops, and let your processor operate at its optimal performance level.

Our MK4501 is a 12.5 MHz CMOS device with access times as fast as 65 ns. It can handle asynchronous and simultaneous reads and writes from each respective port. And its 512 x 9 architecture is fully expandable by word width or depth. It even has a retransmit capability.

There's nothing quite like it. Except our MK4511. The MK4511 is similar, but has the added advantage of being a true dual-port RAM that's randomly-accessible for bi-directional applications.

So put a speedy end to your interface problems. Call or write Mostek for more details.

Mostek Corp., 1215 W. Crosby Road, MS1051, Carrollton, Texas 75006, 214/466-7479. In Europe, (32) 02/762.18.80. In Japan, 03/496-4221. In the Far East (Hong Kong), 5.681.157-9.

BiPort is a trademark of Mostek Corp.
STANDALONE UNIT SATISIFIES STORAGE AND BACKUP NEEDS

Designers need more intelligent and flexible memory systems. Such units could take advantage of technological improvements in disk drives and have only a minor impact on existing hardware and software.

by Kenneth J. Hallam

Changes have occurred in the operating environment with systems becoming more involved in realtime processing, graphics, transaction processing, or networking. All of these applications require more storage with faster access. They also take considerable time from the CPU to manage and multiplex the multi-user requests and therefore leave less time for storage needs.

Incorporating new storage technology into existing systems often requires changes in both system software and hardware. Even minor adjustments can call for major changes in software I/O drivers or operating systems. Similarly, the existing hardware may not be able to handle the speed of a faster data transfer rate.

Surveying the issues

Increased storage on the average system, plus growth in data density and transmission rates, can increase substantially the likelihood of data transfer errors, correctable or otherwise. This requires additional software for error recovery. The most common error recovery technique is to retry the failed operation. Other methods include repositioning the moving head actuator, changing the timing of the read circuitry, or using an error correction code. Unfortunately, most of these methods require CPU participation. Since many recovery operations involve mechanical motion, the time demands on the CPU can be detrimental to the user, even to the extent of halting all other activity.

Many Winchester users wrestle with the problem of factory defect listings. All of these drives have some permanent defect locations identified during factory testing, which are provided on a printed list and are written on a specified area of the disk. In most system applications, this information is entered by hand, if it is used at all.

Backup is another critical issue on most systems. Small multi-user multitasking environments usually operate with Winchester disk storage of less than 30 Mbytes. Backup is usually performed by floppy disks. This operation is tedious and inefficient, and as the data base grows, the backup operation becomes more onerous. A reasonable backup procedure could be developed by adding a tape drive, a suitable controller, and the appropriate software. While the backup operation is in progress, however, no other tasks can be performed: the multi-user, multitasking environment becomes a single-user batch operation.

Since the Winchester drives are not removable, some alternate media that can be removed and placed in a location remote from the CPU are necessary for disaster protection. The removable
Interface signals between the DataTower storage system and a host adapter board consist of an 8-bit bidirectional bus plus parity, a 3-bit unidirectional register-address bus, 8 unidirectional control lines, and a reset line.

Winchester disk is often touted as the answer to the backup problem. It has yet to be demonstrated, however, as a reliable and cost-effective solution. Most of the new removable Winchester drives have not been on the market very long, and the media cost is still high.

Alternate solutions

An alternate solution for smaller systems is the streamer tape cartridge drive. These drives are less expensive than the half-inch reel-to-reel drives (used on most larger systems) and the QIC-02 and QIC-24 standards offer some relief from the series of competing interfaces and formats. Both reel-to-reel and cartridge streamers, however, suffer the same handicap in backup applications: they tie up system resources.

The Priam DataTower storage system helps solve some of these problems by offering an integrated storage and backup solution, with the device interfaces hidden from the system. At the heart of storage system is the DeleGate model DS 101, an intelligent peripheral control system. It provides a high degree of data integrity by incorporating features such as transparent defect mapping and automatic error detection and correction. The DS101 can access data in physical and logical addressing modes. In addition, its device-to-device copy operation performs without using the host system bus and allows concurrent access to disk storage. The DS101 also provides isolation for the CPU hardware and software from device characteristics. Consequently, as device technology evolves, new devices may be added without major impact on the system environment.

The interface at the I/O plug of the DataTower is a generic microprocessor-oriented bus, with a full handshake on all transfers. It uses a 37-pin subminiature D connector with 21 signal conductors, 11 ground returns, and 5 reserved conductors. The command structure uses five basic commands for most system I/O activity: Read, Write, Format, Copy, and Resume. The command repertoire is quite extensive, providing a variety of options and diagnostic activities.

Using transparent defect mapping and automatic error detection/correction, the peripheral control system provides a high degree of data integrity.

The host system communicates with the DataTower across an 8-bit bidirectional bus through eight addressable registers located in the DS101 board. These registers, collectively known as the register file, are addressed via a 3-bit unidirectional register address bus that originates in the host system. They are loaded with command information by the host and read for status information upon command completion. The DS101 offers two basic types of commands: register-based and packet-based.

Register-based commands are the basic form of command structure, and are used for all I/O devices. The host system addresses the registers each in turn, loading them with the command parameter information. The command register, register 0, is loaded last. When loading, this register acts as an interrupt to the microprocessor on the DS101 and command execution begins. Upon command completion, the
A thousand and one ways to sharpen your image.
register file will contain status information for that command. Register 1 is used to transfer blocks of data in both directions. The data transferred through register 1 may be parameter or status information for a packet-based operation, or user data recorded or read from the disk. DMA or programmed I/O sequences handle transfers in and out of register 1.

The optional packet-based command passes more parameter information. It is initiated with the register command transfer packet. Packet commands are used in two instances: to transfer extended parameters needed to use the extended features available with the Format command or to initiate the device-to-device Copy command. In addition to the register file status, an extra 36 bytes of packet status may be read upon completion of a packet-based command.

**Formatting considerations**

Many formatting variations are available: with or without defect mapping, with or without several levels of interleaving, and with or without ontrack sector sparing. These options are selected through a register-based Format command or, for the more advanced/optimized formats, a packet-based Format command. Sectors from 256 bytes to 2 Kbytes may be used with the DS101.

The optional features of DataTower’s Format command make it unique. Two basic formatting operation modes are possible. The first is traditional disk formatting: defective areas are flagged and an alternate cylinder area of the disk holds the information destined for the flagged sectors. This requires two seeks for every defective sector, one to the alternate cylinder and one back to the user area. This formatting method makes use of the factory-supplied defect information.

The second formatting mode is supported by the packet-based command structure. Its primary advantage is performance. The packet may specify spare sectors ontrack to avoid the extra seeks when encountering a bad sector. DataTower can reserve one sector per track as a spare. If a track has more than one defect, or the defect is more than one sector in length, the nearest neighbor spare sector is found and assigned as the alternate. If all tracks at that cylinder location have had their spare sectors assigned as alternates, then a one track seek is initiated to search for more alternates.

While reserving a single sector per track as a spare is not an efficient use of the media surface area, it provides better system performance than the traditional spare cylinder method. The area penalty for the ontrack spare sector method is about 1.6 percent. This is a small price to pay in view of the 70-ms (average) time savings from the elimination of the two seeks needed for the alternate cylinder method.

**Defect mapping**

Two types of media defects should be distinguished: defects identified at manufacturing test and defects discovered during use of the drive. Formatting with either the packet-based or the register-based command generates a complete defect map structure.

Past imperfect

In the late 1950s, the data processing industry began to use random-access magnetic storage devices, such as drums and disks, all of which were nonremovable. Magnetic tape was used as the backup or archival storage media. Access speed improved with the use of multiple heads and the introduction of voice coil actuators for the moving head assemblies. Along with advances in recording technology and manufacturing techniques for the high precision heads and media came removable disk packs. These disk packs effectively replaced tape as the primary storage element outboard of the CPU. They provide an acceptable backup solution, although not as cost effective as tape.

Fixed-disk technology broke into the marketplace with Winchester technology in the mid-1970s. As the technology moved to higher bit and track densities, the low mass read/write heads became still smaller and had to fly closer to the surface of the media. Contamination became the overriding concern in disk drive manufacturing.

Difficulties in holding the incredibly small mechanical tolerances required for removable media led to the use of fixed media in a sealed or tightly controlled enclosure. Although they are nonremovable, Winchester drives have enjoyed wide market acceptance due to their high density, high performance, and excellent reliability.

Tape serves as the primary backup medium for most large systems, but tape densities have not improved by the same order-of-magnitude that disk densities have. A low cost alternative to the high speed, refrigerator-sized, traditional reel-to-reel tape units has emerged, however. The streaming tape drive takes data in a continuous stream without starting and stopping. As a result, the drive can be made relatively cheaply. The penalty paid, however, is that the system must be dedicated to the data demands of the streamer.

Streamer tapes also are slower than the disk drives they back up. This places a burden on the system memory, which must act as a speed matching buffer between the disk and tape. The emergence of an industry-supported interface standard, the QIC-02, has greatly increased their popularity, however.
At the heart of this single-board MOSTEK microcomputer beats an MTOS real-time operating system

MOSTEK has selected Industrial Programming's MTOS as the real-time operating system for their MK68000- and MK3880-based microcomputer systems. This effectively provides MOSTEK customers with a single source for 8-bit and 16-bit microcomputer hardware and real-time software.

The versatility, speed and power of MTOS are unmatched in systems of its class. In fact, a multiprocessor configuration using MTOS can approach the power of a mainframe, while a single processor version can be used effectively in small control applications.

There were many reasons behind MOSTEK's choice of IPI's MTOS — not the least of which is that we have produced more real-time operating systems, for more microprocessors, for more applications, for more years than any other source in the world.

MTOS systems are available in source and object forms.

For more information contact Mr. B. Mushinsky, Industrial Programming Inc., 100 Jericho Quadrangle, Jericho, NY 11753, (800) 228-MTOS, or in New York State, (516) 938-6600. Telex 429808 (ITT).

MK68000 & MK3880 are service marks of MOSTEK Corporation.
on the formatted media. This feature, called dynamic defect reallocation, makes the drive appear defect-free to the CPU.

The DataTower establishes defect mapping during formatting by use of the prerecorded defect information placed on the drive at the factory. The factory defect information is recorded in terms of the number of bytes the defect is offset in absolute count from the index. A short record at the beginning of every track holds this information. The DS101 reads this information and maps it with the sector format chosen by the user. It will flag and assign alternate sectors for all defects automatically during formatting. This automatic process avoids the task of manually entering all known defects. Some applications ignore the factory defects and flag defective areas as they are discovered in system operation.

The DS101 creates a defect directory in the alternate cylinder area during the format operation. The defect directory is created on the first sector of the first flawless track of the alternate cylinder area. The defect directory map is a linked list of 128-byte records. Byte locations 1 and 2 of each record contain the address of the next record, bytes 1 and 2 have an address value of zero if there is no following record.

Even totally defect-free media do not stay that way forever. The Data Tower will continue to monitor all read/write operations for defects after the Format operation is complete. Sectors with hard failures found after formatting will be assigned alternate locations, and the defect directory will be updated through dynamic defect reallocation.

When an alternate sector is assigned after formatting, a copy of the data at the old location is transferred to the alternate sector. Sometimes the original data has an error correction code syndrome that can detect an error, but cannot correct it. In this case, an absolute image is transferred to the new sector so that system-level error recovery procedures can start. A pointer exists in the defect directory that identifies the original sector location for diagnostic purposes.

### DataTower continually monitors read/write operations for defects.

A bad sector can also be manually flagged after formatting. The register-based commands Specify Bad Sector or Specify Bad Track may be used. When these commands are issued, the bad sector or sectors are flagged, alternate sector(s) are located, and the defect directory is updated showing the alternate(s) location. To improve system performance when alternate sectors are encountered, the packet-based command should be used to format the disk. The packet command enables the user to specify ontrack sector sparing plus automatic defect mapping.

The error recovery operations of the DataTower stress data integrity. An ECC event is first handled by attempting up to four rereads of the sector in error. These rereads are done to obtain two identical ECC syndromes before correcting the data. Recognizing the limits of the 32-bit computer-generated code and the possibility that a disk drive's phase-locked oscillator may lock out of phase, it might be possible to perform an ECC and transfer bad information without recognizing it as bad. Obtaining the two matching ECC syndromes reduces this remote possibility to almost nil.

### Data on the move

Copy Data is a packet-based command used to transfer data between peripheral devices, typically between the streamer tape and the disk drive on DataTower. To begin the operation, the host first sends a Transfer Packet command, followed by Copy Data Packet. This packet contains the parameters used to control the Copy Data operation.

The Copy Data packet contains 16 bytes for each Copy Data step. The command may contain multiple steps for copies that gather or scatter data. A key aspect of this command is that it does not use the host processor, the host memory, or the host I/O bus once the command has been initiated. The host
may still access the disk drive during copy operations for normal read or write access. A second Copy command cannot be issued until the first Copy is complete.

The DataTower achieves an overlap of normal Read/Write commands and the Copy command using a three-port static RAM buffer in the DS101. Buffer size is 16 Kbytes, with approximately 10 Kbytes reserved by the Copy command to serve the streaming tape drive. The buffer is filled from the disk drive first, before the streamer tape is started, on a copy-to-tape operation. The Copy command can have multiple parameter packets that specify different disk locations for the data reads and writes.

The Copy command does not restrict access, so it is possible to alter data with a Write command in an area of the disk involved in the copy. File management is the responsibility of the user, however, as the DataTower recognizes addresses and data, not files.

The addresses of the source and destination devices are not restricted to some combination of disk or tape, nor must the addresses be different. A Copy command may be used to move data from one disk drive to another, or even to a different location on the same drive. This feature is useful in managing fragmented files, and in copying a single file with many extents. Tape-to-tape copies are possible, but not recommended, due to the poor performance of the buffer under this condition.

Both the Copy command and the packet-based Format command have an extensive table of status information in addition to the usual register file status information. The packet status can be read 36 bytes at a time on command. Detailed information about the transfer, including the number and status of records transferred from both source and destination devices, is available to the processor.

These features can make a significant contribution to overall system throughput when compared to the more traditional methods of software-intensive error recovery and backup procedures. The software changes required can be phased in gradually, since all the features can be defeated by setting option bits or parameter values as desired. Both physical and logical addressing are supported, and the automatic mapping of factory defects can be used with either scheme.

Please rate the value of this article to you by circling the appropriate number in the “Editorial Score Box” on the Inquiry Card.

High 725  Average 726  Low 727
Think of it as a VW with a Porsche engine for high-performance CAD.

If you’re running your CAD software on anything but a Whizzard® 1600 design terminal, you’re either paying too much for your hardware—or your software’s not living up to its promised performance.

Now the 1600 gives you Porsche performance on hardware that’s as economical as a VW.

Performance that offers 3D manipulation right in the terminal, and cuts host computer load—which means more users, more efficiency, more productivity. A 512K memory to accommodate the largest display lists and files that are always a problem with complex designs. And you can’t find 3D and 512K together anywhere else. Except at twice our price.

The 1600s even add 16 out of a possible 4096 colors to your work for greater design depth and perspective. Or choose the more economical monochrome 1645. And get higher resolution in addition to full 3D and 512K memory. No one else has this. Except at twice our price.

Most popular application software packages for general mechanical and electrical CAD, finite element modeling, drafting and design—including ANSYS® and DOGS™ among others—run better on the 1600. Because these packages include the software hooks you need to take advantage of unique 1600 performance features.

And we have a full array of economical input and output devices, too. From joysticks, tablets and three different keyboards, to low, mid and high-end printers.

So give us a toll-free call today. Then see us at NCGA in Dallas, April 15-18, in Booth #1036. Find out how to drive away in a Porsche, for the price of a VW.

And we’ll throw in the Megateknology™ for free.

In USA, 1-800-832-2255

*Basic 1650 3-D configuration is $11,900.

That’s Megateknology.

World Headquarters, 9645 Scranton Road, San Diego, CA 92121

Megateknology is a trademark of Megatek Corporation. Whizard is a registered trademark of Megatek Corporation. ANSYS is a registered trademark of Swanson Analysis Systems, Inc. DOGS is a trademark of PAFEC Engineering Consultants, Inc.

CIRCLE 99
Multibus II products support next-generation 32-bit multiprocessing

Six board-level products represent the first Multibus II boards that Intel Corp has sent to market. Introduced as a complete set of building blocks for Multibus II systems, these products include central processor and memory boards, an operating system, a software debugger, cardcages, backplanes, and an evaluation kit.

Multibus II is a 32-bit, open system bus architecture designed to support multiprocessing. In contrast to Multibus I and VMEbus, the Multibus II offers a synchronous protocol, multiplexed address and data lines, software interrupts, geographic addressing, and distributed arbitration. Transfer rates range up to 40 Mbytes/s.

Products support several Multibus II buses. The iPSB parallel system bus is a general-purpose, 40-Mbyte/s bus that provides data movement and interprocessor communications. The iLBX II local bus extension allows arbitration-free memory expansion to 64 Mbytes. An iSBX expansion bus extends the onboard system.

The iSBC 286/100 central processor board sports an 80286 microprocessor, a socket for the 80287 math coprocessor, an iLBX II interface for zero wait state access to RAM, advanced DMA I/O control, message interrupt and bus arbiter controllers, a built-in self-test microcontroller, and two programmable serial I/O channels. A configurable parallel port supports the Small Computer Systems Interface, a Centronics printer interface, or a user-defined interface. An iSBX connector is included for add-on boards.

Four cache-based, parity protected memory boards are available (iSBC MEM/312, 310, 320, and 340). These boards contain 0.5, 1, 2, and 4 Mbytes of memory, respectively. Each 32-bit board has an 8-Kbyte cache, dual ports for the iPSB and iLBX II, a built-in self-test microcontroller, and automatic initialization at power up.

An iSBC CSM/001 central services module furnishes central system control with an interface to the iPSB bus. It also contains a time-of-day clock, a built-in self-test microcontroller, and a general-purpose interface to other buses.

A Multibus II version of the iRMX 86 (release 6) realtime operating system includes message interrupt capability, automatic memory configuration, and built-in self-test status. It supports the SCSI protocol, iSBX bus extension, advanced DMA I/O control, and serial communication controllers. The iSDM 286 system debugging monitor allows programmers to test new applications in Multibus I or II environments. This debugger requires a terminal interface or an Intellec development system.

Cardcages with six or nine slots and iLBX II backplanes that support one or two memory boards are available. The evaluation kit includes the central processor board, 0.5-Mbyte memory board, central services module, software debugger, a nine-slot cardcage plus a three-slot iLBX II backplane.

Prices are: iSBC 286/100, $3125; iSBC MEM/312, $2250; iSBC MEM/310, $3125; iSBC MEM/320, $4720; iSBC MEM/340, $8095; iSBC CSM/001, $995; iSBC PKG/606, $755; iSBC PKG/609, $795; iSBC PKG/902, $175; and iSBC PKG/903, $195. One-time licensing fees for the iRMX 86-Multibus II support package reach $6500 for first-time users and $2000 for present iRMX users. The iSDM 286 debugging monitor is $2500. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051.

Circle 260 —R.G.
Software CAD system provides realtime assembler

The Case-I software CAD system supports interactive, realtime assembly programming. In addition to interactive programming, the Case-I system supports a relational data base for automatically generating documents associated with the program. The assembly language uses a structured set of mnemonics commonly supported by microprocessor instruction sets. Processors currently supported are the Z-80, 8085, 65402, and 8751.

This programming environment presents users with a screen format that divides into columns for address and data, label, instruction, modifier, and comments. The assembler handles all the code as it is entered. Incomplete code (e.g., a jump instruction without a destination) is flagged and the user is prompted to supply code that is more complete. The system also marks discontinuous code segments. Documents generated by the Case-I system include a specification, a listing, and a flowgram document. The specification provides definition details relevant to the code—such as name, programmer, and statistics about the program. The listing can be printed either as a normal assembly listing with addresses, opcodes, labels and comments, or as a 256-line memory page map to support the development and maintenance process. The flowgram is a computer-generated flowchart showing linear sequences, loops, and branches, with symbols that depict operations, decisions, and subroutines.

Assembly processes and documentation support are held together by the Case-I's relational data base. The base can maintain document data for a 32-Kbyte program in a data file of 512 Kbytes. The data base can also be used to create executable machine code for the microprocessors that it supports.

A Case-I system includes a 240 char/s printer, two 1-Mbyte 8-in. floppy disks, 0.5 Mbytes of RAM and a high speed DMA disk controller. It is based on a Z-80 single board computer with two RS-232-C ports. Case-I is priced at $11,000. Pro-Log Corp, 2411 Garden Road, Monterey, CA 93940.

Instrument family runs under PC control

An estimated half million PCs appeared in engineering offices and labs in 1984 as a result of the groundswell of interest in the personal computer as an engineering tool. Recognizing this vast base, last year IBM began to market a third-party developed IEEE-488 (GPIB) controller board for the PC. Now, the concept of PC controllers for test equipment has gained the endorsement of Hewlett-Packard, originator of the GPIB.

With the introduction of the PC Instrument System, HP has chosen a unique tack. By eliminating individual front-panel controls and displays—since the screen of the PC can be pressed into this role—HP has been able to introduce a line of basic test instruments, priced between $500 and $1,500, that includes a 50-MHz dual-channel oscilloscope, a 4½-digit multimeter, and a full-feature function generator.

By means of a single controller board that mounts internally within the PC, up to eight PC Instruments run through a fast and direct control scheme in which they are "closely-coupled" to the PC bus. (The PC Instruments do not run under GPIB control.) Since only the controller board for the HP system is internally mounted, the instruments themselves are individually packaged in separate modules that can be stacked. This frees the internal expansion slots within the PC for other jobs.

Designed to run under the control of the HP 150 or IBM PC/XT/AT and compatible computers, the PC Instruments are programmed in simple MS-DOS Basic statements. Soft-key functions may be added for the operator inputs and, in the case of the
HP 150, touch-screen functions can be integrated into the program. Instrument readings can be "windowed" onto the PC screen and their results can be data-logged at required intervals. In addition, data results are stored in files that are compatible with Lotus 1-2-3, which can be invoked from the test program to analyze data or to calculate and display graphs or plots.

GPIB instruments may be added to the PC Instrument system by using two available software packages. These HP-IB I/O Libraries are available for the Touchscreen PC or for IBM and compatible PCs. Again, programming is accomplished in MS-DOS Basic.

Currently available PC Instruments include the 61016A digitizing oscilloscope, with 50-MHz bandwidth, dual channels, and delayed trigger; the 61014A function generator providing sine, square, triangle, ramp, and pulse outputs at 0.5 Hz to 5 MHz, with burst mode; a universal counter that provides frequency, period, time interval, unit counter, and frequency measurements at 5 readings per second; a 61010A digital I/O unit, which provides 16 digital inputs and 16 outputs plus two-wire handshake; and the 61001A power pack for support of up to eight instruments. Price is $400 each for the interface boards that handle the PC/XT/AT, HP 150, and GPIP linkage. Application software (for data logging, graphing, and other control function routines) costs $400.

Hewlett-Packard Co, 1820 Embarcadero Rd, Palo Alto, CA 94303. Circle 262 —B.F.

Development system enables speedy migration to C

A language development system seeks to unbatch resources and eliminate compilation bottlenecks encountered by designers working with C. Known as Smart-C, this interactive software system is composed of three parts: a syntax-directed editor, a symbolic interpreter, and a parser.

The system closely couples editor and interpreter functions during program development. The C code can be interpreted as it is created so program logic can be checked before the compilation stage. Smart-C, which is produced by AGS Computers Inc, uses windows to display source code and values for variables and expressions. This further eases program debugging. Values and breakpoints can be displayed in one window while a section of the source code is interpreted in another window.

Gavin Villapiano, director of the AGS Advanced Products Group, highlights the editor when discussing this system. "This is a syntax-directed editor," he says, "It automatically checks syntax. The system interpreter then allows you to quickly mock-up a program and ferret out runtime bugs." Villapiano notes that the compilation stage is historically a bottleneck for programmers working under deadline pressure. With the union of editing and symbolic interpretation in this system, he says, compilation time is dramatically cut.

The editor produces source code that is free from syntactical error. Because it automatically checks syntax, it encourages structured programming. The Smart-C editor works from a C language syntax database and can intelligently manipulate string and character sets. Programmers are able to outline a program by displaying language skeletons that can be moved, transformed, or deleted, as development progresses. The symbolic interpreter, invoked by the editor at any stage of program development, saves system resources. Syntax and logic testing is not needed after compilation. The interpreter presents a visual representation of the program, displaying values of variables and expressions.

Developed to handle problems of maintenance programming, the parser module formats existing C programs for use by the editor and interpreter. The parser serves to standardize C naming conventions.

As a whole, the aim of the Smart-C package is to go beyond syntactical correctness and streamline the overall Unix development process. Smart-C runs on micro, mini, and supermini-computers that support a C compiler and a Unix-like operating system.

AGS Computers, Inc, 1139 Spruce Dr, Mountainside, NJ 07092. Circle 263 —J.V.
Compact communication processor built around a 32-bit chip

In its first implementation of the NCR32 microprocessor, NCR Comten has produced a powerful communication processor that can operate in a standard office environment. By using the 32-bit NCR chip, as well as proprietary semicustom and custom chips, Comten can package the processor in a 33- x 62- x 23-in. (83.8- x 157.5- x 58.4-cm) footprint, while providing application switching, routing, polling, automated dialing, error recovery, and multiplexing for up to 32 data lines.

Modular design allows 5620 users to choose the configuration that meets current processing power requirements, as well as allowing for easy future expansion. The modular components include a CPU, a channel interface unit for host connection, a communication subsystem supporting up to two communication base cabinets (each capable of handling up to 16 communication lines), a fixed disk drive to facilitate rapid load-and-restart, plus an optional system console for network control.

When used as a nodal processor in a pure SNA network environment, the 5620 links via standard SNA trunk protocols. For mixed SNA and non-SNA environments, the 5620 attaches to the network through Comten's Communications Network System procedures.

Any combination of IBM or NCR hosts is supported by the channel interface unit. The system handles asynchronous, bisynchronous, and SDLC protocols. Individual line speeds up to 64 kbits/s are supported with automatic baud rate detect (ABRD) capability up to 19.2 kbits/s. ABRD determines the speed and code set of asynchronous terminals at the connection.

Main storage in the CPU ranges from 1 to 4 Mbytes. A channel interface adapter, which allows IBM compatibility, also has an NCR32 chip that is microprogrammed for the channel adapter function. The NCR channel interface adapter is 68000-based while the communication subsystem includes two character processor types: one for multiplexing from one to eight lines for 50 bits/s through 19.2 kbits/s and a higher speed processor for line 1 that runs from 19.2 to 64 kbits/s. Available in the last quarter of 1985, the 5620 will sell for $22,000.

NCR Comten, Inc., 2700 Snelling Ave N, St Paul, MN 55113.

Circle 264 - N.M.

Communication boards adhere to OpenNET strategy

Two communication boards—the iSBC 552 COMMengine and the iSXM transport engine—connect microcomputer systems to Ethernet LANs. These boards plug directly into Multibus-based microcomputer and peripheral systems. Both products feature onboard memory and are based on the 80186 processor, the 82586 LAN coprocessor, and the 82501 Ethernet serial interface chip.

The iSXM 552 is a turnkey transport engine that includes a built-in diagnostics program and a version of Intel's iNA 960. The iNA 960 can be downloaded into the onboard memory while the iSBC 552 is an unbundled version of the iSXM board. Instead of providing transport layer software, the iSBC allows users to load their own versions of network programs into the board's RAM. This allows flexibility in specialized applications. The OpenNET family of products consists of hardware and software covering the seven layers of the OSI model. Used in conjunction with the iSBC 186/51 COMMputer board, the COMMengine and the transport engine boards provide networking to any Multibus-based system, regardless of the operating system under which it runs.

In conjunction with the two boards, Intel Corp has also introduced two software packages—RMX Networking and Xenix Networking. These allow concurrent file-sharing by systems using the iRMX operating system or Intel's version of Microsoft's Xenix operating system. This ability to provide transparent remote file access between the same or different operating systems allows applications to gain access to files anywhere in the network as if the files were stored locally. This in turn allows multi-user application software to run in a network environment without modification.

The 552 boards can be used with any operating system because they only require a high level interface to communicate with the host. But, while the iSBC 552 offers the hardware necessary for users to construct an Ethernet frontend processor for a
unique environment, the iSXM 552 provides full ISO transport services that run without additional configuration changes.

Intel derived the iSXM version of the ISBC 552 by populating the latter with 16 Kbytes of ROMs and 80 Kbytes of RAMs as well as supplying the iNA 961 software. The ISXM 552 is configured for Intel’s 86/286-310 systems. The networking software products implement the file-access protocols used by Microsoft’s Microsoft Networks and IBM’s PC Network Program. These protocols were developed jointly by Intel, Microsoft, and IBM. RMX, Xenix, and DOS systems on the same network are compatible and can gain access to each other’s files. Intel is making the protocols available to the public and expects that other implementations will follow. The iSBC 552 COMM-engine costs $1500, and the iSXM transport engine costs $1800. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051.

State-of-the-art pattern generators enhance logic analysis system

Advanced pattern generators in the 91S16/91S32 series combine with the 9100 digital analysis system to produce a powerful test instrument. These pattern-generation modules reach operating speeds of up to 50 MHz, extending the performance of the 9100 logic analyzer in the realms of digital debugging and verification.

Teaming pattern generation with logic analysis enables functional testing of chips, boards, and systems. And test programs created during the system development cycle can adapt for use in manufacturing. The pattern generation modules can work as standalone stimulation sources, or link with DAS 9100 logic modules to form an integrated test system. The modules run at a 50-MHz rate, or 20-ns cycle time, bringing timing margin testing to logic analysis with accurate 1-ns edge placement of individual data and strobe channels.

Featuring 16 data channels of pattern generation along with two strobes and two clocks, the 91S16 modules output vectors upon execution of a user-written pattern generation program. This program can reach a length of 1024 instructions. Instruction types include if, jump, return, output, register, and enable/disable interrupts. External control inputs ease interaction between the unit under test, the pattern generator, and the DAS 9100 logic analysis modules.

The 91S32 outputs previously stored patterns in sequential order. It supports 32 data channels, four strobes, and four clocks. With the 91S32, up to 2048 bits per channel can be entered by the user or downloaded from a simulator or host computer. Six 91S32 modules can operate simultaneously, or five 91S32 modules can run under the control of a 91S16. This allows use of several, flexible pattern generation modes (eg, reloading memory on-the-fly). The 91S32 memory can divide into two pages each sized at 1 Kbit. One page can load while the other is executing.

Data acquisition probes included with the pattern-generation modules have hybrid circuits within the probe tips that deliver accurate 50-MHz signal performance at the device pins. A single probe can handle both TTL and ECL devices. Slew rate for TTL is 500 mV/ns while the slew rate for ECL is 150 mV/ns.

Users can save pattern programs on the DAS 9100’s optional DC-100 tape drive. Tie-in options include RS-232 and GPIB porting. The 91S16 and 92S32 are priced at $6900 and $10,400, respectively. Tektronix, Inc, PO Box 1700, Beaverton, OR 97075.

Circle 266 — J.V.

COMPUTER DESIGN/April 1985 191
At 125 ips, Digi-Data's Fast Streamer is 25% faster than others. Data is transferred at 200 Kbytes per second instead of the usual 160 Kbytes per second. That cuts down your back-up time per 2400' reel (including rewind) to about 6-1/2 minutes at 1600 BPI (46 Mbytes unformatted) or 10 minutes at 3200 BPI (yielding 92 Mbytes unformatted). And with 3600' tapes, unformatted capacity increases to 138 Mbytes (3200 BPI) and 69 Mbytes (1600 BPI).

Actual capacity of course varies, since long records utilize the tape more efficiently than short records.

Optimum back-up time requires continuous high speed data. Since some computer operating systems cannot always sustain streaming data rates, Digi-Data's Series 2000 Streamers incorporate an adaptive streaming feature. Incoming data is monitored, and speed and gap length are adjusted to maximize throughput. Automatically. Without expensive cache memory.

Write or call today for Series 2000 specifications and for our application note on adaptive streaming.

Digi-Data's products also include 1/2" and 1/4" start/stop drives and systems.

For quality tape equipment rely on Digi-Data, a leading independent supplier for 22 years.
Imaging board set adapts to Multibus configurations

The RT1-500M board set for the Multibus allows users to digitize and store video images in real time. Two boards comprise the set—the AS-501M and DS-501M. These join to an optional pipeline image processor. Fully compatible with Multibus and supporting a 24-bit addressing scheme, the board sets can support either 50 or 60 Hz operation. The DS-501M appears on Multibus as system memory with programmable windows into the image data. This board includes a "9th-bit plane" that enables graphics and cursor operation without affecting the 8-bit data image. The AS-501M will multiplex among four video sources under software control. Recognition Technology, Inc, 335 Fiske St, Alco Park, Holliston, MA 01746.

Circle 267

LAN connections derive from 32000-based gateway

The Advanced Systems Gateway combines host communication ability with modern sharing. It can connect different local area networks. The AS/Gateway is built around the 32000 microprocessor. The gateway is made up of two boards with the main board or bus master driven by a 32016 with 512 Kbytes of memory. It allows LAN-connected personal computer users to connect with other LANs. With an optional modem server, the gateway will allow personal computers on a LAN to share eight modems. The AS/Gateway will also handle both SNA connections and asynchronous services. Price is $6000 plus $125 per personal computer node.

National Advanced Systems, 800 E Middlefield Rd, Mountain View, CA 94040.

Circle 270

Adapter board expands options for PCs and compatible machines

Octacom is a flexible adapter board with multiple serial communication ports. It expands the operation of the PC, XT, AT, and PC compatibles. Octacom adds four to eight serial ports and can be installed in any full-length slot on the PC. This module contains separate 8250 UARTs that perform serial to parallel/parallel to serial conversion, data checking, parity generation, and baud rate generation. A PLA is used for addressing each UART on the Octacom module. The interrupt for each of the eight channels on Octacom can be programmed to send an interrupt to the CPU on any free interrupt level. A remote panel and shielded conductor ribbon cable setup is also available. A four-channel module costs $295 and the eight-channel version is $785. Octadrive software costs $25.

Star Get Technologies, PO Box 764, Cleveland, OH 44026.

Circle 271

Dual-port RAM module supports two bus structures

A memory module accessible from both the extended VMEbus and the VMXbus requires dual-ported RAM. Dubbed the DSSEDPRX, the unit is supplied with 128 Kbytes of CMOS static RAM. It can also be supplied with the DSSEDPRX-P daughterboard for capacity extended to 256 Kbytes. Jumper selectable VMEbus memory access times range from 150 to 300 ns, while VMXbus access times span the 180- to 330-ns realm. High speed logic delivers 35-ns memory access arbitration time between the VMEbus and the VMXbus. The basic DSSEDPRX costs $1295.

Data-Sud Systems/U.S., Inc, 2219 S 48th St, Tempe, AZ 85282.

Circle 272

Concurrent DOS implementation marks video display board

A PC-compatible display board centers around Motorola's 6845 and runs a form of Concurrent DOS. Known as the PC Video Board, it also works with GSX software. The board comes standard with 16 Kbytes of static RAM in CMOS, 24-bit addressing, and 16-bit addressing for I/O ports. It is aimed at creating color graphics in the IEEE 696/S-100 bus environment. In the color display mode, the graphic screen offers a choice of 160 x 200 pixels in 16 colors, 320 x 200 in four colors, or 640 x 200 in one color and black. Price is $495.

Circle 273

Multiprocessing engine off-loads VMEbus operations

CPU boards in the IV-1601 line are VME/VXbus units that allow off-loading of all activity from the VMEbus, except for interprocessor communications and shared resource utilization. The VXbus and large local RAM handle all other activity. The IV-1601 features a 68010 CPU running at 12.5 MHz, 512 Kbyte, or 1-Mbyte dual-ported SRAM, and an interrupter and interrupt handler. Options include a floating point processor and memory management. With the VXbus functioning as an extension of the CPU board's local bus, up to six additional dual Eurocards can be interconnected by a flexible backplane that plugs onto the VMEbus P2 connector. Quantity 1 to 4 pricing is $2750 for the 512-Kbyte model. Ironies Inc, 742 Cascadilla St, Ithaca, NY 14850.

Circle 274
Zero-current tap switching marks power conditioner line

Central to the operation of a power conditioner line is zero-current tap switching technology. This approach increases system reliability by eliminating stress on the switching elements and by reducing the number of system components. Also featured in this three-phase Line 2 power conditioner series is Powerlogic control for fast performance. An internal micro-computer monitors the output voltage, determines necessary corrections, and initiates the response. Voltage flux is corrected in less than a cycle. These power conditioners provide common-mode noise attenuation at a ratio of 10 million to 1 (140 dB) and normal-mode noise attenuation at a ratio of 1000 to 1 (60 dB). Units are available in 50 and 60 Hz models, with power ratings from 10 to 30 kVA. Topaz, Inc, 3855 Ruffin Rd, San Diego, CA 92123.

Circle 275

Standby power system features line synchronization

The SPS-1000 provides a sine wave output with less than 5 percent total harmonic distortion, and is line synchronized to track the power line. This standby power system features a unique detection unit coupled with a solid state transfer switch for fast switching power protection. Features include built-in surge suppressor, overcurrent protection, voltage regulation, andemi/rfi filters. Capacity reaches 1000 VA. Units with frequencies of 50 Hz and high voltages of 220 and 240 V are available. SAFT America, Inc, 107 Beaver Ct, Cockeysville, MD 21030.

Circle 276

High density memory packaging expands RAM capabilities

A single inline memory module (SIMM) socket performs the connector functions for a high density memory packaging system while providing a means for expanding RAM capabilities. A SIMM socket accommodates two customer-supplied SIP modules, each containing nine surface-mounted memory chips. Total dynamic RAM capacity reaches 1152 Kbits. Zero insertion force contacts improve socket and module contact life, allow up to 25 mating cycles, and provide fast online assembly. Rated voltage is 250 V. Molex Corp, 5224 Katrine Ave, Downers Grove, IL 60515.

Circle 277

Coordinated protection highlights power distribution units

Power distribution units have add-on fuse protection, which provides proper branch circuit coordination. This Cyberex line has provisions for an electrostatically shielded isolation/stepdown transformer and transient suppression. An emergency power-off feature is noted. Standard ratings available are 30, 50, 75, 100 and 150 kVA with 120/208 V output from 480 or 208 V building services. Cyberex Inc, 7171 Industrial Park Blvd, Mentor, OH 44060.

Circle 278
The combined efforts of many disciplines—academia, industry, science and art—are brought together in one conference.

**SIGGRAPH '85 PRESENTS THE STATE OF THE ART IN COMPUTER GRAPHICS.**

- **TECHNICAL PAPERS**
  - original research results, formally reviewed

- **PANELS**
  - lively exchange with leaders in the field

- **COURSES**
  - new topics and old favorites, introductory and advanced

- **FILM AND VIDEO SHOW**
  - computer animation for the connoisseur

- **ART SHOW**
  - the synergy of art and technology

- **EXHIBITION**
  - the state of the art in hardware and software tools

- **PLUS**
  - technical proceedings, birds-of-a-feather groups, continuous animation screenings and social events at the Exploratorium and the Academy of Science.

All this, Silicon Valley and San Francisco too!

Register early for substantial savings and to ensure full participation.

**TWELFTH ANNUAL CONFERENCE & EXHIBITION ON COMPUTER GRAPHICS AND INTERACTIVE TECHNIQUES.**

Please send a copy of the SIGGRAPH '85 advance program to:

Name_________________________Company_________________________

Address_________________________State/Country_________________________Zip.

Telephone Number__________

Members of ACM SIGGRAPH will automatically receive these materials in the mail in April and need NOT return this coupon. ♦ ♦
High speed marks mid-sized controller unit

A high speed, full-function, programmable controller—the 984—sports increased logic-solving capacity in a mid-sized controller. The 984 features 16,000-word memory for logic and ASCII characters, 16-Kbyte CMOS RAM with battery backup and bipolar PROM, three integral Modbus ports, and a remote data access panel. It is software compatible with the 584 controller family. The CPU module uses a 4-bit slice microprocessor configured in a 16-bit architecture. The CPU features a logic solver that works at 200 ns per instruction. Up to 2048 points can be configured with the controller. 

Gould Inc, Programmable Control Div, PO Box 3083, Andover, MA 01810.
Circle 279

Realtime industrial systems are built via microcomputer engine

Using four custom CMOS gate arrays to integrate key system functions, SBM-88 PC Engines combine PC compatibility with single-board system architecture. On the motherboard, these products directly integrate monochrome video and floppy disk controllers, an 8088 CPU, memory, serial ports, and 1/O expansion bus and connectors. BIOS ROM supports MS-DOS, CP/M 86, Concurrent CP/M, and the PC/iRMX realtime operating system. Combining the SBM-88 with the iRMX 86 operating system and the 8087 math coprocessor (plus data acquisition peripheral boards) produces a system capable of many plant floor applications. A standard chassis, power supplies, and enclosures are available for standalone or rackmounted configurations. The SBM-88 supports up to 256 Kbytes of RAM (expandable to 640 Kbytes). Standard interfaces include a floppy disk controller supporting up to four 5 1/4-in. drives, TTL-compatible video outputs, keyboard, and Centronics printer port, plus two RS-232 serial channels. In designer quantities, the units cost less than $500. 

Mostron Inc, 560 Valley Way, Milpitas, CA 95035.
Circle 280

System translates images for control applications

The BLOB-1 measures and identifies binary image patterns and outputs, using parameters such as area, boundary, and centroid points. It converts visual images obtained via industrial computers and transmits them via an RS-232-C interface to a host. This system uses an algorithm based on Stanford University's Pattern Recognition Algorithm. Interetek, Inc, Naito Bldg, 728 Nishinshinjuku, Shinjuku-ku, Tokyo, Japan 160.
Circle 281

Remote optical repeater compatible with IEEE 802.3 transceiver

A remote optical repeater, the CER-802 transmits 1000 m or more without speed degradation. Fiber optic benefits such as transmission security and resistance to electromagnetic interference are touted. The unit cuts transmission errors, and is compatible with IEEE 802.3 transceivers and Ethernet specifications. Canoga Data Systems, 21218 Vanowen St, Canoga Park, CA 91303.
Circle 282

Speech recognition keyboard uses vocabulary reaching 160 words

Plug-compatible with the IBM PC and XT, the KB 5152V speech recognition keyboard expands input options. Up to 160 words or phrases per vocabulary are available in this speaker-dependent peripheral. No software modifications are needed because commands are sent to the host just like key input. Input power measures 5 Vdc at 1 A typical. Nine vocabulary subdivisions are available and discrete words/phrases can last for up to 1.25 s. Key Tronic, PO Box 14687, Spokane, WA 99214.
Circle 283

Analog delay devices need only a single TTL-level clock

With N-channel silicon gate technology in bucket-brigade configurations, general-purpose sampled analog devices are 8-pin miniDIP chips capable of delay times ranging from less than 300 μs to over 4 s. The RD5106A (256 samples—capable of sub-300 μs delay time) and the RD5108A (1024 samples—capable of 4-s plus delay time) have an onchip driver, as well as a clock controlled delay that requires only a single TTL-level clock. The devices will perform with less than one percent distortion and dynamic range of greater than 70 dB. Applications include voice and data scrambling, instrumentation, and sound effects. The 100-piece price of the RD5106A is $5.25, with the RD5108A being $11. EG&G Reticon, 345 Potero Ave, Sunnyvale, CA 94086.
Circle 284

Monolithic CMOS dc-dc device is a flexible inverter/converter

Using monolithic CMOS technology, the Si7660 is a dc-dc converter/ inverter. This low voltage device is intended for use as a voltage inverter but it can be enhanced with simple add-ons to provide voltage doubling, supply splitting, and simultaneous inversion and doubling. With the addition of two capacitors and a small signal diode, the Si7660 performs supply voltage conversion for an input range of 1.5 to 10 V, resulting in a complementary output of -1.5 to -10 V. The unit is available in two packages: the TO-99 "can" and an 8-pin plastic DIP. For 100-piece quantities, the cost of the TO-99 model is $2.73 each and the DIP version is $1.89 each. Silicoinx Inc, 2201 Laurelwood Rd, Santa Clara, CA 95054.
Circle 285
Subdirectory scouting improves performance of MS-DOS machines

EasyPath Release 1.0 permits programs and commands to find files in subdirectories other than those being run. The hierarchical subdirectory structure of DOS can be employed without having to copy files back and forth. The product comes with specifications predefined for such major programs as Framework, Symphony, 1-2-3, dBase II, and WordStar. EasyPath can also locate files on any drive, including RAM disks. PC-DOS, or MS-DOS 2.00, or higher is needed. Polygon Software Corp., 363 7th Ave, New York, NY 10001. Circle 286

Knowledge engineering language drives AI system

The Insight system uses a knowledge engineering language called PRL, for Production Rule Language. This language is used to represent the If-Then-Else rules and the goal outlining that is used to define knowledge. The system can employ both forward and backward chaining mechanisms for its reasoning processes. The Insight system runs on the IBM PC and compatibles and on the Rainbow. It requires a minimum of 128 Kbytes of RAM and one disk drive. Program cost is $95. Level 5 Research, Inc, 4980 S AIA Mel­bourne Beach, FL 32951. Circle 287

Windowing interface eases application learning

A software product provides task windows for existing application packages. VisuALL Plus—which includes windows for Lotus 1-2-3, WordStar, and DOS—automatically converts computer codes and special rules of standard software packages and operating systems into easy-to-understand tasks that are displayed in window overlays. No program modification is needed. Trillian Computer Corp, 405 Alberto Way, Los Gatos, CA 95030. Circle 288

Software broadens horizons of interactive image processing

ImageAction enables users of PC, XT, and AT systems to perform image processing applications without programming experience. Used in concert with the PCVision Frame Grabber—a device that converts analog video signals to digital data—the software is mouse and menu driven and works on an “area of interest” principle. ImageAction can operate on whole images or subsections. Also available now, an enhanced Frame Grabber offers 8-bit digitization and pseudocolor capabilities. Besides the Frame Grabber, a typical hardware configuration for use with ImageAction includes a PC, XT or AT with 512 Kbytes of memory; disk drive; display screen; 8087 coprocessor; three-button optical mouse; a video camera (RS-170); and a 512- x 480-pixel resolution monitor. Single-use license for ImageAction software is $995; the enhanced PCVision Frame Grabber starts at $2995. Image Technology, Inc, 600 W Cummings Pk, Woburn, MA 01801. Circle 289

C-68000 CROSS AND NATIVE OPTIMIZING COMPILERS FOR 68000/10 (and 68020 SOON)

OASYS offers a “ONE STOP SHOPPING” service for software developers in need of proven 8-, 16- and 32-bit cross and native tools for Unix and non-Unix 68000, 8086 and 32000 systems. Our critically acclaimed and widely used 68000 tool kit offers high quality, reliable, cost-effective tools.

The OASYS 68000 tool kit consists of Green Hills compilers (C, Pascal and FORTRAN), our own M68000 Macro Assembly Development package, and dozens of other OASYS compatible support tools. Simply stated, we beat the competition on price, speed and tightness of emitted code.

C-68000/10

- Full K & R with Western Electric and Berkeley extensions
- Complete run-time library available as source. No royalty if passed on.
- Supports DEC & IEEE Floating Point
- Integrated optimizer: 30% tighter code than Portable C; 4 times faster
- Generates M.I.T. or EXORmacs assembly source code
- Interfaces to all OASYS tools and Pascal, FORTRAN and PL/M-68K compilers
- Ideal for cross development of boards with no OS, a kernel OS (e.g. VRTX, PSOS, MTOS), or Unix based 68000's

68000/10 Assembly package

- EXORmacs compatible Macro Assembler, Linker, Librarian, and Cross Reference Utility
- Generates S-records and a.o.
- PIC and reentrant code
- 'Used 2 years in house
- Over 3,000 sold to date
- Runs on VAX, Prime, PDP-11, 68000's, 8086/88 (PC)
- Written entirely in C

Coming soon

- 68020 C and Cross assembler

Other tools

- Symbolic C Source Debugger
- 68000 Simulator & Disassembler
- C Linecount and Time Profiler Utility (CLUE '"')
- LINT for VAX/VMS
- Check Out compiler (SAFE-C '"')
- Communications tools

OASYS
60 ABERDEEN AVENUE
CAMBRIDGE, MA 02138
(617) 491-4180

CIRCLE 103
What kind of operator do you design for your terminals?

When you design a work station, you naturally look for positioning and tracking controls that will permit optimum efficiency, speed and accuracy. Yet, sometimes the most critical link in the entire system is neglected. The operator.

No matter how good positioning and tracking controls may be, their effectiveness is diminished in proportion to the difficulty in using them. Obvious? Yes. Disregarded? Often.

But not by Measurement Systems.

We're a leading designer and manufacturer of joysticks, trackballs and control grips. From our beginnings a quarter of a century ago, we've recognized the importance of the human element in successful equipment design. We've spent substantial time and money researching the interaction of man and machine. We've become experts in the human factors in control design.

We've put our extensive knowledge to good use. For example, a joystick that's perfect for one type of application is often totally unsuitable for another. So we offer joysticks in numerous sizes and models, each with features suitable for the special requirements of dissimilar applications.

Versatile as they are, if our standard models don't meet your needs, we'll work closely with you to design one that does. If you're designing a system, we'll assist you. Whether your design requires point-to-point positioning, tracking, mapping, processing or something more exotic, we can help.

Nor does it matter to us if you're a Fortune 500 company or a considerably more modest enterprise. You can count on us to respond to your needs with the same enthusiasm and thorough professionalism.

Let us help you put the human touch in your equipment. Talk to us. Write or call:

Measurement Systems, Inc.
121 Water Street, Norwalk, CT 06854, U.S.A. Phone 203-838-5561

CIRCLE 104
Setup embellishes microcomputer graphics system quality

The Business Graphics System generates low cost, high quality slides, transparencies, and hard copy. The basic system consists of the Color Digital Imager IV film recorder and the Graphics Express software package. Interfacing with the PC or PC-compatible microcomputers, the Imager IV can produce high resolution 35mm slides and prints. It can simultaneously display up to 16 colors from a palette of 4000. Graphics Express is a software program that drives the film recorder and supports other output devices at full resolution. Options include a high resolution monitor and graphics tablet. A system sells for under $11,000.

Bell & Howell, 7100 McCormick Rd, Chicago, IL 60645.
Circle 290

Sonic digitizer handles 3-D objects for modeling analysis

The model GP-8-3D-P sonic digitizer allows users to input three-dimensional coordinate data using sonic technology. Objects (including ferrous substances) can be digitized. The GP-8-3D-P uses sound to determine the distance between a digitized point and four microphone sensors that are mounted on a plane. The host computer then converts these distances into Cartesian X, Y, and Z coordinates. Point/trace mode and output format are host selectable. Formats include ASCII, binary RS-232-C, or parallel-packed binary. The unit costs $7500.

Science Accessories Corp, 970 Kings Highway W, Southport, CT 06490.
Circle 291

Plasma panels challenge the dominance of the CRT

Full-page dc-plasma display panels can show up to 2000 char (7 x 13 dot matrix) in an active area taking up 8.3 x 5.2 in. (21.1 x 13.2 cm). The panel’s depth measures 0.8 in (2.0 cm) including driver modules. Minimal changes in the logic design are required for conversion from CRTs. Supply voltages required are 5 and 200 Vdc, 5-V floating. A smaller message board panel is also available.

Panasonic Industrial Co, Computer Components Div, 1 Panasonic Way, Secaucus, NJ 07094.
Circle 292

Resistive membrane touch screens lower cost by dropping diodes

The recently developed E274 touch screen takes resistive membrane technology a step further. Evolving from its predecessor, the E270 touch screen, the E274 eliminates the need for diodes common to the membrane technique, by replacing diodes with a combination of a voltage dividing resistor network and special contact geometry to the screen’s glass coating. Also notable are the screen’s lower profile border, higher current draw (the E274 draws up to 140 mA for a drive voltage of 5 V), and use of a five-pin connector. Elographics, Inc, 105 Randolph Rd, Oak Ridge, TN 37830.
Circle 293

OASYS TOOLKIT SNAP-SHOT

As part of OASYS’ “ONE STOP SHOPPING” service for software engineering tools, we are proud to announce the addition of WIZARD C to our integrated collection of more than 50 professional programming tools (e.g. compilers, assemblers, linkers, debuggers, simulators & translators) for M68000, Intel 8086/80186 and NS32000 micros.

WIZARD C benchmarks (against Lattice, Microsoft) prove that it is, by far, the most advanced, full featured, fastest, tightest, optimizing C compiler now available for cross and native (PC) development. Here’s why . . .

FEATURES
- Complete K&R implementation plus V7, Ill extensions
- Supports 8087 Floating Point
- Built-in LINT
- Long, medium, short models
- 190 + UNIX III functions - complete run-time library
- In-line assembly allowed
- 100 + extensive warnings/diagnostics
- Intel and Microsoft compatibility at source and object levels
- Written in C — easily ported
- Comprehensive bound documentation
- Supports DOS 2.0, 2.1, IBM/BIOS

SUPPORT TOOLS
- Symbolic C Source Level Debugger (COEBUG™)
- 100% Intel compatible structured Macro Cross Assembler, Linker/Locator and Librarian
- 8086 Simulator
- Floating point math package (40 + functions)
- C Time Profiler (CLUE™)
- Checkout compiler (SAFE-C™)
- Comm. utilities for up/down loading to MDS, TEK, Microtek

AVAILABILITY
NATIVE: PC/XT/AT using MS/DOS, PC/DOS (Xenix soon)
CROSS: VAX/VMS, Bsd 4.1, 4.2, Ill, V; 8086’s, 68000’s (All Unisoft Ill, V; ports); Callan, Masscomp, Sun, Pyramid, dozens more . . .

Call for pricing, OEM, Site, Corporate, Source and Maintenance licensing information.

OASYS
60 ABERDEEN AVENUE
CAMBRIDGE, MA 02138
(617) 491-4180

CIRCLE 105
Ultralow access times mark powerful CMOS SRAM devices

A CMOS 64-Kbit x 1 static RAM features access times as low as 45 ns and maximum active power consumption of 70 mA. Dubbed the F1600, this is a fully static asynchronous RAM that uses sub-2 μm CMOS/NMOS technology. The device has three available speed versions: 45, 55, or 70 ns. All three versions sport low active power consumption levels of 40 mA (typical) and 70 mA (maximum). Stand-by power consumption (TTL levels) for the device is 5 mA (typical) and 20 mA maximum; full stand-by is 0.02 mA (typical) and 9 mA (maximum). The F1600 comes housed in a 22-pin dual inline side brazed ceramic package or leadless chip carrier. The commercial 70-ns version in a DIP package costs $65 for 1000-piece quantities. Fairchild Camera & Instrument Corp, Memory & High Speed Logic Div, PO Box 5000, Puyallup, WA 98373. Circle 294

Semicustom chips designed to form linear mosaics

The FP300 series of linear mosaic arrays aims at simpler semicustom linear and combined linear/digital LSI. Using a macro cell concept, the chip boasts dramatic reduction in number of packages versus standard chip designs. The FB300 series of linear mosaic arrays is supported by the Linear CAD I package, which performs schematic capture and Spice circuit simulation on the IBM PC. Pricing varies according to the complexity of the LSI design. Micro Linear Corp, 2092 Concourse Dr, San Jose, CA 95131. Circle 295

Modem filter meets V.26/Bell 201, 2.4-kbit/s specs

A monolithic, switched-capacitor combo IC handles 2.4-kbits/s modem filter applications. Dubbed the RM5636A, this chip integrates four switched capacitor filters: a receiver bandpass filter that meets CCITT V.26/Bell 201 (2.4-kbit/s) modem specifications, a fixed compromise delay equalizer with a nominally flat amplitude response, and a 75/150-bit/s secondary channel filter (CCITT V.23/Bell 202). Also, a 3-KHz transmit low pass filter is used between the D-A and telephone lines. A model RM5637A is intended for use in 4.8-kbit/s modems. Filter features include 5- to 10-V power range, TTL/CMOS compatible inputs, and 22-pin package. EG&G Reticon, 345 Potero Ave, Sunnyvale, CA 94086. Circle 296

Multibus communications become faster and smarter with a 68000-$1395.

As fast as 800,000 bps. Smart enough to run any programmed protocol on any of eight full-duplex data channels. And a best buy at $1395 in quantities of 100. Our M68COM processor board takes on any bit-synchronous, byte-synchronous, or asynchronous protocol. You can use X.25, SDLC, HDLC, BISYNC or a proprietary protocol. What's more, you can configure just about any hardware connection: RS-232, RS-422, RS-423, fiber optics or direct-connect modem.

You get 128K bytes of dual-ported RAM (expandable to 512K), sockets for up to 256K bytes of EPROM, plus an optional on-board 10 MHz DMA controller.

We offer ongoing software support hard to find elsewhere. It's all from SBE, Inc., 2400 Bisso Lane, Concord, CA 94520. TWX: 910-366-2116.

Phone free 1-800-221-6458 for literature mailed today.

In California call (415) 680-7722.
PLUG US IN.

A built-in RS-232C serial interface board lets NCR standalone 40 column printers work with any system configuration.

Just write the proper software program and plug in the standard 25-pin female "D" connector. Without needing to reconfigure your present system. Printer control codes are fed over the RS-232C lines.

And even in the roughest work environment, NCR standalone receipt printers average only a single service call a year. But you can count on years of loyal service.

Other features you can count on include:
• 40 column lines.
• Print head life of 150 million characters.
• Cash drawer activation.

• Easy to configure; adapts to any environment.
• Easy to maintain; needs no routine lubrication.
• Extremely cost-effective; exceptional reliability reduces life cycle costs.
• Ideal for system flexibility; available in a variety of slip, receipt or journal printer configurations.

All NCR standalone printers were originally developed for NCR by NCR. Built in America, they meet our established quality standards of reliability. And are now available to you, backed by NCR service and support.

For more information on NCR's family of standalone printers, just send in the enclosed coupon.

INNOVATIVE COMPUTER TECHNOLOGY.
YOU CAN EXPECT IT FROM NCR.

CIRCLE 107

SEE US AT COMDEX BOOTH #800.

---

Yes, I'd like more information on NCR's family of standalone printers.

I prefer: ___ a sales call ___ a phone call

Our requirements are: ___ up to 49 printers/year ___ 50-500 printers/year ___ over 500 printers/year

---

NAME
TITLE
COMPANY
ADDRESS

CITY
STATE
ZIP
PHONE
BEST TIME TO CALL

Please Mail To: Technology Marketing Division, NCR Corporation, Dayton, Ohio 45479 (513) 445-7443
Subsystem garners fast disk operation for the VAX

VAX series minicomputers gain fast disk operation via the DSS-1412 disk subsystem. This mass storage unit features a 1.2-Gbyte, 10-Mbyte/s disk drive interfaced to the Unibus using the DPS-2400 intelligent I/O subsystem. Unibus bandwidth limitations are circumvented with the DSS-1412. A 12-Mbyte/s interface to the disk and a 24-Mbyte/s internal disk are provided. Price for a complete DSS-1412 disk subsystem including one disk, DPS-2400 I/O subsystem, and software is $123,300. Apetc Computer Systems, Inc., 10180 SW Nimbus Ave, Portland, OR 97223. Circle 297

Rugged bubble memory cartridges come in sizes up to 500 Kbytes

Innovative printed circuit board and packaging designs are behind a removable bubble memory cartridge that contains 0.5 Mbytes of memory. Other available cartridges include nonvolatile bubble memory versions with capacities of 128 Kbytes, 256 Kbytes, and 384 Kbytes. Cartridges are interchangeable. Targa Electronics Systems, Inc, 3101B Hawthorne Rd, Ottawa, Ontario, Canada K1G 3H9. Circle 298

Tape controller performs 4 Mbyte/s bus transfers

The Tapemaster 1000, a controller for half-inch streaming and start/stop tape drives, uses a special data pipeline to transfer data across the Multibus at 4 Mbytes/s with a 250-ns memory. It can transfer data to or from a drive at 1.5 Mbytes/s. A large onboard FIFO buffer of up to 4 Kbytes and true data throttling also distinguish this machine. Here, a preselected number of bus transfers will occur on each Tape­master 1000 bus access, assuring Multibus data traffic control. Low quantity price for the Tapemaster 1000 controller is $1654. Ciprico, 2405 Annapolis Ln, Plymouth, MN 55441. Circle 299

Compact unit provides mass storage for IBM PC/AT/XT

Integrating hard disk storage, a backup system and power directors for the IBM PC, AT and XT, the Master-Flight system is packaged in a compact unit that fits between the computer and the monitor. The unit integrates five separate devices into a single box. They include a half-height 10-, 20- or 33-Mbyte hard disk; a half height 20-, 40- or 60-Mbyte streamer tape backup system; five power direction switches; a locking security key; and a surge protector. Each Masterflight system is configured to the user's specifications. The system is available immediately. Prices start at $3795. Kamerman Labs, 8054 S W Nimbus, Beaverton, OR 97005. Circle 300

Internal hard disk upgrades the Mac

Combining an internal 10-Mbyte hard disk drive and memory expansion to 512 Kbytes of RAM, the Hyper­Drive enhances operation of the Macintosh computer. The machine's designers boast program transfers up to 20 times faster than the standard Mac. The Hyper­Drive's disk interface board directly connects to the Mac's main circuit, freeing the computer's serial ports for modem, printer, or AppleBus use. Thus, Hyper­Drive-equipped Macs can boot from either the hard disk or the machine's diskette. The cost of a Hyper­Drive is $2195 (without RAM upgrade). General Computer Co, 215 First St, Cambridge, MA 012142. Circle 301
May 14th - 15th, 1985
12:00pm - 6:00pm
Palo Alto Hyatt Hotel
4290 El Camino Real
Palo Alto, California

Northern California's only TWO-DAY event dedicated exclusively to OEMs and sophisticated end users.

Featuring the latest in:

- CAD/CAM Systems
- Graphics Systems
- Engineering Workstations
- Computers and Peripherals
- Data Communications
- Unix

Exhibiting Companies and Product Lines:

- AT & T
- Daisy
- DEC
- Fujitsu
- IBM
- Intel
- Mentor Graphics
- Metheus
- Motorola
- Perkin Elmer
- Sun Microsystems
- Tektronix
- Valid Logic
- Versatec
- and many more...

Call or write for a complimentary invitation to:

NORM DE NARDI ENTERPRISES
289 So. San Antonio Rd., Suite #204 • Los Altos, CA 94022 • (415) 941-8440
Lower bit rates stimulate low cost networking capability
The 82588 controller brings 10-Mbit/s Ethernet chip set capabilities down to the 2-Mbit/s level. The 82588 reportedly supports the IEEE 802.3 standards now under development. The IBM Network and AT&T’s StarLAN configuration loom as two important implementations of the chip. Housed in a 28-pin DIP, the device includes a programmable CSMA/CD controller, a 1- to 2-Mbit/s data encoder/decoder (supporting both NRZI and Manchester) and logic-based collision detection. The 82588 supports “buffer-chaining” memory management. The 82588 handles most functions associated with the physical and data-link layers of the Open System Interconnect model. Single-chip LAN controllers sell at $45 each in lots of 1000. Intel Corp., 3065 Bowers Ave, Santa Clara, CA 95051. Circle 302

LAN buffer links processor to master control computer
A bidirectional network buffer that links process control, shop or laboratory equipment, and a central management-analysis computer features up to 8 hours of data collection buffering. The bidirectional link on this network buffer (known as the Digital DataCollector) allows downloading of programs and instructions via user-definable commands. Networking of up to 16 devices is possible. Modular, field-expandable RS-232-C-compatible components include all necessary cabling and software. The Digital DataCollector is priced from $595 to $8000, depending on configuration. Digital Products, Inc., 600 Pleasant St, Watertown, MA 02172. Circle 303

Converter with two SNA/SDLC ports provides extensive diagnostics
An SNA/SDLC protocol converter family that permits users to add ports or configure protocols when an ASCII device is changed is called the Series 8800. Available in two models—the 8814 and the 8830—these converters have two SNA/SDLC ports emulating the IBM 3270 cluster controller. The 8814 has six ASCII ports but can expand to 12. The 8830 has eight ASCII ports and is expandable to 28. Software monitors the data stream on any connection and transmits the results to a selected port. A diagnostic program runs on command and “quick look” diagnostics are run at every reset. Common traffic control services (including assignment and requisition of passwords, automatic connect/disconnect, queuing of data when a port is in use, and automatic log-on/off) are built into the devices. Ports work at up to 19.2 Kbits/s. Prices start at under $4000. Kaufman Data Communications, Inc, 145 E Dana St, Mountain View, CA 94041. Circle 304

Basic data transportation drives Volksmodem product design
A 300/1200 baud modem with autodial/auto-answer, the Volksmodem 12 can be used on standard two-wire dial-up networks. Asynchronous operation at 300 and 1200 bits/s is offered with Bell 103/212 A compatibility. The unit is capable of full unattended operation in conjunction with stand-alone terminals and computers with RS-232 interfaces. Power is provided by a 12-Vdc, 60-mA adapter. Casing measures 4.9 x 9.8 x 1.4 in. (12.5 x 25 x 3.75 cm). The unit is priced at $299. Anchor Automation, Inc, 6913 Valjean Ave, Van Nuys, CA 91496 Circle 305

Supermicrocomputers center on a 68000 running at 10 MHz
Supermicros in the U-MAN 1000 series are 32-bit machines aimed at the single-user, mid-range market. Based on the 10-MHz 68000 processor, the systems have up to 1 Mbyte of RAM onboard, a 6809 I/O processor, dual 800-Kbyte floppies, and a 97-key keyboard. Besides two serial ports, Centronics and general-purpose 16-bit parallel ports are offered. Presently, the CP/M68K and UCSD p-system are the operating systems offered supporting languages including CBasic, Pascal MT +, C, Forth, and Cambridge Lisp. U-Microcomputers Ltd, Winstanley Industrial Estate, Long Lane, Warrington, Cheshire, WA2 8PR England. Circle 306

Large memory capacity and dual-state architecture mark big systems
Systems in the Cyber 180 series are mid-range processors with four times the base memory of previous models. Expanded base memory capability of 16 Mbytes can be upgraded to 128 Mbytes of main memory. “Dual-state” architecture is featured. This setup provides the advantages of a virtual environment for users needing very large memories, while minimizing problems associated with virtual configurations. I/O functions are isolated from CPU execution of user programs. Prices range from $760,000 to $1,575,000. Control Data Corp, PO Box 0, Minneapolis, MN 55440. Circle 307

Multi-user series offers assorted setups for Unix systems
The Elite series of Unix-based multiuser systems is powered by 68010 and 68020 microprocessors. With the addition of an Ethernet controller, Elite models function in local area network configurations. The series features both VMEbus and MultiBus architectures. The Elite 900 operates with a 16-MHz 68020; the 700 (which supports up to 21 users) with a 10- or 12-MHz 68010; the 500 with a 10- or 12-MHz 68010; and the 300 with a 10-MHz 68010. Prices begin at $9995. Brice Systems, 737 Walker Rd, PO Box 538, Great Falls, VA 22066. Circle 308
Single-board unit runs Fortn and accommodates byte-wide memories
Forth development is speeded via the Forthcard, a single-board computer. It enables users to develop Forth and assembly language programs on an STD bus-compatible card. The unit uses the 65F11 Forth chip running at 1 or 2 MHz. It supports download and compilation of code from another computer. Sixteen I/O lines can be configured as parallel I/Os, interrupt inputs, serial I/Os (asynchronous, shift register, or multiprocessor communication), or as timer/counter I/O bits. The Forthcard can configure with an optional 5-V regulator or with most STD bus-compatible memory and I/O boards. Quantity pricing starts at $299. HiTech Equipment Corp, 9560 Black Mountain Rd, San Diego, CA 92126. Circle 309

Supermicrocomputer boasts mainframe power
The 68/10 supermicrocomputer provides multitasking for up to 32 users. At the heart of the system resides a 68010 16/32-bit microprocessor that connects to a VMEbus and runs the Unix V operating system. The CPU links to a demand-paced MMU and a high speed 16-Kbyte cache memory that has a 90 percent average hit rate. Other features include a 32/64-bit IEEE floating point unit, a DMA controller, plus up to 8 Mbytes of memory. Using VLSI gate array technology, the 68/10 combines these elements to achieve 1-MIPS speeds with no wait states. The system provides two multiprotocol data links, a Centronics-compatible 8-bit parallel printer interface, and up to 32 RS-232-C serial ports. Computflex Inc, 2601 E Chapman Ave, Fullerton, CA 92631. Circle 310

Unit features 20.8-Mbyte Winchester subsystem
Designated the Micro/11-73, this system contains a 20.8-Mbyte Winchester disk subsystem with RL V22 (RL02) software compatibility and a dual 8-in. floppy. A 1-Mbyte diskette subsystem is also featured. The system is supplied with a choice of dual size 256- or 512-Kbyte RAM modules or a quad-size 1 Mbyte RAM. All memory boards sport full byte parity. The 11-73 CPU contains 8 Kbytes of cache memory, floating point instructions set, memory management, and a line frequency clock. Two RS-232 serial ports are provided. One is used as the console port. A basic system with 512-Kbyte RAM costs $13,875 with quantity discounts available. MDB Systems, Inc, 1995 N Batavia St, Orange, CA 92267. Circle 311

Desktop array processor attaches to PC, mainframe speed reported
The PC-100 is billed as a desktop array processor that can attach to the IBM PC and other machines. With a 1-Mbyte/s DMA card, the PC-100 can perform a 100 x 100 matrix multiply in 20.6 s and a 1024-point vector norm in 0.02 s. The PC-100 software library includes linear algebra, nonlinear optimization, solution of differential equations, and signal processing program. Subroutines for scientific computing are also resident. Featured are IEEE standard arithmetic operation and 1-MFLOPS speed. The desktop array processor with DMA interface card and cable, and interface software, costs $3589. Systolic Systems, Inc, 1630 Oakland Rd, San Jose, CA 95131. Circle 312

Multi-user, multitasking system boasts high Cobol throughput
The DPS 6/22 minicomputer is a multi-user system. Its central processor is augmented with a commercial instruction processor (CIP), which increases throughput of Cobol programs by executing instructions in firmware. A scientific instruction processor enhances Fortran, Basic, and Pascal performance and extends performance for Honeywell's InfoCalc electronic spreadsheet. Main memory capacity is 1.75 Mbytes, which can be doubled. Terminal and peripheral support is provided through a five-port workstation controller. All DPS 6/22 configurations include a hard-disk subsystem. With a 28-Mbyte fixed disk, a basic system costs $12,995. Honeywell Inc, 200 Smith St, Waltham, MA 02154. Circle 313

IBM-PC based microcomputer development tools!
Your IBM PC can Assemble, debug and program (EPROM) code for these popular microcomputers:

<table>
<thead>
<tr>
<th>Code</th>
<th>Quantity Pricing</th>
</tr>
</thead>
<tbody>
<tr>
<td>8096</td>
<td>$295/kit, 8088 per</td>
</tr>
<tr>
<td>8051</td>
<td>$245/kit, 8085 per</td>
</tr>
<tr>
<td>8049</td>
<td>$245/kit, 8085 per</td>
</tr>
<tr>
<td>7000</td>
<td>$245/kit, 8085 per</td>
</tr>
</tbody>
</table>

Step your code, watch registers & memory change, interrupts occur, stack push & pop. Flowgraph, auto-documents code! You set breakpoints & register traps, count machine cycles, and scan source code and symbols. Single-key commands prompt for arguments if needed. Have more fun and get more done!

debug demo diskette and manual only $39.50

Cybernetic Micro Systems
P.O. Box 3000
San Gregorio, CA 94074 U.S.A.
(415) 726-3000 • Telex 171135 Attn: Cyber
CIRCLE 110
Dual serial multimodules extend I/O capacity of Multibus systems

Serial I/O capacity on the Multibus expands via the SERX-232 module. Here, two piggyback boards provide two added serial ports to any host Multibus board with an ISBX connector. Use of a Z8530 serial communications controller allows operation in asynchronous, byte-synchronous, and bit-synchronous modes. The unit supports X.25, SDLC/HDLC, and Bisync protocols. Modules support programmable data rates from 50 baud to 38.4 kbaud. SBE, Inc, 2400 Bisso Ln, Concord, CA 94520. Circle 314

Bit-mapped compression board allows vector graphics on nonimpact printers

A board option to the Pixel 300 intelligent controller system, the BCB-300, reduces memory costs by requiring only one-half Mbyte of bit-mapped memory to output full-page graphics. This bit-mapped compression board allows complex vector graphics generation on nonimpact printers. The Pixel 300 controller system centers on the 68000 microprocessor. Based on the VMEbus, this unit has an open system architecture. The Pixel 300 board is offered for $2000 per unit in quantities of 500 or more. Electronic Machine Corp, 417 S Hill St, Los Angeles, CA 90025. Circle 315

Board lets users concurrently run 3270 and PC-DOS applications

Designed to emulate 3278 and 3279 terminals, a micro-to-mainframe communication board has unique windowing features. Emulation allows a PC to access 3270 applications while concurrently running PC applications. Named the PowerLink, this interface board enables the user to view one host session containing information from a mainframe, one PC-DOS session from the personal computer, and two electronic note-pads. Users can select 10 screen profiles with one to four windows per screen. DMA board features allow fast screen update, and quick data transfer. Multiple files may be transferred by creation of a batch file, then executed with a few keystrokes. Full international keyboard mapping comes standard. The board measures 5-in. long. Tecmar, Inc, 6225 Cochran Rd, Solon, OH 44139. Circle 316

Short card handles 3 to 8 buffered I/O channels on PCs

Providing 3 to 8 buffered TTL I/O channels, the ANC-1055 occupies a short card slot in the IBM PC, XT, or AT. Programmable interrupt circuitry monitors four of the 245 channels to generate a user-selectable, software enabled interrupt. The programs can be done in Assembly language or MS-DOS Basic. The ANC-1055 card is directly pin compatible with the Opto 22, Crydom, and Gordos lines of modular relay boards making this card appropriate for industrial applications. Unit pricing is $119. Antona Corp, 2100 S Sawtelle Blvd, W Los Angeles, CA 90025. Circle 317

Bidirectional data flow achieved in CMOS format

Designated the 54/74ACT646, a bidirectional 8-bit device in CMOS is pin compatible with existing bipolar interface circuits. The device can receive input signals and drive several interface devices. Two registers and two multiplexers are combined on this circuit. Data can be stored or transmitted via the registers, and the multiplexers, acting as switches, permit realtime data transfer or stored data transfer from one side to the other. This is a three-state noninverting device. Output drive current measures 12 mA. Operation of up to 25 MHz is achieved in the commercial temperature range. The plastic model costs $8.58 and the ceramic version costs $9.92, each in quantities of 100. Monolithic Memories, Inc, 2175 Mission College Blvd, Santa Clara, CA 95050. Circle 318

Digital controller for servo systems hooks up to Multibus

A Multibus-compatible servo digital controller handles brushless ac servomotor motion control. Commutation, velocity, and position servo-loops are precisely controlled in software. A 16-bit microcontroller is used to direct up to three motors, with a 1-ms update rate. Key features include three axes of control per card, multi-axis synchronization, and a 192-axis/host communication matrix. Continuous diagnostics are also reported. Moog Inc, Electric Motion Controls Div, E Aurora, NY 14052. Circle 319

Advanced DMA controller boosts I/O throughput

Advanced DMA controllers in the 82258 series aim at applications requiring high speed I/O processing and throughput. In operation, the 82258 uses command and data chaining features to remove I/O processing functions from the central processor. Also touted is a transfer rate of 8 Mbytes/s (when the controller combines with IAPX 286 pipelined architecture). With speed selections of 6 and 8 MHz, the controller will be available in mid-1985, with the 6-MHz version priced at $170 in quantities of 100. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051. Circle 320

Graphics processing board delivers high resolution on the Q-bus

A color display board—the QD512—sports LSI-11 Q-bus compatibility. It can operate as a 512- x 512- x 8-bit display or as the controller of a 4096- x 4096- x 8-bit system. It plugs directly into any quad Q-bus slot. Data loads into the unit by programmed I/O or by the QD512's DMA circuitry. QD512 resident data is continuously displayed on a standard monitor at a 10-MHz rate. Visible portion of the image covers 484 lines of 512 pixels each. Hardware zoom and roam functions allow rapid access to image details. Programs are called in Fortran. Image Analytics Corp, PO Box 362, Hockessin, DE 19707. Circle 321
Large scale automatic testing offered in compact unit
Functional testers in the Compact Testers family run pin-modules at 4-MHz real time. Maximum pin count lists at 352 and IEEE analog capability is reported. Memory storage via a Winchester disk drive lists at 32 Mbytes, and a 10 Mbyte streaming tape drive is included. An optional high speed data link is offered, as is a CRT for programming without interrupting test processes. The basic Compact Tester comes packaged in a 6.6 ft² bay, with prices as low as $110,000. Computer Automation, Inc, Industrial Products Div, 2181 DuPont Dr, Irvine, CA 92713. Circle 322

Programmers are optimized for logic to speed test/design process
Two logic programmers combine simple, menu-driven operating protocols with sub-2-s programming and testing. The portable units — the 60A and 60H — can each program more than 125 devices. The 60A is a multi-user tool for prototyping in the engineering lab. Used together with a personal computer and logic design software, it can form a complete design and programming station. The 60H merges capabilities of the 60S with a software and hardware interface to an automatic device handler (not included). The programmers incorporate power-down-save storage of all programming parameters, and are compatible with the ABEL logic design language and the Programmable Logic Development System. The 60A sells for $3425. The 60H sells for $4425. Data I/O Corp, 10525 Willows Rd NE, PO Box 97046, Redmond, WA 98073. Circle 323

In-circuit emulators for 8086, 8088, 68000, 68010, Z80, 80186, and other families come with emulation overlay memory and breakpoint capabilities. With the emulators priced from $4995 (for 8-bit) and $7995 (for 16-bit), a typical three-user ZAX/VAX development system (including 8- and 16-bit emulators and terminals) is priced at $56,000. Zax Corp, 2572 White Rd, Irvine, CA 92714. Circle 324

Emulator equipped with overlay memory runs on MicroVAX 1
True 32-bit universal microprocessor development derives from ZAX ICD-series in-circuit emulators linked to the DEC MicroVAX I. Development software for the ZAX/VAX combo includes C, Pascal, and PLM 86 support, manufacturer-compatible cross assemblers, and ZICE, which delivers full symbolic debugging capability, batch file control of the emulators, automatic journaling, and extensive help. In-circuit emulators for 8086, 8088, 68000, 68010, Z80, 80186, and other families come with emulation overlay memory and breakpoint capabilities. With the emulators priced from $4995 (for 8-bit) and $7995 (for 16-bit), a typical three-user ZAX/VAX development system (including 8- and 16-bit emulators and terminals) is priced at $56,000. Zax Corp, 2572 White Rd, Irvine, CA 92714. Circle 324
A booklet explains power related computer problems while presenting a line of products that include power distribution systems, constant voltage conditioners, transient voltage suppressors, and remote power switches. Digital Equipment Corp, Merrimack, NH.

Circle 410

Data on CMOS and NMOS

A special functions data manual compiles information on CMOS and NMOS products. Eleven chapters detail topics such as CMOS A-D and D-A converters, decoders and display drivers, and CMOS remote control functions. Data sheets provide complete specs for the individual circuits, including pin connections, block diagrams, testing and application information, and electrical elements. Pricing for the CMOS/NMOS manual is $1.60 in quantities of 1 to 9. Motorola, Tempe, Ariz.

Circle 411

Surface mounting and device packaging

An updated brochure recommends products for surface mounting and device packaging. Adhesives and solder pastes are covered. Electro-Science Laboratories, Inc, Pennsauken, NJ.

Circle 412

ZIF sockets

Bulletin describes zero insertion force sockets and outlines the sockets' secure locking mechanism, easy insertion, and low profile. Garry Electronics, Langhorne, Pa.

Circle 413

Messenger workstations

A 16-page color brochure explains features and benefits of PDX Messenger workstation. Designed for networking, the Messenger communicates with CPUs via SNA, X.25, and Pixnet. The machine provides 3270 host access and PC functions. Paradyne, Largo, Fla.

Circle 414

Data product details

A short brochure details housings, logic boards, keyboards, plus auxiliary cards and software for a terminal and module line. Falco Data Products, Inc, Sunnyvale, Calif.

Circle 415

Structural software

A general-purpose structural software system capable of static, dynamic, and thermal analysis is the subject of a free brochure. Developed by the Georgia Institute of Technology, the system is known as GTSTRUDL. It provides a sophisticated structural data base system for frame structures. Babcock & Wilcox, Lynchburg, Va.

Circle 416

Mainframe manufacturing software

A modular, closed-loop manufacturing and resource planning software system for mainframes is described in a 16-page system brochure. The brochure details modules that plan materials required, schedule shop floor activities, and perform costing. Software International Corp, Andover, Mass.

Circle 417

Circuit board ATE

Item introduces L210 VLSI board test system, highlighting two possible test strategies: MultiMode, for commercial VLSI and modern bus architectures, and Performance Functional Testing, which is practical for boards with custom VLSI and advanced packaging. Teradyne, Boston, Mass.

Circle 418

Full test and instrumentation line

Test and instrumentation products and accessories from Wavetek are described in a 233-page catalog. In addition to full product descriptions, the book contains a selection guide that compares instrument features. Wavetek, San Diego, Calif.

Circle 419

Configurable graphics memory

Plotter Notes series for P7550A-type products expands with a 16-page note. This application note defines configurable graphics memory, tells when and how to allocate memory, and advises you on the best use of each buffer. Hewlett-Packard Co, Palo Alto, Calif.

Circle 420

Integrated software for networking

Software developments covering systems for automated component sequencing, testing, insertion, and SMT assembly are depicted in a 12-page brochure. These integrated software tools can operate a single circuit assembly system, a network, or an automated factory. Universal Instruments Corp, Binghamton, NY.

Circle 421

Fiber optics for CAD

A fiber optic system designed specifically to remotely handle Computervision's Instaview color and monochrome CAD/CAM workstations is highlighted in a brochure that discusses the advantages of fiber optics. Artel Communications Corp, Worcester, Mass.

Circle 422

Printer choices

This 16-page brochure helps those selecting printers. Specific applications and their requirements are studied for a broad range of printers including panel and label miniprinters, as well as slip/document and column roll types. Printer Products, Boston, Mass.

Circle 423
CRT displays
Unit sales of CRT monitors will progress at a 17-percent annual clip through 1990, according to Venture Development Corp, vaulting from just over 8 million units shipped in 1983 to 25 million in 1990. In The CRT Video Display Monitor Industry through 1990, the research firm anticipates only limited displacement of the traditional CRT by emerging flat-panel screens. CRTs, the firm feels, will remain functionally superior and less expensive. The report also notes that color monitors will show sustained increases in share of both end-user and OEM shipments, primarily due to expanding demand for graphics capabilities. The study sells for $7500. Venture Development Corp, 1 Washington St, Wellesley, MA 02181. Circle 469

Hybrid circuits in Europe
Frost & Sullivan, Inc predicts that growth in the hybrid circuit market in Europe will proceed at a 35-percent average annual rate through 1989. New techniques in hybrid technology should drive the market to a $3.5 billion level by the end of the decade. (Hybrid technology is a method of assembling electronic circuits using a substrate with interconnecting tracks onto which components such as semiconductor chips can be attached.) Hybrids are gaining in importance, the 272-page analysis states, because the resistor tracks connecting components can be trimmed to required tolerances. This garners an important advantage compared to other assembly techniques. Surface-mount techniques should affect hybrids heavily, the study notes. With anticipated growth rates averaging 119 percent annually through 1989, surface mounting will eventually outstrip the two traditional hybrid techniques—thin-film and thick-film. From a 1984 base of $41 million, surface mounting will expand to nearly $2.3 billion by 1989, gaining a 57 percent market share. Surface-mount development will also increase use of automated production techniques. Thick-film circuits, which comprise the bulk of the market at present (89 percent in 1984), will remain dominant until the end of the forecast period, when that sector’s 40 percent share will be eclipsed by surface mounting. The thin-film sector will shrink, Frost & Sullivan believes, from 6 percent of the overall market, to 3 percent. The price of the report is $1750. Frost & Sullivan, Inc, 106 Fulton St, New York, NY 10038. Circle 470

Printers
The printer market has become a personal computer-driven market, according to Datek Information Services. The Printout Annual reports that 1984 sales were high, but profits were minimal. The low end dot-matrix and full-formed character serial printer segments have exhibited the best record. Last year, these two technologies accounted for 66 percent of all printer sales in the U.S. Within the serial dot-matrix printer category, 83 percent of all shipments were machines running at 180 char/s or less. Japanese suppliers have gained a large segment of the low end market, forcing domestic vendors to counter with higher performance printers as well as sourcing of low end Japanese machines. This trend is likely to continue, Datek says. The 102-page Printout Annual is available for $25. Datek Information Services, Inc, PO Box 68, Newtonville, MA 02160. Circle 471

Business software protection
For every authorized publication of business software, there is a pirated copy in circulation. This, according to Future Computing, Inc, is a major fact of life in the present software market. Basing its estimate on 45,000 questionnaire responses, Future Computing sets 50 percent as a conservative estimate of the extent of software piracy in the personal computer marketplace. Survey results are available in two reports: Office Personal Computer Software Markets and Office Personal Computers: the Customers. The surveys focus on twelve top business software packages for personal computers. Some of the products analyzed had a copy-protection feature designed to thwart unauthorized duplication, while others did not. Research indicates that copy-protected software is unlawfully used at almost the same rate as unprotected software. According to Future Computing, piracy cost the business software industry $1.3 billion in lost revenues between 1981 and 1984. Future Computing, 8111 LBJ Freeway, Dallas, TX 75251. Circle 472

Disk drives
The market for 5¼-in. “quad-density” (double-sided, double-density, 96-track/in.) disk drives will surge as business users demand increased capacity, according to International Data Corp. The group maintains that business users account for at least 80 percent of today’s storage market, and that their use of database management and graphics software mandates future disk drive storage needs. IDC predicts that half-height disks will be attractive as an interim product while OEMs await greater acceptance of sub-5¼-in. disks. International Data Corp, 5 Speen St, Framingham, MA 01701. Circle 473

IBM and mechanical CAD
With its new thrust into industrial automation, IBM will exert a greater force on all CAD/CAM markets, according to Strategic, Inc. The research group feels that the mechanical design sector should account for 55 percent of the $14 billion in revenues it foresees for worldwide CAD markets in 1989. In the last four years, IBM has experienced a mercurial rise in the CAD market share. During this period, IBM managed to double its CAD share to 25 percent and become market leader, according to Strategic. In a recent study entitled IBM’s Industrial Automation Strategy, the large market for computer integrated manufacturing (CIM), is considered. The report also looks at CIM’s importance in CAD market strategies. This report views IBM’s plans in the industrial automation sector, and identifies and analyzes the market impact. Strategic Inc, 10121 Miller Ave, PO Box 2150, Cupertino, CA 95015.
CONFERENCES

APR 29-MAY 2—Society for Information Display Symposium & Exhibit, Sheraton Twin Towers, Orlando, Fla. INFORMATION: Hildegard Hammond, 201 Varick St, New York, NY 10014. Tel: 212/620-3388

MAY 6-9—Comdex Spring, Georgia World Congress Center, Atlanta, Ga. INFORMATION: The Interface Group, Inc, 300 First St, Needham, MA 02194. Tel: 617/449-6600

MAY 13-17—Int'l Conf on Distributed Computing, The Fairmont Hotel, Denver, Colo. INFORMATION: Dr Earl Swartzlander, TRW, Defense Systems, 1 Space Park, Redondo Beach, CA 90278. Tel: 213/535-4177

MAY 14-16—Test & Measurement World Expo, San Jose Convention Center, San Jose, Calif. INFORMATION: Meg Bowen, 215 Brighton Ave, Boston, MA 02134. Tel: 617/254-1445

MAY 20-22—Custom Integrated Circuits Conf, The Portland Hilton Hotel, Portland, Ore. INFORMATION: Dr Wesley N. Grant, Sperry Computer Systems, Sperry Park, PO Box 43525, MS Y11B1, St Paul, MN 55164. Tel: 612/456-4130

MAY 20-22—Electronic Components Conf, Capital Hilton Hotel, Washington, DC. INFORMATION: Tom Pilcher, 3029 E Washington St, PO Box 372, Indianapolis, IN 46206. Tel: 317/261-1592

MAY 20-24—Dayton Convention Center, Dayton, Ohio. INFORMATION: NAECON '85, Samuel J. Rosengarten, 1445 Devoe Dr, Beavercreek, OH 45385. Tel: 513/255-4709

MAY 20-24—National Aeronautics and Electronics Conf, Dayton Convention Center, Dayton, Ohio. INFORMATION: NAECON '85, Samuel J Rosengarten, 1445 Devoe Dr, Beavercreek, OH 45385. Tel: 513/255-4709


JUNE 3-5—Eastern Design Engineering Show, Bayside Expo Center, Boston, Mass. INFORMATION: Cahners Expo Group, PO Box 3833, Stamford, CT 06905. Tel: 203/964-0000

JUNE 3-6—Robots 9, Cobo Hall, Detroit, Mich. INFORMATION: Public Relations Dept, Society of Manufacturing Engineers, PO Box 930, Dearborn, MI 48121. Tel: 313/271-0777

JUNE 9-13—Computer Vision and Pattern Recognition, Cathedral Hill Hotel, San Francisco, Calif. INFORMATION: Harry Hayman, PO Box 639, Silver Spring, MD 20901. Tel: 301/589-8140

JUNE 17-19—Int'l Conf on Computer Architecture, Boston Park Plaza Hotel, Boston, Mass. INFORMATION: Computer Architecture, PO Box 639, Silver Spring, MD 20901. Tel: 301/589-8142

JUNE 19-21—NEPCON East, Bayside Expo Center, Boston, Mass. INFORMATION: Cahners Expo Group, PO Box 5060, Des Plaines, IL 60018. Tel: 312/299-9311


JULY 15-18—National Computer Conf, McCormick Pl, Chicago, Ill. INFORMATION: Helen Mugnier, AFIPS, 1899 Preston White Dr, Reston, VA 22091. Tel: 703/620-8926

SHORT COURSES

MAY 20-22—Commercial Artificial Intelligence: Myths & Realities, Century Plaza Hotel, Los Angeles, Calif. INFORMATION: Gartner Group, Inc, PO Box 10212, Stamford, CT 06904. Tel: 203/964-0096


MAY-JULY—Various Data Communications Courses, various cities. INFORMATION: Systems Technology Forum, 9000 Fern Park Dr, Burke, VA 22015. Tel: 703/425-9441

MAY-NOV—CAD 2001: The Countdown, Dallas, Tex; Boston, Mass; London, England; San Francisco, Calif. INFORMATION: CAD Seminars, Inc, 150 E Riverside, Suite 400, Austin, TX 78704. Tel: 512/445-7342

JUNE 3-4—Artificial Intelligence in Electronic Engineering & Manufacturing, Boston, Mass. INFORMATION: IPAC, PO Box 1869, Los Gatos, CA 95031. Tel: 408/354-0700

JUNE 3-12—Knowledge-Based Machine Vision, Southeastern Massachusetts Univ, N Dartmouth, Mass. INFORMATION: Prof C H Chen, Electrical & Computer Engineering Dept, SMU, N Dartmouth, MA 02747. Tel: 617/999-8475

JUNE 13-14—Optical Storage of Information, Univ of Wisconsin, Madison, Wis. INFORMATION: Univ of Wisconsin-Extension, Dept of Engineering & Applied Science, 432 N Lake St, Madison, WI 53706. Tel: 608/262-2061

JULY 22-26—SIGGRAPH, Moscone Center, San Francisco, Calif. INFORMATION: SIGGRAPH Conf Services Office, 111 E Wacker Dr, Chicago, IL 60601. Tel: 312/644-8610
FIRST

THEN
Six 1984 Editorial Awards from the American Society of Business Press Editors (ASBPE).

AND NOW
NOT ONE BUT TWO
JESSE H. NEAL
EDITORIAL ACHIEVEMENT
AWARDS


Once again Computer Design plants its flag — and yours — on new frontiers, with not one, but two prestigious Jesse H. Neal Awards captured in a single year... an unprecedented editorial achievement.

This recognition from our peers in the American Business Press climaxes an 18-month program of intensive editorial buildup — both in staff and content. Now there can be no question about which computer magazine delivers a truly exceptional editorial environment for your advertising.

Our editorial team is bright, aggressive and experienced, known and respected throughout the industry. Their articles attract readership by the top-level system designers, the managers who must run faster than the pack, and who require the "why," not just the "how" of today's rapidly changing technology.

And beginning in July, Computer Design will provide an even greater flow of award-winning editorial that features technology forecasts, system design strategies and solutions critical to job performance. Two issues each month will give you the optimum climate and opportunity for your selling to our 100,000+ computer systems design decision makers.

It's a mission we pioneered twenty-three years ago and continue to do best.

Call Frederick A. Stanley, National Sales Manager. 1-800-225-0556. In Mass: 617/486-9501

For System Design Decision Makers A PennWell Publication

COMPUTER DESIGN

The PennWell Building 119 Russell Street Littleton, MA 01460 USA
A GUIDE TO F.C.C. EQUIPMENT AUTHORIZATIONS
(Second Edition)
by Willmar K. Roberts, Chris M. Kendall, and James S. Hill

The purpose of this second edition is to provide useful information concerning the administrative and technical aspects of the Federal Communications Commission's Equipment Authorization Program. Here in one volume is the important information to deal with this program. The new Verification and Notification procedures are explained and there is advice on how to set up a test site, what instrumentation to use, and what measurements are required.

$79.50 Postpaid Circle 445

DATA NETWORK DESIGN STRATEGIES
by Raymond Sarch, Data Communications, New York

Providing comprehensive "how to" information on the design, implementation, and effective management of data networks, this superbly organized book provides practical help in the four major areas of network design—architecture, implementation, management, and economics. The book has full, detailed coverage of such topics as standards...software packages...modeling and simulation...maintenance...security...and financial consideration.

$24.95 Circle 447

NEW DIGITAL TROUBLESHOOTING TECHNIQUES
by Robert G. Middleton

Discover how various digital circuits operate and the troubleshooting aspects of each one. Dozens of schematic drawings guide you step-by-step. Many are presented in semi-chart form, so they can practically figure out the problem and its source for you. You see how to—

• build a low-cost, efficient charge-storage probe you can use for most digital logic circuitry.
• check direction of data flow with your DVM
• make a simple two-tone logic-level probe that frees you from watching LED indicators
• build a piezo buzzer quick-checker, and much more.

$24.95 Circle 447

ARTIFICIAL INTELLIGENCE: An MIT Perspective
edited by Patrick Henry Winston and Richard Henry Brown

Volume 1: Expert Problem Solving, Natural Language Understanding and Intelligent Computer Coaches, Representation and Learning


$15.00 Per Volume Circle 449

HOW TO ORDER:
15-DAY FREE EXAMINATION
(U.S. AND CANADA ONLY)

Simply circle the appropriate number(s) on the Reader Inquiry Card at the back of this magazine. Your book will be sent to you for your 15-day free trial. If you are satisfied keep the book and an invoice will follow. Otherwise return the book by the end of the 15-day period, and owe nothing.
6800/6809 Micro Modules

FOR SALE!

Like new HP 9836A Desktop Computer $9,550.00

Includes 128K RAM, HP Basic 1.0, and HP-IB interface. Many units are less than one year old. And you can get 256K memory boards at $/ price when you buy a system! Subject to prior sale. 30 DAY WARRANTY! Call (800) 225-1008, in Mass. (617) 938-0900 — or (800) 227-8409, in Calif. (818) 887-4000.

HARRIS 800 MINICOMPUTER SYSTEM

FOR SALE: "AS IS, WHERE IS"

H800 Processor, including:
- 384 KB Error Correcting Memory
- 1 GB Virtual Memory
- Hardware Floating Point Processor
- Maintenance Aid Processor
- 16 Priority Interrupts
- VULCAN Operating System
- Two 19" Cabinets/22 Slot Chassis
- 960 KB Error Correcting MOS Memory Module
- 300 MB High Capacity Storage
- Module Drive/Controller
- DMA Communication Processor
- 4 Beehive Micro Bee II Terminals
- 300 Mbyte Drive/Controller

Asking price: $60,000. Three year old system under continuous maintenance by Harris. Send inquiries/offers to: Director of Administration/Services, 410 Latimer, College of Chemistry, University of California, Berkeley, California 94720.

MATRIXED DIRECT MAIL LIST

The most Precise, most Versatile, Cross-Matrixed list of computer Based Systems Designers ever offered for bulk or custom selection. You can rent the entire list, or pinpoint the exact engineers you want to reach. NEW 48-HOUR EXPRESS PROCESSING.

For details, contact Bob Dromgoole at COMPUTER DESIGN, 119 Russell St, Littleton, MA 01460. Tel: (800)225-0556. In MA: (617)486-9501.

6800/6809 MICROCOMPUTER MODULES for dedicated control and monitoring. Interfaces for sensors, transducers, analog signals, solenoids, relays, lamps, pumps, motors, keyboards, displays, IEEE-488, serial I/O, floppy disks.

CMOS Z80A CPU

64K RAM, up to 128K bytes EPROM. DMA support of any mix of 4 floppy drives (8, 5.25, 3.5 inch). EPROM based debugger and standard OS available. 4 Serial ports, nVRAM configuration tables and diagnostic LEDs. Available without FDC for EPROM based applications, 100 by 160mm Eurocard. Heritage Systems Corporation, P.O. Box 10588, Greensboro, NC 27404 919/274-4818.

280A SBC with EPROM based OS

MATRIXED DIRECT MAIL LIST

1MHz Z8000™ PERFORMANCE

In addition to 1 MHz, the NEW MBx8000 SBC features a single width SBOX connector for adding standard expansion modules, such as the SBSx/FDC Floppy Controller. MBx8000 maintains all the capabilities of its predecessor, the MB8000: Z8000 1, Z8002 CPU; 4/6/10 MHz; 32K/128K/512K DRAM; up to 48K static RAM or EPROM; up to 128K EPROM; 2 RS-232 ports; 40 parallel I/O lines; six 16-bit counter-timers; etc. Z8000™ Zilog.

SINGLE BOARD SOLUTIONS, 7669 Rainbow Drive, Cupertino, CA 95014. (408) 253-0181.

GENERATE CIRCLE 476

HARRIS 800 MINICOMPUTER SYSTEM

FOR SALE: "AS IS, WHERE IS"

H800 Processor, including:
- 384 KB Error Correcting Memory
- 1 GB Virtual Memory
- Hardware Floating Point Processor
- Maintenance Aid Processor
- 16 Priority Interrupts
- VULCAN Operating System
- Two 19" Cabinets/22 Slot Chassis
- 960 KB Error Correcting MOS Memory Module
- 300 MB High Capacity Storage
- Module Drive/Controller
- DMA Communication Processor
- 4 Beehive Micro Bee II Terminals
- 300 Mbyte Drive/Controller

Asking price: $60,000. Three year old system under continuous maintenance by Harris. Send inquiries/offers to: Director of Administration/Services, 410 Latimer, College of Chemistry, University of California, Berkeley, California 94720.

MATRIXED DIRECT MAIL LIST

The most Precise, most Versatile, Cross-Matrixed list of computer Based Systems Designers ever offered for bulk or custom selection. You can rent the entire list, or pinpoint the exact engineers you want to reach. NEW 48-HOUR EXPRESS PROCESSING.

For details, contact Bob Dromgoole at COMPUTER DESIGN, 119 Russell St, Littleton, MA 01460. Tel: (800)225-0556. In MA: (617)486-9501.
<table>
<thead>
<tr>
<th>Company Name</th>
<th>Page(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Able Computer</td>
<td>153</td>
</tr>
<tr>
<td>ACDC Electronics</td>
<td>40</td>
</tr>
<tr>
<td>ACM/Siggraph</td>
<td>195</td>
</tr>
<tr>
<td>Advanced Interconnections</td>
<td>185</td>
</tr>
<tr>
<td>Advanced Micro Devices</td>
<td>C2, 38, 39</td>
</tr>
<tr>
<td>American Magnetics Corp</td>
<td>138</td>
</tr>
<tr>
<td>AMP</td>
<td>62, 63</td>
</tr>
<tr>
<td>Amphenol Products, an Allied Co.</td>
<td>84, 85</td>
</tr>
<tr>
<td>Aries Electronics</td>
<td>185</td>
</tr>
<tr>
<td>Asea Hafo</td>
<td>168</td>
</tr>
<tr>
<td>AT&amp;T Information Systems</td>
<td>96, 97</td>
</tr>
<tr>
<td>AT&amp;T Technologies</td>
<td>22, 23</td>
</tr>
<tr>
<td>Audiotronics Corp</td>
<td>145</td>
</tr>
<tr>
<td>Augat</td>
<td>4, 5</td>
</tr>
<tr>
<td>Auscom</td>
<td>171</td>
</tr>
<tr>
<td>BICC-Vero Electronics Ltd</td>
<td>123</td>
</tr>
<tr>
<td>Burr-Brown Corp</td>
<td>79</td>
</tr>
<tr>
<td>Calay Systems</td>
<td>72, 73</td>
</tr>
<tr>
<td>California Computer Show</td>
<td>203</td>
</tr>
<tr>
<td>Carroll Touch Technology</td>
<td>107</td>
</tr>
<tr>
<td>Central Data Corp</td>
<td>155</td>
</tr>
<tr>
<td>Chrislin Industries</td>
<td>.95</td>
</tr>
<tr>
<td>Conrac Corp</td>
<td>114, 115</td>
</tr>
<tr>
<td>Cubil</td>
<td>111</td>
</tr>
<tr>
<td>Cybernetic Micro Systems</td>
<td>205</td>
</tr>
<tr>
<td>Data Delay Devices</td>
<td>16</td>
</tr>
<tr>
<td>Data Translation</td>
<td>32</td>
</tr>
<tr>
<td>Dialog</td>
<td>100</td>
</tr>
<tr>
<td>Digi-Data Corp</td>
<td>192</td>
</tr>
<tr>
<td>Digital Sound Corp</td>
<td>51</td>
</tr>
<tr>
<td>Digital Switch Corp</td>
<td>218</td>
</tr>
<tr>
<td>Dual Systems</td>
<td>93</td>
</tr>
<tr>
<td>Elpac Power Systems</td>
<td>43</td>
</tr>
<tr>
<td>Emulex Corp</td>
<td>126, 127</td>
</tr>
<tr>
<td>Esprit Systems</td>
<td>86, 87</td>
</tr>
<tr>
<td>Floating Point Systems</td>
<td>164, 165</td>
</tr>
<tr>
<td>John Fluke Manufacturing Co</td>
<td>17</td>
</tr>
<tr>
<td>Forth</td>
<td>194</td>
</tr>
<tr>
<td>Fujitsu Microelectronics</td>
<td>20, 21</td>
</tr>
<tr>
<td>Future Data Systems</td>
<td>9</td>
</tr>
<tr>
<td>FutureNet</td>
<td>C4</td>
</tr>
<tr>
<td>GCA Corp/Burlington Div</td>
<td>C3</td>
</tr>
<tr>
<td>General Electric</td>
<td>24</td>
</tr>
<tr>
<td>General Power Systems</td>
<td>109</td>
</tr>
<tr>
<td>Genstar REI</td>
<td>213</td>
</tr>
<tr>
<td>Gould/Computer Systems Div</td>
<td>12</td>
</tr>
<tr>
<td>Gould/Design &amp; Test Systems Div</td>
<td>49-58</td>
</tr>
<tr>
<td>Gould/Imaging &amp; Graphics Div</td>
<td>74</td>
</tr>
<tr>
<td>Graphic Strategies</td>
<td>92</td>
</tr>
<tr>
<td>Grumman Aerospace Corp</td>
<td>216</td>
</tr>
<tr>
<td>Harris Microwave Semiconductor</td>
<td>133</td>
</tr>
<tr>
<td>Heritage Systems</td>
<td>213</td>
</tr>
<tr>
<td>Heurikon Corp</td>
<td>148</td>
</tr>
<tr>
<td>Hewlett-Packard</td>
<td>14, 15, 28, 29, 70, 71</td>
</tr>
<tr>
<td>Honeywell</td>
<td>37</td>
</tr>
<tr>
<td>Hughes Aircraft Co</td>
<td>217</td>
</tr>
<tr>
<td>Hytec Microsystems</td>
<td>16</td>
</tr>
<tr>
<td>Ikegami Electronics USA</td>
<td>67</td>
</tr>
<tr>
<td>Industrial Programming</td>
<td>181</td>
</tr>
<tr>
<td>Innovative Research</td>
<td>213</td>
</tr>
<tr>
<td>Iomega Corp</td>
<td>131</td>
</tr>
<tr>
<td>ITT/Shadow</td>
<td>66</td>
</tr>
<tr>
<td>Kec Electronics</td>
<td>45</td>
</tr>
<tr>
<td>Kennedy Co</td>
<td>1</td>
</tr>
<tr>
<td>Kontron Electronics</td>
<td>81</td>
</tr>
<tr>
<td>LaPine Technology</td>
<td>102</td>
</tr>
<tr>
<td>MDB Systems</td>
<td>128</td>
</tr>
<tr>
<td>Measurement Systems</td>
<td>198</td>
</tr>
<tr>
<td>Megatek Corp</td>
<td>77, 186</td>
</tr>
<tr>
<td>Mentor Graphics Corp</td>
<td>30, 31</td>
</tr>
<tr>
<td>Metacomputer</td>
<td>68</td>
</tr>
<tr>
<td>Microprocessors Unlimited</td>
<td>213</td>
</tr>
<tr>
<td>Microtec Research</td>
<td>26</td>
</tr>
<tr>
<td>Microtek Lab</td>
<td>161</td>
</tr>
<tr>
<td>Mostek Corp</td>
<td>120, 178</td>
</tr>
<tr>
<td>Motorola Semiconductor</td>
<td>27</td>
</tr>
<tr>
<td>National Semiconductor Corp</td>
<td>18, 19</td>
</tr>
<tr>
<td>Navtel Ltd.</td>
<td>142</td>
</tr>
<tr>
<td>*NCR Corp</td>
<td>47</td>
</tr>
<tr>
<td>NEC Electronics USA</td>
<td>82, 83</td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>118, 119</td>
</tr>
<tr>
<td>Northwest Instrument Systems</td>
<td>156</td>
</tr>
<tr>
<td>Oasis</td>
<td>197, 199</td>
</tr>
<tr>
<td>Optimal Technology</td>
<td>213</td>
</tr>
<tr>
<td>Pacific Microcomputers</td>
<td>202</td>
</tr>
<tr>
<td>Panasonic</td>
<td>181</td>
</tr>
<tr>
<td>Philips Test &amp; Measuring Instruments</td>
<td>135</td>
</tr>
<tr>
<td>Philips Test &amp; Measuring Instruments</td>
<td>67</td>
</tr>
<tr>
<td>Plessey Microsystems</td>
<td>163</td>
</tr>
<tr>
<td>Proten Associates</td>
<td>177</td>
</tr>
<tr>
<td>RTCS</td>
<td>91</td>
</tr>
<tr>
<td>SBE</td>
<td>200</td>
</tr>
<tr>
<td>Simpact Associates</td>
<td>113</td>
</tr>
<tr>
<td>Single Board Solutions</td>
<td>213</td>
</tr>
<tr>
<td>Sophia Computer Systems</td>
<td>C2, 38, 39</td>
</tr>
<tr>
<td>Standard Microsystems</td>
<td>175</td>
</tr>
<tr>
<td>Stewart Warner Corp</td>
<td>207</td>
</tr>
<tr>
<td>Targa Electronics Systems</td>
<td>46</td>
</tr>
<tr>
<td>Teleybyte Technology</td>
<td>89</td>
</tr>
<tr>
<td>Thomas &amp; Betts Corp</td>
<td>116, 117</td>
</tr>
<tr>
<td>Toshiba America</td>
<td>98, 99, 166, 167</td>
</tr>
<tr>
<td>United Detector Technology</td>
<td>88</td>
</tr>
<tr>
<td>Universal Data Systems</td>
<td>64</td>
</tr>
<tr>
<td>University of California</td>
<td>213</td>
</tr>
<tr>
<td>Wintek Corp</td>
<td>213</td>
</tr>
<tr>
<td>Wyse Technology</td>
<td>89</td>
</tr>
<tr>
<td>Xycom</td>
<td>147</td>
</tr>
<tr>
<td>Yanjen Electronic Co Ltd</td>
<td>80</td>
</tr>
<tr>
<td>Zax Corp</td>
<td>11</td>
</tr>
</tbody>
</table>

The AD INDEX is published as a service. The publisher does not assume any liability for errors or omission.
When workers aren't there, business doesn't work.

Cancer strikes 120,000 people in our work force every year. Although no dollar value can ever be placed on a human life, the fact remains that our economy loses more than $10 billion in earnings every year that cancer victims would have generated. Earnings they might still be generating if they had known the simple facts on how to protect themselves from cancer.

Now you can do something to protect your employees, your company, and yourself...call your local unit of the American Cancer Society and ask for their free pamphlet, "Helping Your Employees to Protect Themselves Against Cancer." Start your company on a policy of good health today!
At Grumman Aerospace, we're looking for a very special part of your mind. Something more than the creative part. Something in addition to the analytical part. Something beyond even the part that contains the stored up knowledge of years of advanced software, electronics, or systems engineering experience.

It's the part you save for something you love.

The part that reaches beyond limits. Bends the rules. And never stops pushing—achievement after achievement.

At Grumman Aerospace we're looking for that piece of mind that never rests.

Grumman Aerospace offers excellent salaries coupled with fully paid individual benefits packages, including relocation, vacation, health, dental, tuition reimbursement, and a deferred compensation option investment plan.

If you're looking for a job that will challenge your creative and technical skills, send your resume, in strictest confidence to: Director of Employment, Dept. PRP, Grumman Aerospace Corporation, Mail Stop CO7-111, Bethpage, N.Y. 11714.
If it Wasn’t Important, We Wouldn’t Ask You to Do It

Every year, Computer Design’s 95,000 subscribers fill in the most detailed qualification form required by any magazine in the world. Why? Because this form tells us who you are, where you are, what your functions are, what your company does and what you do. It tells us the kinds of projects you are working on, the kind of products you deal with, and where they are used. It becomes the starting point in planning our editorial program.

The information you provide helps us to select the kinds of features, special reports and surveys that will be of immediate, practical use to designers of computer based systems.

The other side of the coin is the value advertisers place on circulation as a major criterion in media selection. As everyone knows, the more advertising pages we carry, the more editorial pages we can provide to you without cost. The bottom line is a better magazine that can speak your special kind of technical language, page after page, issue after issue.

Hughes Missile Systems in Tucson currently has exceptional career opportunities for you to become one of the people behind the sophisticated missile technologies of tomorrow.

We currently have several positions available in our Test Equipment Software Engineering Department. You will work as part of an engineering team to develop software for automated test equipment and related computer systems to test all levels of complexity of electrical assemblies—from hybrid microelectronics to fully assembled guided missiles. You should be experienced in minicomputer/microprocessor applications and be able to handle a wide range of software designs including all phases of software engineering. Basic knowledge of digital/analog circuitry and instrumentation is highly desirable. All positions require experience with FORTRAN, BASIC, Pascal and/or Assembly language. A BSCS/BSEE or equivalent is required.

To reach our Professional Employment Staff call toll-free at (800) 528-4927 or send your resume to: Hughes Missile Systems, Professional Employment, Dept. DC-4, P.O. Box 11337, Tucson, AZ 85734. Proof of U.S. Citizenship Required. Equal Opportunity Employer.
The explosive growth of telecommunications, and the many technological advancements supporting this growth, are in a large measure the result of advances in digital switching technology. At Digital Switch Corporation, we are committed to taking on the challenges this age of communication has created by providing state-of-the-art switching systems adaptable to the most advanced techniques of information exchange.

Working within our Development group, responsibilities will include establishing system and subsystem R&M specs and design review standards, as well as system stress criteria. Will also establish component derating criteria, system level requirements and a computer design data base. The qualified candidates will be responsible for attending design reviews, managing corrective action plans, handling fault insertion tests as well as software and hardware stress tests. Knowledge of systems and subsystem level stress tests required. Other duties include analyzing systems reliability data, reliability improvement and field performance on new designs.

We currently have a variety of openings at all levels, including management and senior professional positions. Telecommunications industry background preferred.

Digital Switch Corporation is a prime example of the companies that will take America into the next century. We offer outstanding technical resources, recognize ability, and reward it fast. Become an integral part of an important new team at Digital Switch. To find out more about this exciting opportunity, direct your résumé to: Staffing Manager, Dept. RE, Digital Switch Corporation, PO. Box 35144, Dallas, TX 75235.

equal opportunity employer

Digital Switch Corporation
Four new laser-based optical inspection systems offer high speed detection on magnetic media and other surfaces.

Our new laser-based, on-line intelligent inspection systems allow non-contact, automatic, high throughput inspection of disks, webs, cylinders, and glass plates. Each system includes an intelligent programmable controller, automatic handling of the inspected product, and automatic reporting to a local display/printer.

Systems available include: GCA DISKAN-1000™ for post-burnished and pre-jacketed floppy disks • GCA DISKAN-5000™ for rigid disks including substrates, soft coated, plated, thin film, and final end products • GCA WEBSKAN-1000™ for floppy disk webs prior to punching • GCA-DRUMSKAN-1000™ for precision ground cylinders and coated drums.

For further information, call or write to the Marketing Manager for Laser Inspection Systems.

CIRCULAR 113

DASH-2: Our Enhanced Schematic Designer
Now DASH-2 makes you even more productive at schematic design and documentation with new software enhancements.

Our DASH-2 “Graduate” gives you:
• Tag and Drag
• Real Time Rubber Banding
• Snap To Closest Pin
• Area Definition Using The Mouse
• Auto Pan
• Multi-Level Zoom
• Window Defined Save
• On-Line Help Screen
• On-Line Parts Selection, and
• Execute DOS Commands.

Our DASH translators interface with virtually all CAD systems, giving you a growth path to your present and future CAE tools. And DASH-2 hierarchical STRIDES option allows you to handle complex problems and VLSI designs with ease.

DASH-CADAT: Our New Logic Simulator
DASH-CADAT is the first high performance logic simulator to operate with the IBM XT or AT. It does as much as most mainframe simulators at just 1/10th the cost.

With DASH-CADAT, you can verify the performance of complex logic designs of up to 10,000 gates right at your desk. With DASH's communications link to mainframes, designs of nearly any size can be simulated.

Our extensive library of 100 primitives gets you started quickly for both VLSI and PCB designs. Our optional concurrent DASH-FAULTSIM permits you to verify test vectors and analyze fault coverage.

Our Graduates Work Cheap
DASH-2 is only about $6,000 (U.S. price). Complete systems including the IBM computer and printer cost less than $10,000. If you already own a DASH-1, you can update it to DASH-2 in the field for next to nothing. DASH-CADAT is priced under $10,000, with DASH-FAULTSIM an affordable $5,000 option, mere fractions of mainframe simulator prices. If you're designing schematics or VLSI, you should let our graduates help. Phone or write for the whole DASH story.

Productivity of the Future... today.

FutureNet, DASH and STRIDES are trademarks of FutureNet Corporation. IBM is a registered trademark of the IBM Corporation. CADAT is a trademark of HHB Softron, Inc.

DASH CAD Translators (Partial List): APPLICON, CADAM, CADAT, CALY, CBDS, COMPUTERVERSIOON, GERBER, RACAL-REDAC, SCICARDS, TEGAS.

FutureNet Corporation • 6709 Independence Avenue
Canoga Park, CA 91303 • TWX: 910-494-2681
(818) 700-0691

A subsidiary of DATA I/O Corporation

Rent or Lease from:
United States Instrument Rentals, Inc.

CIRCLE 114