two of the world's finest crafted products

one of them, controllers from western peripherals

Universal Tape Controllers
- Software compatible for PDP-11*, NOVA**, & Interdata.
- Embedded design.
- 9 Trk 800/1600 bpi, 7 Trk 200/556/800 bpi intermixed.
- 12.5 to 125 ips, any two speeds.
- NRZ and PE formats.

Universal Disc Controllers
- Software compatible for PDP-11 & NOVA.
- Embedded design.
- Top Load (5440) & Front Load (2315).
- Up to 20 mb per drive.
- Media compatibility.

*Trade name of Digital Equipment Corp.
**Trade name of Data General Corp.
The Class of '77

It's the Kennedy 9000 Series Digital Tape Transports —
the culmination of years of experience in defining,
designing and refining a product line. All Kennedy
Tape Transports possess features found in no other
line — features such as front accessible off-line
test panel, linear non-contact (Mag Pot) position
sensor, interchangeable electronics and capacitive
linear-loop sensing on our vacuum column machines.
Performance is equally impressive, with data
transfer rates to 200KHz and tape speeds to 125 ips.
But features and performance are only part of the story.
Kennedy products have always been designed and
built to be the finest in the field.
We call it class. So will you.

KENNEDY CO.
540 W. WOODBURY RD., ALTADENA, CALIF. 91001
(213) 798-0953

CIRCLE 2 ON INQUIRY CARD

KENNEDY QUALITY COUNT ON IT
THE NEW TALLY T-2000 LINE PRINTER

Added Value
Lower Prices

Tally's made a good thing better. Put Tally's 1978 Model T-2000 Line Printer next to a 1976 version, and it's easy to see the improvements have been made under the hood. Instead of experimenting with unproven technologies, we've concentrated on improving the proven performance of comb matrix printing.

CIRCLE 3 ON INQUIRY CARD

Call Tally today.

Here's a sampling of what's new: Simplified power supply consumes less power. The unit is structurally stronger, yet lighter in weight. Improved air flow lets the unit run cooler. Service accessibility has been improved again. In fact, the mean time to repair has been cut in half. Improved reliability and longer life. Increased MTBF with no preventive maintenance; no other line printer can match it! All these benefits have been achieved at lower cost which means lower prices. Now you can afford Tally quality.

TALLY

OEM SALES OFFICES
Boston (617) 272-8070
New York (516) 694-8444
Chicago (312) 325-9788
Los Angeles (213) 376-0805
Miami (305) 665-5751
San Jose (408) 247-0897
Washington, D.C. (703) 471-1145
San Antonio (512) 733-8153
Seattle (206) 251-6730

BUSINESS SYSTEMS SALES
Orinda, CA (415) 254-8590
FEATURES

CURRENT SEMICONDUCTOR MEMORIES 115
by Eugene R. Hnatek
Available semiconductor memories offer a multitude of categories, capabilities, and costs that greatly impact computer system configuration and performance. Design guidelines equate memory technology with specific applications for balanced speed, power dissipation, and price

ADVANCED MINICOMPUTER DESIGNED BY TEAM EVALUATION OF HARDWARE/SOFTWARE TRADEOFFS 129
by Peter F. Conklin and David P. Ruogers
Fundamental principles used by hardware and software engineers to refine the design of a progressive minicomputer are explored, together with the decision-making process and justifications for choices

APPLICATIONS OF VECTOR PROCESSING 139
by Lee Higbie
Vector signal processing—iterative operations on sets of ordered data as performed on a very powerful supercomputer—results in extremely high processing rates (millions of operations per second). Common computational procedures, algorithms, and processing are described to illustrate the application capabilities of parallel vector techniques

DIGITAL DISPLAY OF STEPPER MOTOR ROTATION 147
by Hao-Yung Lo
Slow and deliberate incremental steps or precision start-stop movements of a stepper motor shaft are monitored by a simple, flexible, and inexpensive digital display circuit

ONE-STEP PROGRAMMABLE ARBITERS FOR MULTIPROCESSORS 154
by K. Søé Højberg
A synchronous state arbiter design can be implemented to handle asynchronous request signals for use with a shared resource in accordance with programmed arbiter structure and priority rules

CONFERENCES

ELECTRO '78 86
Product exhibitions and a diverse technical program consisting of 34 sessions highlight this year's conference which will focus on here-and-now trends, needs, and applications as well as high technology electronics products, systems, and advances

MINI/MICRO '78 102
Mini/Micro Computer Conference and Exposition will include two special seminars in addition to 24 regular conference sessions which will incorporate topics such as software development, distributed processing, troubleshooting, computer graphics, and small business systems
DATA GENERAL interface... from MDB

General Purpose Logic Modules
Peripheral Device Controllers • Communications Interfaces
Chassis Assemblies • Power Supplies

When it comes to Data General interface, MDB has it:

☐ General Purpose Interfaces
  GPIO features include interface logic with wirewrap portion for 105 devices of any DIP configuration, four 16-bit I/O registers and Data Channel Connection with sync and request logic

☐ Device Controllers for most major manufacturer's
  Printers
  Card equipment

☐ Communications/Terminal Modules
  Multiple I/O board for two TTY and/or RS232 Controllers; other options include Real Time Clock and Modern Control
  Multiplexor, four or eight channel with full modem control; Nova* 4060 compatible with additional program controlled features. Optional multiplexor panel provides for 25-pin connectors for each channel

☐ Chassis Assemblies
  Front loading expansion chassis, six slots with 3/4” spacing
  Terminator Modules
  Extender Board

☐ Power Supplies
  MDB interface products always equal or exceed the host manufacturer's specifications and performance for a similar interface. MDB interfaces are completely software transparent to the host computer. MDB products are competitively priced, delivery is 14 days ARO or sooner.

MDB places an unconditional one year warranty on its controllers and tested products. Replacement boards are shipped by air within twenty-four hours of notification. Our service policy is exchange and return.

MDB also supplies interface modules for PDP*-11, LSI-11, and Interdata computers. Product literature kits are complete with pricing.

MDB SYSTEMS INC.
1995 N. Batavia Street
Orange, California 92665
714-998-6900
TWX: 910-593-1339

*TM's Data General Corp & Digital Equipment Corp.
CHECK THE IMPRESSIVE FEATURES ON INTEGRAL'S NEW IP-125 IMPACT PRINTER

ONLY $799

Complete, ready-to-operate... the first impact printer to offer big printer performance at a mini-printer cost.

Write for complete information or call (617) 926-1011

INTEGRAL DATA SYSTEMS INC
8 BRIDGE STREET
WATERTOWN, MASS. 02172

... AND FOR VERY LITTLE MORE

- Line lengths to 132 columns
- Instantaneous print rate to 165 characters per second
- Sustained throughput to 80 characters per second
- Print densities of 8.3, 10, 12 and 16.5 characters per inch
- Options program selectable by control codes
- Full CRT screen size multiline buffer (2048 characters)
- Special set of graphic symbols
- Graphics mode dot plotting
- Form feed control
- Eight switch selectable form sizes
- Automatic page boundary skip
- Remote printer selection/deselection
- Automatic line feed on carriage return

IP-225
"The Tractor Impact"
only $949

the pin feed version of the IP-125 with tractor drive forms control plus all the standard features of the IP-125.

CIRCLE 8 ON INQUIRY CARD
CONFERENCES

APR 18-20—Mini/Micro Computer Conf and Expo, Philadelphia, Pa. INFORMATION: Robert D. Rankin, 5528 E LaPalma Ave, Suite 1, Anaheim, CA 92807. Tel: (714) 528-2400

APR 28-30—PERCOMP '78, Long Beach Conv Ctr, Long Beach, Calif. INFORMATION: Royal Exhibition Mgmt Corp, 1833 E 17th St, Suite 108, Santa Ana, CA 92701. Tel: (714) 973-0880

MAY 10-12—3rd Internat'l Conf on Software Engineering, Hyatt Regency Hotel, Atlanta, Ga. INFORMATION: Harry Hayman, PO Box 639, Silver Spring, MD 20901. Tel: (301) 439-7077

MAY 15-17—Data Entry Conf, Jack Tar Hotel, San Francisco, Calif. INFORMATION: Dept PR, A11E Seminars, PO Box 3737, Santa Monica, CA 90403. Tel: (213) 450-0500

MAY 17-19—IEEE Internat'l Sym on Circuits and Systems, Roosevelt Hotel, New York, NY. INFORMATION: Dr Kenneth R. Laker, Bell Laboratories, Holmdel, NJ 07733. Tel: (201) 949-5075

MAY 18—Trends and Applications: Distributed Processing, Gaithersburg, Md. INFORMATION: Distributed Processing, PO Box 639, Silver Springs, MD 20901

MAY 19-21—Personal and Small Business Computer Expo—"South," Exposition Pk, Orlando, Fla. INFORMATION: Felsburg Associates, Inc, 12203 Raritan Ln, PO Box 735, Bowie, MD 20715. Tel: (301) 262-0305

MAY 22-23—Lightwave Communication Trade Show, Park Plaza Hotel, Boston, Mass. INFORMATION: Fiber Optic Con, c/o Conventions, Inc, 11 Newbury St, Boston, MA 02116. Tel: (617) 267-0055

MAY 22-25—2nd Minnesota Electronics Manufacturing and Assembly Conf and Expo (Minnet 11), St Paul Civic Ctr, St Paul, Minn. INFORMATION: Kevin Miller, Society of Manufacturing Engineers, 20501 Ford Rd, PO Box 930, Dearborn, MI 48128. Tel: (313) 271-1500, X417

MAY 22-26—7th Annual Sym on Incremental Motion Control Systems and Devices, Hyatt Regency O'Hare, Chicago, Ill. INFORMATION: Prof B. C. Kuo, Dept of Electrical Engineering, U of Illinois at Urbana-Champaign, Urbana, IL 61801. Tel: (217) 333-4341

MAY 23-25—ELECTRO '78, Boston Sheraton, Hynes Auditorium, Boston, Mass. INFORMATION: W. C. Weber, Jr, IEEE ELECTRO, 31 Channing St, Newton, MA 02158. Tel: (617) 527-5151

MAY 24-26—8th Internat'l Sym on Multiple Valued Logic, Sheraton O'Hare Motor Hotel, Chicago, Ill. INFORMATION: A. S. Wojcik, Dept of Computer Science, Illinois Institute of Technology, Chicago, IL 60616. Tel: (312) 567-5153

JUNE 4-7—Internat'l Conf on Communications, Sheraton Hotel, Tokyo, Ontario, Canada. INFORMATION: F. J. Heath, Power System Operation Dept, Ontario Hydro Electric System Power, 700 University Ave, Toronto M5G 1X6, Canada


JUNE 5-8—1978 Nat'l Computer Conf (NCC), Anaheim Conv Ctr, The Disneyland Hotel Comp, Anaheim, Calif. INFORMATION: AIPS, 210 Summit Ave, Montvale, NJ 07645. Tel: (201) 291-9810

JUNE 12-13—Microcomputer-Based Instrumentation Sym, Nat'l Bureau of Standards, Gaithersburg, Md. INFORMATION: Dr Helmut Hellwig, Nat'l Bureau of Standards, Rm A-1002 Administration, Washington, DC 20234. Tel: (301) 921-3181


JUNE 21-23—Internat'l Sym on Fault Tolerant Computing, Toulouse, France. INFORMATION: IEEE Computer Society, PO Box 639, Silver Spring, MD 20901

JUNE 26-28—Design Automation Conf, Las Vegas, Nev. INFORMATION: Harry Hayman, PO Box 639, Silver Spring, MD 20901

JUNE 26-28—36th Annual Device Research Conf, U of California, Santa Barbara, Calif. INFORMATION: Dr James C. McGrady, 1978 SRC Chm, IBM T. J. Watson Research Ctr, Yorktown Heights, NY 10598. Tel: (914) 945-1228

AUG 6-9—3rd Jerusalem Conf on Information Technology (JCIT), Jerusalem, Israel. INFORMATION: Anthony Ralston, SUNY at Buffalo, 4226 Ridge Lea Rd, Amherst, NY 14226

AUG 28-SEP 1—8th Australian Computer Conf, Canberra, Australia. INFORMATION: ACS-8 Programme Committee, PO Box 448, Canberra, ACT 2601, Australia


SEMINARS

MAY 22-24 and JUNE 12-14—Plastic Part Design, Holiday Inn, San Francisco Airport, San Francisco, Calif; and Holiday Inn/ O'Hare-Kennedy, Chicago, Ill. INFORMATION: Plastic Design Form Seminars, 1701 N Damen Ave, Chicago, IL 60647. Tel: (312) 276-9111

JUNE 13-15—Automated Testing For Electronics Manufacturing (ATE) Seminar/Exhibit, Boston Park Plaza Hotel, Boston, Mass. INFORMATION: Sheila Goggin, ATE Seminar/Exhibit Coordinator, Circuits Manufacturing Magazine, 1050 Commonwealth Ave, Boston, MA 02215. Tel: (617) 232-5470

SHORT COURSES


MAY 1-5—Microprocessor Fundamentals, MAY 8—8060 SC/MP Applications, MAY 15-19—8900 Pace Applications, MAY 22-24—Complex Peripherals; and MAY 8-10—Compart Peripherals, Bedford, Mass; and Santa Clara, Calif. INFORMATION: Al Jeffreis, Manager Training Ctr, National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. Tel: (408) 737-6453

MAY 17-19; JUNE 21-23; JULY 12-14—The Man-Computer Interface; and MAY 22-24; JUNE 26-28; JULY 17-19—Software/Hardware Tradeoffs in System Development, Cumberland Hotel, London, England; Quality Inn-Pentagon City, Arlington, Va; and Amsterdam Hilton, Amsterdam, Holland. INFORMATION: Morie Saunders, Technology Service Corp, 2811 Wilshire Blvd, Santa Monica, CA 90403. Tel: (213) 829-7411

MAY 18-19—Program Testing Tutorials, San Francisco, Calif. INFORMATION: Dr E. F. Miller, Jr, Software Research Associates, PO Box 2432, San Francisco, CA 94126. Tel: (415) 921-1155


COMPUTER DESIGN/APRIL 1978
IT'S THE HARDWARE. That big 5 or 10 Megabyte cartridge disk could be the clincher. Or the bipolar CPU with its popular 8080 instruction set. Maybe it's the 32K bytes of memory, the Keyboard/CRT or the 132 column serial printer. Or maybe it's because they all come together so you don't have to make hardware decisions. IT'S THE SOFTWARE. That commercial Enhanced BASIC language makes it so easy to work with. The Disk Operating System with ISAM files gives it large computer file handling capabilities. The Relocatable Assembler, the Linking Loader, the Editor...they all add up to a highly sophisticated, flexible software suite. All you have to do is add the applications package and it's ready. IT'S THE PRICE. If you can handle your own applications software and maintenance, the System 800 which starts at $14,995 with significant OEM quantity discounts available, is an OEM bargain indeed.

Want to know more? Call or write us today for full details.

What makes System 800 such an OEM bargain?

...it's the hardware!

...it's the software!

...it's the price!
You think of Remex as the world leader in punched paper tape peripherals. Surveys show it. And our products and service prove it.

For nearly 20 years, we've offered the broadest selection of tape transports, readers, reader/spoolers, punches, perforators, combination units, computer interfaces, and communications gear — over 400 models in all.

Including a new family of handsome desk-top punched tape systems complete with a built-in RS232C serial interface.

Over 100,000 Remex punched tape peripherals are still operating in the field — some for over 15 years.

But paper isn't the only place where Remex looks good. We are, in fact, a leading manufacturer of quality media handling equipment, not just punched tape alone. Products like advanced flexible disk drives and systems you can benefit from today — not just on paper.

Our built-in formatter disk. It's like a $50,000 rebate for small OEMs.

Instead of spending the $50,000 or so needed to develop a good flexible disk controller/formatter, you can simply use ours — built right into the drive itself.

You save design dollars, time — and the space required by a separate formatter board. And you have the quality and good nationwide service support Remex is known for.

Remex' reputation cast in solid aluminum.

Think about it. Nearly twenty years of electromechanical sales and service. That's why the Remex drive mechanism is capable of 30,000 hours of normal use. Here's how we do it.

We use thick, solid castings instead of fabricated sheet metal. When you're talking about the densities on diskettes today, you're talking tolerances too close for bended metal.

We also use a V-groove lead screw with ball
Something special for PDP-11® and LSI-11® users.

A completely optimized flexible disk system dedicated to improving throughput and capacity.

With our new Remex-11 flexible disk system you get a complete hardware/software package. And a choice of operation modes:

- You can operate DEC's way within the constraints of RT-11®
- Or you can enhance the performance of RT-11 by switching, literally, to a 16 sector-per-track format. You gain an instant 25 percent increase in capacity and a 19 percent increase in throughput.
- Or, in special applications, you can take full advantage of Remex hardware such as transferring multiple sectors of up to 65K words with just two commands. Or formatting diskettes with just one.

We've even designed the Remex-11 so you can communicate with both DEC and IBM 3740 prepared diskettes—without losing RT-11 compatibility. The system supports up to four disk drives.

In short, Remex can provide you with future capability now at no extra charge.

Specifications and other information you need regarding drives, systems, and punched tape products are yours for the asking. Write or call: Ex-Cell-O Corporation, Remex Division, 1733 East Alton Street, P.O. Box C19533, Irvine, CA 92713. Phone 714/557-6860. TWX: (910) 595-1715.

Ex-Cell-O Corporation
Remex Division

* Registered trademark of Digital Equipment Corp.
Introducing a microprocessor that thinks it's a minicomputer.

Introducing 9440 µFLAME™ — the world's first 16-bit bipolar microprocessor that executes a minicomputer instruction set with minicomputer performance.

The 9440 µFLAME microprocessor is a complete minicomputer CPU on one chip, packaged in a 40-pin DIP.

Major applications for the new device include OEM data processing in a variety of computing, control and instrumentation environments; telecommunications PBX and PABX switching installations; and distributed intelligence, distributed multi-processing and front-end (terminal) processing.

Where there's flame there's fire.

Fairchild is also introducing its FIRE™ (Fairchild Integrated Real Time Executive) software. FIRE I is an initial software package for the 9440 that includes the required development aids: diagnostics, a bootstrap and binary loader, and an interactive entry and debugging program.

In addition, the µFLAME microprocessor can execute the Data General NOVA 1200 instruction set. FIRE software such as text editor, symbolic debugger and business BASIC are also available now.

Hot new technology.

The new microprocessor is based on an advanced form of P1L technology known as P1L™ (Fairchild's Isoplanar Integrated Injection Logic). It provides the combined advantages of bipolar high speed and MOS packing density and power dissipation. In addition to the P1L circuitry on the 9440 chip, there is conventional TTL circuitry which allows TTL interface with other logic, PROMs and RAMs.

Build your own.

Fairchild is offering an introductory low-cost kit to familiarize you with the outstanding advantages of the 9440 µFLAME microprocessor.

The software will include a floppy disc operating system, disc operating system and a FORTRAN compiler. New LSI circuits will include a 16K TTL dynamic RAM; a memory control with control, refresh and DMA capabilities; an I/O control, and a hardware multiply and divide capability.

We put the whole 9440 story in a brochure for you. Just write us and we'll send you a copy. For kits and data sheets, contact your Fairchild representative or sales office. Or order direct from Fairchild Camera and Instrument Corporation, MICROFLAME Mail Stop 22-240, 464 Ellis Street, Mountain View, California 94042. Tel: (415) 962-4626. TWX: 910-379-6435.

FLAME™ MICROPROCESSOR

front-end (terminal) processing. Only the beginning.

More sophisticated FIRE software, board level hardware and LSI support circuits will become available throughout the year.

Call us on it.

(415) 962-4626

CIRCLE 11 ON INQUIRY CARD
To the Editor:

We are one of the original manufacturers of local modems and are familiar with the difficulty of explaining their functional advantages and limitations. Although Mr. Buckley (see "Local Modems," Computer Design, Jan 1978, pp 14-17) has done well in terms comprehensible to both management and engineering, I would like to add the following comments.

Local modems do not emit "40 to 50 mW . . . to achieve reliable data transmission." Even at the lower data rates, where hf line response is not a problem, the maximum output power allowed by Bell System PUB 43401 is less than 1 mW. At higher frequencies, permitted power falls off rapidly and virtually no energy can be emitted above 15 kHz. The higher powered line drivers can be used only on privately owned cable.

An inherent characteristic of the unloaded line gives rise to the range limitation. A typical 26 gauge metallic circuit exhibits a loss of about 0.5 dB/kft at 1 kHz and about 1.6 dB/kft at 10 kHz. Hence, range is limited by the receiver's ability to recover the weaker high frequency signal components from the noise. If the use of these higher frequencies is avoided altogether, the operating range can be increased. Our patented encoding method achieves such a bandwidth reduction and permits up to 100% greater ranges than those shown in the table.

Also, a new trend is emerging in the telephone industry. The proliferation of carrier systems in dense urban areas is making unloaded metallic circuits more difficult to get. This has led to the introduction of the "medium-range" modem. Somewhat more sophisticated than short-haul units, these devices operate over 3002 type facilities. At the same time, cost-effective design has held their cost well below that of the traditional long-haul modem.

G. Brian Hick
Gandalf Data Communications Ltd
Ottawa, Ontario, Canada

To the Editor:

I read with interest Mr. John Buckley's article "Certification in 1977" (Computer Design, Dec 1977, pp 11-14). He did a fine job of summarizing the confusing and conflicting events that have transpired while the FCC struggles toward an effective certification program. Although the details were not final at the time of this writing, I was considerably heartened by Mr. John D. Butts' earnest pledge to "make certification work."

In his article, Buckley wrote that "a second technical factor is that most customer-owned systems and equipment were designed to interface to a connecting arrangement, not directly to telephone lines." If this broad description of "customer-owned systems and equipment" is referring to pax and key telephone systems, he may be in error. The only pax telephone system designed for and dependent upon an interface device is the TeleResource TR-32. All other pax systems can be directly connected.

Charles R. Boggs
International Communications Management, Inc
San Francisco, Calif

Letters to the Editor should be addressed:
Editor, Computer Design
11 Goldsmith St
Littleton, MA 01460
Maxell double density floppys. When the data is too important to lose.

If ancient historians had been using Maxell double-density, double-sided floppys instead of stone tablets, our storehouse of data would probably be a lot larger.

Approved by the leading OEM drive manufacturer
That's because our double-density floppys hold more data, hold it more accurately, and hold it longer.

Maxell. Our name should be

m**usic to your ears**
Maxell, who makes the world-famous audio tape, makes our EDP products to the highest ISO and IBM diskette specifications. From computer-grade, super-fine magnetic materials. With a special binder that not only improves particle dispersion, but gives a very smooth coating surface.
The result is that our double-density disks, single-density disks, cassettes and tapes all have one thing in common. They treat every bit of information as if it were irreplaceable.

Dealer inquiries invited
If you'd like to know more about buying Maxell products, contact us.
Maxell Corporation of America, 60 Oxford Drive, Moonachie, NJ 07074. Telephone: (201) 440-8020. Telex: 134538

Maxell Floppy disks—digital cassettes
CIRCLE 13 ON INQUIRY CARD
In January the United States Supreme Court issued another decision whose ramifications will radically influence future telecommunications applications and systems. The legitimacy of the Execunet service provided by MCI was upheld by the Supreme Court's refusing to hear an appeal on a lower court decision. The appeal by AT&T centered around the fact that MCI's original charter as a specialized communications common carrier was to provide leased communications facilities, not switched communications services as exemplified by Execunet. It is reasonable now to expect renewed marketing of Execunet by MCI as well as the introduction of a number of competing switched network services from other specialized communications common carriers such as SPCC, USTS, et al.

This third major telecommunications action of the current Supreme Court session encourages new competition and continued erosion of the traditional communications common carrier's control of the telecommunications marketplace. The fact that approximately 60% of AT&T's annual revenue is derived from switched network services indicates the intensity with which AT&T opposed the MCI Execunet service.

Telecommunications is rapidly becoming used by the data processing community. The primary application area prompting this growth has been interactive data processing and its associated database management applications. Short randomized data communications between the remote interactive terminals and a centralized database-oriented processing center characterize these uses. A switched network access is more desirable than a more rigid leased network access when the parameters of network reliability and dynamic load balancing capability are considered.

Under today's communications tariffs, the leased line still provides the lowest potential cost per transmission unit for data or voice communications. To capitalize on this cost factor, many interactive systems utilize multiplexed leased lines that can be reached at the remote end using the localized portion of the switched network; this combination has been prompted by the limited tariff options available with an exclusive switched network usage. Current interstate switched network tariffs from AT&T include only toll and WATS services, and provide only voice grade communications channels. Both of these tariff alternatives have economic limitations that restrict their exclusive use as a remote terminal access network. As a result, many of these types of applications have elected to implement the multiplexed leased line network with remote local dial access. Reliability and lower cost are provided by the local switched network coupled with redundant leased line channels.

Today's specialized common carriers were originally authorized by the Federal Communications Commission to provide leased communications services. Besides a few experimental attempts to provide switched communications services under the guise of "shared leased lines," the specialized common carriers have concentrated their service offerings on the leased line marketplace. They have attempted recently to compete directly with AT&T for the considerably larger and more lucrative switched network service such as MCI Execunet.

These specialized communications common carrier switched network services are based on the use of the local switched network to reach communications channels of the specialized common carriers. Actual long distance transmission utilizes non-AT&T facilities to the remote destination city where the local switched network is connected to the desired remote location. The only revenue telephone companies will realize would be for local telephone calls if those areas use local usage sensitive rates such as message units. Actual long distance revenue will be realized exclusively by the specialized common carrier.
4 MHz Z80 + 4 MHz AMD9511 On One Board = COMPUTER POWER

PCS plans ahead.

PCS saw the need in the industry for a Z80 based module, but didn't start there. PCS designed for the 4 MHz version AND the latest and fastest (4 MHz) single chip floating point processor, put them on the same board, the PCS 1880, and made it work.

The PCS 1880 module,

the first designed to interface the AMD9511 LSI math chip directly to the Z80 microprocessor, means speed (fewer T cycles/instruction, fewer instructions necessary to obtain the same results), and

What everyone should know

is that the PCS 1880 means real capability. Its enhanced instruction set, crystal controlled Real Time Clock, RAM/ROM/EPROM memory, optically isolated tri-function serial port (RS232-20mA current loop or party line), baud rates switch-selectable from 110-9600 baud, and interrupts, COMBINED with the 4 MHz math chip capable of add, subtract, multiply, divide,

floating point, square root, logarithms, exponentiation, trig and inverse trig functions, means computer power. And the module is compatible with all SuperPac Series hardware and software.

PCS microcomputers perform,

and the 1880 microcomputer can outperform many existing minicomputers, particularly when trig functions are required.

Cost-effective
design, manufacturing, and implementation makes the PCS 1880 and other PCS products possible.

PCS microcomputers make sense.

PCS created the popular SuperPac (4- and 8-slot versions), the stand-alone ready-to-plug-in industrial microcomputer with TTY format keyboard and CRT, backed with a complete line of standard industrial hardware and software, memory, I/O, and peripheral interfacing. PCS created the 1880.

Power to the Process.
Ultra-Flex Bonded Cable bends with your needs.
Our Ultra-Flex Bonded Planar Cable is designed for constant or frequent flexing. With all the advantages of our standard Bonded Planar Cable—excellent controlled bonding, easy separation for breakouts, and standard termination techniques used for hook-up wire. What's more, continuous flexing won't damage or alter electrical, mechanical, or physical properties. It features up to 105°C temperature PVC insulation, a size range from 16 to 30 AWG, and up to 105 strands per conductor.
Try our Ultra-Flex. We think you'll find us pretty flexible.

Now you can mass terminate twisted pair cables.
Spectra-Strip's Twist 'N' Flat Cable is great when you need reduced crosstalk and fast, low-cost, mass termination. In applications like high speed computer and communication equipment using digital techniques.
Our standard Twist 'N' Flat comes with 26 solid or 28 stranded AWG wire. The twisted section is 48" and parallel section is 2" with conductors on 0.050" centers. Custom configurations are available that vary the wire gauge, pitch and length of the twisted and parallel sections. You also get the same crosstalk characteristics of our Twisted Pair Cable. Twist 'N' Flat. Another unique idea patented by Spectra-Strip.

Spectra-Zip gives you mass termination. And fast, easy breakouts.
For general purpose interconnection from calculators to computers, Spectra-Zip Laminated Planar Cable offers you economy. Reliable performance. Weight and space savings. Controlled electrical characteristics. And low-cost termination.
Spectra-Zip's convenient double contour feature lets you assemble IDC connectors on either cable surface. And assures you of easy, uniform breakouts. Every time.
Our 3C Color Coded Cable gives you predictable performance.

Our 3C Color Coded Cable is just right for digital and signal transmission applications. It's designed for use with many labor-saving termination techniques, including Spectra-Strip IDC Connectors.

3C Cable's precise control of critical design and manufacturing parameters provides important predictable electrical benefits — such as impedance, capacitance, crosstalk, and attenuation. Cable comes in sizes up to 64 conductors, with a tear feature for easy conductor breakouts.

And it's brought to you in living color.

Spectra-GP Ground Plane Cables. For reduced crosstalk and increased shielding.

Our Spectra-GP Ground Plane Cables give you the greatest variety of configurations available anywhere. You can choose our standard Gray Cable. Or our Color Coded Cable. You can even get it in a Twisted Pair configuration.

Spectra-GP is perfect for interconnection applications where reduced crosstalk and increased shielding is needed. And it's perfect for computer and communications equipment that use high-speed techniques for switching and data transmission.

Add to this features like precise conductor spacing for controlled electrical characteristics. Parallel conductors that mate with standard IDC connectors for low-cost termination. And available drain wire construction.

Obviously, our Spectra-GP Cables give you a lot more to choose from.

At Spectra-Strip, we'll give you the right connection.

We also make a lot more than ribbon cables.

We make a wide range of IDC connectors, headers, and other ribbon cable connectors. Complete planar systems, including standard interconnects and custom assemblies, are our specialty.

Our experience in cable design, development and assembly lets us give you a wider range of planar systems than anyone. In fact, you could call us generalists in an industry full of specialists.

Nobody has a greater variety of ribbon cables and connectors than we do. Nobody.

And we intend to keep it that way.
Several switched network service offerings, which will initially emulate existing AT&T switched networks such as long distance toll and WATS, can soon be expected from various specialized common carriers. Primary uses will be for voice communications such as the Executone service; however, limited data communications at low speed will be feasible. It is foreseeable that some specialized carriers will specifically address the growing demand for reliable switched data communications services, following two general patterns. First, charges will be structured on a selected bandwidth basis similar to the concept of the Western Union Broadband Service. Secondly, discount arrangements based on geographical areas, calling volumes, and/or time of day will be provided, such as those available with WATS.

A forerunner of these services, the Western Union Broadband Switching System, developed in 1960, structured charges on the basis of distance between dialed locations, call connection duration, and selected channel bandwidth. The major distinction between this switched data service and traditional switched voice services is that the latter provides only the "choice" of a single bandwidth—the nominal voice-grade channel.

Data communications system designers have long anticipated having a wide choice of transmission bandwidths. Traditional voice-grade channels provide an operational bandwidth of 600 to 3000 Hz. Some improvement of the relative delay characteristics can be realized with channel conditioning or equalization, but it would be minimal at best since the nominal bandwidth of 4 kHz is fixed by the nature of the telephone carrier systems.

This restricted bandwidth has profoundly influenced the design of modulators/demodulators (modems), since all modems intended for a switched network application must "fit" the bandwidth limitations of the nominal voice-grade channel. Higher data transmission rates, therefore, required the development of more complex multilevel synchronous modems that increased not only the cost but also the error rate probability. To compensate for the reliability degradation, many high speed voice-grade channel modems also include forward error correction procedures.

Specialized common carriers occasionally have planned to offer various bandwidths to the marketplace. While previously discussed only in the context of leased lines, it is imminent that the evolution of competitive switched network services will provide users with selective bandwidths and corresponding rates. This form of communications service will most likely evolve slowly since higher speed, wider bandwidth modems must be developed to realize the complete economic advantages of such a future switched network service.

Usage discount tariffs will probably be offered first by the specialized common carriers. WATS tariffs are basically volume discount tariffs. AT&T contends that WATS is separate from toll service and therefore warrants a separate tariff. Presently, regulatory agencies and AT&T are examining the basic nature of the WATS service to determine this. In either case, WATS users are offered a potentially lower cost if the calling volume to or from a specified geographic area is concentrated over a limited number of switched network access lines. Similar anticipated services would be expected initially to follow the geographic volume discount concept of the WATS tariffs. The specialized common carriers usually service specific urbanized centers as opposed to broad geographic areas serviced by AT&T. A specialized common carrier discount service probably will be concentrated in urban centers. For example, unlimited calling might be permitted from city A to city B for a fixed charge per month, which would be analogous to a usage-sensitive, multichannel, foreign exchange service between the two cities.

Other potential variations would be a single 2-way service permitting calls between two designated cities to originate from either city, with both included in the same rate package. Evening and night communication discount rates might be offered, similar to the present toll interstate charges. A dedicated leased channel used at either or both ends of the switched network will also be a common configuration. Comparable to MCI's Service 12, direct access to the specialized common carrier's switched network would avoid local message unit charges and simplify required addressing or dialing procedures. It would also be advantageous for data communications applications in that wider bandwidth, and/or 4-wire channel configurations would be required. Such local channel configurations are not available from the telephone companies' local switched networks.

An inherent disadvantage of current specialized common carrier switched network services is the number of digits that a user must dial to reach a remote location. A 7-digit local number is dialed to reach the local switched network access location; a security or billing number must be dialed for the specialized common carrier to properly bill the call; and the 10 digits of the desired remote telephone number must then be dialed. Assuming a 5-digit security or billing number, a total of 22 digits must be dialed in order to use this service. Not only is the number of digits inconvenient, but the probability of a dialing error is greatly increased. Concerning security, any unknown call originator could generate calls and have them billed to a different party by using that party's billing number. This disadvantage is overcome easily if local leased lines are installed between the customer's location and the specialized common carrier's local switched access location.

A limitation of future specialized common carrier services will become obvious with the growth of computerized automatic call routing PBXs. Telephone systems such as the Western Electric Dimension and the Rolm CBX enable the user to route calls automatically over predesignated facilities and services. These computerized telephone systems presently cannot respond to secondary dial tones to complete the desired dialed digits. When the local switched network is seized, a dial tone is recognized which results in the automatic dialing of the local telephone number of the specialized common carrier's switched network access. Once this access is connected, a second dial tone occurs to permit the dialing of the security or billing number and the desired destination number. Unfortunately, recognition of the second dial tone is not within the capabilities of today's computerized PBX systems. Again, local dedicated leased line access to the specialized common carrier's switched network can bypass this limitation.

Switched network service offerings forthcoming as a result of the Supreme Court's decision will provide data and voice communications with additional alternatives for achieving optimum calling value. As with any new communications service offerings, this improved value is never guaranteed but is merely potential. The individual user organization must assure that the expected calling volumes and characteristics are compatible with the service's value potential; incompatibility among these factors could incur an even greater cost. All advantages of the switched network services will be proven only in their application.
You won't believe our Ballistic™ Printer until you see one in print.

And in person.

Unless you've been in hiding, you've probably heard about IBI's family of Ballistic Printers. Built with the same proven dependability of the Dumb Terminal and his Smarter Brothers.

Our latest matrix printer, the 200A, comes with standard features like a Space and Blank Character Compression Buffer. Tabbing over Blank Spaces ability. Half Duplex or Full Duplex Operation. And a fully buffered input, optionally expandable to 1024 characters. Not to mention its microprocessor versatility, and firmware flexibility.

To top it off, you can choose from options like Serial, RS232, Parallel, and Current Loop interfaces. Polling. X-ON, X-OFF. And elongated character capability with a choice of either 10, 12 or 16.5 Pitch.

The Printer's reliability lies in the simplicity of its patented Ballistic head. Which ballistically propels the matrix wires to assure longer head life. Eliminating tube clogging with inks, dust, and paper fibers. Even wire tip wear is substantially reduced.

The Ballistic Printer uses a five-start lead screw and servo to print bi-directionally at 180 cps. Direct, simple, positive. And very accurate.

But, seeing is believing.

So, if you'd like to be amazed by our Ballistic Printer in person, write or call us toll free (800) 854-3805. Just ask for Tom Hudspeth.

If you haven't seen the Ballistic Printer in action, you haven't seen ballistic printing.

Ballistic™ Printer.
Tougher in the long run.
Fully Automated Diagnostic and Control System Offers Unattended Monitoring of Data Communications Networks

As a third generation of network control systems for users of real-time interactive data networks, the EMS-One event-oriented control facility delivers faster performance with greater line and drop capacity. Use of real-time monitoring for identifying network problems overcomes a weakness of many real-time distributed data processing networks. The system continuously monitors the entire data network by distributing its own power in the same way that interactive EDP systems do. Continuous network monitoring is obtained without dedicating the task to an expensive frontend processor or customized software.

Intertel, Inc, 6 Vine Brook Pk, Burlington, MA 01803 has designed the system to control up to 160 lines and 6400 drops of data networks containing point-to-point, multipoint, or multiplexed transmission facilities, as well as distributed processors. Most combinations of 4-wire transmission facilities can be serviced by the company's modems, options, and diagnostic system.

Four operating modes are automatic network configuration learning (self-learn), background monitoring (auto monitoring—AM), programmed in-depth testing (auto predictive maintenance—APM), and a comprehensive, manually initiated test and control capability (manual mode). In self-learn, a processor at the central site can query the system automatically, learn its configuration, and build a directory without operator intervention.

The system can operate on an unattended basis with automatic monitoring mode, continuously checking status of all lines and drops in the network to determine what changes are taking place. Scanning of a network with 10 lines and 20 drops/line occurs in less than 60 s. In pinpointing problems, the system makes diagnoses, based on events or status changes, and displays full details in English, with data simultaneously recorded as a printout.

In APM mode, the system is user programmed to automatically initiate on and offline testing at specific times of the day. Results are recorded by the printer, allowing completely unattended operation during off-hours. Hardcopy records can be used as an indicator of trends in equip-

EDP system configuration is combined with Intertel's EMS-One control system for network monitoring and diagnostic testing of data communications networks. Architecture of system is structured with CP for operator I/O, and SPs connected to system bus. SPs acting as frontend processors perform inquiry/response polling of RTPs located downstream in data network.
Look to Mostek
Memory Systems
for density, price and delivery.

Mostek Memory Systems provides a complete line of super-dense memory boards with performance and reliability to match our industry-standard dynamic RAMs. Each board undergoes extensive burn-in and testing prior to shipment and comes with a full one-year warranty. In addition, you get highly competitive prices, OEM discounts, and immediate availability.

**PDP-11**
The Mostek 8001 has a number of capacity options that include 16K, 32K, or 64K words by 18 bits on a single hex board. And it's fully hardware and software compatible with Digital Equipment Corporation memory modules.

**PDP-11/70**
The Mostek 8601 memory system in a 7-inch chassis provides up to 1 megabyte of storage with ECC and logging. It's the most compact 11/70 add-on memory available, making possible upgrades from 128K bytes to 4 megabytes of total storage.

**LSI-II**
The Mostek 8002 is a totally hardware and software compatible card for LSI-11/PDP-11/03. This add-in memory system ranges in capacity from 8K to 32K words x 16 bits on a quad card allowing you to place the maximum capacity on a single card.

Call now for the complete story. Either the Eastern office 201/842-5100, Western office 408/287-5081, or Memory Systems Marketing at 214/242-0444, extension 2552. Mostek Corporation, 1215 West Crosby Road, Carrollton, Texas 75006.

In Europe, contact Mostek GmbH, West Germany; telephone (0711) 701096.

*Trademark of Digital Equipment Corporation.
*1978 Mostek Corporation.
The modular structure, processor power, memory capacity, and I/O support are upgradeable.

Primary system interface is through an operator console, from which operations for all ports, lines, and drops can be controlled. It comprises a keyboard and display. The console, together with a record-only printer, constitute the workstation. Scheduled for delivery in early 1979, the system will have prices ranging from approximately $125k for small systems having 10 lines with 55 total drops to approximately $375k for large systems having 30 lines with 160 total drops.

Circle 400 on Inquiry Card

### Short-Haul Multiplex Modem Operates Over Doubled Distance

Operation of the Com-Link III short-haul modem over 19 to 26 gauge wire circuits up to 125 miles (40 km) long, rather than the previous 10 miles (16 km), is possible with the addition of automatic adaptive equalization and delay modulation features. The equalizer compensates for circuit amplitude variances, providing initial line equalization in less than 2 ms. Transmission is facilitated with delay modulation by allowing operation in a narrower bandwidth at higher power. Error rates are better than one in 100k bps.

The standalone 1.75 x 8 x 12" (4.4 x 20 x 30 cm) modem operates at-chargeable synchronous data rates from 2400 to 19.2k bits/s. Suited for use in point-to-point and multipoint data communications systems where many terminals are close to a central computer, this unit may be used with a multiprotocol modem to allow local terminals up to several miles apart to economically share a common long-haul circuit.

Racal-Milgo, Inc., 8600 NW 41st St, Miami, FL 33166 has built in expanded test capability. Remote test
Now—more OEM μP modules from TI:
16-bit performance at 8-bit prices.

Compare TI's series of TM 990 microcomputer modules. Here's 16-bit performance at a cost less than 8 bits.

And 16-bit performance means increased throughput. Programming ease. Improved memory efficiency. All leading to greater system savings.

Use these new modules for μP evaluation. And as a production alternative. To speed your microprocessor-based design to market. To minimize design costs.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.
• TM 990/201 — Memory expansion board: 8K bytes of EPROM, 4K bytes of static RAM. Expandable to 32K bytes of EPROM and 16K bytes of RAM. $595.00*.
• TM 990/206 — Memory expansion board with 8K bytes of RAM. Expandable to 16K bytes. $585.00*.
• TM 990/301 — Microterminal for data entry and display. $125.00*.
• TM 990/310 — a 48-bit input/output expansion module. $295.00*.
• TM 990/401 — Interactive debug monitor (TIBUG™) preprogrammed into CPU EPROM. $100.00*.
• TM 990/402 — Line-by-line assembler preprogrammed into the EPROM. $100.00*.
• TM 990/510 — Four-slot OEM chassis on 1" spacing. $190.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.

Leadership series
Included in the TM 990 Series are:
• TM 990/100M — TI's TMS 9900 μP, I/O circuits, and memory—all on a single board. $450.00*.
• TM 990/180M — 16-bit TMS 9980 μP offers 2 MHz operation with 8-bit data bus. $435.00*.
Ever try to find a once-a-week glitch among half a million operations per second?
We have. So our microprocessor system offers real time trace. To spot problems as they happen.

Tektronix microprocessor labs can cut your time to market by letting engineers and software designers work together throughout development.

WE'VE GOT DEBUGGING DOWN TO A SYSTEM.

Everyone offers some kind of in-prototype testing. But our unique array of features can cut debugging time by 50 percent or more.

Most significant is our lab's Real Time Prototype Analysis option: with two fully independent 48-bit breakpoint registers that let you get software timing down to prototype clock cycle resolution. Plus pre-, post-, and center triggering. Our engineers say it saves them time in all stages of integration.

MORE OF THE BEST

When you see all the debugging features available to you, you understand why our labs have been so enthusiastically adopted by engineers and software designers.

DISC BASED SYSTEM

Text editor, macro relocatable assembler, file management utilities and powerful debugging software keep you moving through test and integration.

DUAL ARCHITECTURE

Separate system and application memories, and processors, allow more program workspace and realistic emulation, while making the system virtually uncrashable. And you get versatile testing with 128-byte block mapping.

DISASSEMBLY

When the lab displays instruction data in debug mode, you receive it in easy-to-read assembler mnemonics. You never get bogged down translating machine code.

MULTIPLE MICROPROCESSOR EMULATION

Our design aids are the first to actually emulate, not just simulate, a variety of major chips: The 8085 and 8080. The Z80. The 6800. The TMS 9900. And others to come.

Let us show you the kind of development system you'd probably engineer for yourself. Contact Tektronix Inc., P.O. Box 500, Beaverton, OR, (503) 644-0161. In Europe, Tektronix, Ltd., P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

Tektronix microprocessor development labs. Designed by people on your side of the bench.

Circle 18 for inquiries. Circle 19 for a demonstration.
Some of these components will probably never come close. The others will just come close.

Snap-action V3, SM and SX switches offer a wide variety of actuators, electrical capacity and termination.

Mercury switches offer hermetic sealing, a variety of electrical capacity and broad temperature ranges at a low cost.

AML manual devices for low installed cost, electrical flexibility and attractive panel appearance. Series 8 miniature manual switches provide small size and wide variety of operators. DM offers inexpensive snap-in panel mount design.

Solid state keyboards provide high reliability no mechanical keyboard can offer. Panel sealed versions also available.
The solid state keyboard, AML lighted push-buttons and sensors you see here will probably never wear out. Because they're all solid state.

Each is based on a Hall-effect integrated circuit. A circuit that's been tested through billions of operations without failing. And proven by performance in thousands of applications.

The precision electro-mechanical components you see here come close. Simply because of the careful way they're designed and put together.

Like the long-life versions of our snap-action V3, SM and SX precision switches, available in a wide variety of sizes, electrical ratings, terminals, actuators, contact forms and operating characteristics—some tested to a mechanical life of over 10,000,000 operations.

MICRO SWITCH will provide you with field engineers for application assistance and a network of authorized distributors for local availability. Write us for details or call 815/235-6600.

And find out how you can get a component that goes on forever. Or at least comes very, very close.

MICRO SWITCH
FREEPORT, ILLINOIS 61032
A DIVISION OF HONEYWELL

**Telecommunications Bank System Uses CCITT Compatible Modems**

A reliable data transmission network based upon IBM's System Network Architecture concept is in use at Multibanco Comermex of Mexico City to connect the system's branches for better daily service. Containing an IBM-3600 financial system, the Multitronic system has an IBM 370/125, 370/135, and two 3704 communication processors for complete backup, online operation. The system's 140 data terminals are linked by 1200-bit/s modems used at the branch level and 2400-bit/s modems used at the data processing center level.

General de Telecomunicaciones S.A. supplied the modems manufactured in Mexico under license from Vadic Corp, 222 Caspian Dr, Sunnyvale, CA 94086. The two types are VA1200L CCITT V.23 compatible 1200-bit/s modems, and VA2400L CCITT V.26 compatible 2400-bit/s modems. Each processor manages the entire network because of data divider bridges following the 2400 modems; the bridges accept four 360 terminal controls, backing up both types of modems, which are housed in 16-channel multiple mounting racks.

**Single-Chip Circuit Controls Communications Peripherals and Data**

Control of communications peripherals and formatting of data in communications networks are key capa-

**COMUNICATION CHANNEL**

allows an operator at either end of a point-to-point line to place the unit into a DTE loopback mode for fault isolation and testing. A self-test feature allows onsite checking using a built-in test pattern generator and error detector. Multicolor LED status displays provide a visual indication of modem operation including power, testing, error detect, RTS, DCD, and transmit/receive data status. Power is provided by a 4-W wallmount transformer that operates on 105 to 125 Vac.

Circle 401 on Inquiry Card
THE WORLD'S MOST IMITATED OEM COMPUTER JUST PULLED A FAST ONE.

digital pdp11/34
The new direct-map cache memory for the PDP-11/34.

2K bytes of high speed RAM. A hit rate of almost 90%. It all adds up to make the fast, powerful PDP-11/34 up to 60% faster. Our new high-speed cache is available in a system now or as a field enhancement.

Deliveries in May.

Will the competition ever cache up?

Block diagram of internal structure of Zilog's Z80-SIO serial I/O controller circuit. Designed to work with Z80 microcomputer family, it can also interface with most other 8- and 16-bit processors to provide communications capabilities.

Bibliometrics of the single-chip Z80-SIO, which is said by Zilog, Inc, 10460 Bubb Rd, Cupertino, CA 95014 to be the first high speed, dual-channel, multiprotocol serial data communications controller circuit for advanced LSI microcomputer systems. Data rates for the 40-pin serial input/output (sIO) peripheral component are claimed to be 10 to 15 times faster than comparable devices, suiting it to such high speed applications as fiber-optics, microwave transmission, and satellite communications. For systems with a 2.5-MHz CPU clock rate, the data rate goes up to 550k bits/s; for a 4-MHz system it is 880k bits/s.

Using n-channel-gate depletion load technology, the chip achieves high levels of logic density and functional integration. Components are a Z80 CPU bus interface, internal control and interrupt logic, and two full-duplex channels. The structure also holds a single 5-V power supply and single-phase 5-V clock. In small quantities the chip costs $54 in a ceramic package and $49 in a plastic DIP.

The circuit works with the Z80 microcomputer family and interfaces easily with most 8- and 16-bit processors. In a system with several chips, the others may be included in the daisy chain interrupt structure with either higher or lower priority than the sio channels. Fast, powerful interrupt processing occurs without added hardware overhead.

The chip can handle asynchronous, synchronous, and synchronous bit-oriented protocols such as IBM Bi-Sync, HDLC, SDLC, and other serial protocols. CRC codes are generated in any synchronous mode and can be programmed by the CPU for asynchronous format.

Each channel has five 8-bit control registers, two 8-bit status registers, and two 8-bit sync character registers. The receiver has three 8-bit buffer registers in FIFO arrangement, in addition to the 8-bit input shift register. The transmitter has one 8-bit buffer register with an 8-bit output shift register.

The serial-parallel, parallel-serial converter/controller contains eight registers that are programmed by the system software to optimize functions for communications applications. Three registers can be read to obtain the status of each channel, including error conditions, interrupt vector, and standard communication interface protocol signals.

For programming, the system's software issues a series of commands that initialize the basic mode of operation desired and other commands to qualify conditions within the selected mode. The circuit's command structure benefits from the Z80's block I/O instructions to simplify programming, reduce overhead, and optimize CPU interaction activities.

Circle 402 on Inquiry Card

### Fiber-Optic Data Link Introduces Optical Communications System

A fiber-optics data link designed for use in digital data computer links, digital telephony, secure communications, process control, and high voltage optically isolated data systems is the initial response of RCA Electro-Optics and Devices, New Holland Ave, Lancaster, PA 17604 to provide customers with a complete fiber-optic communications system. Model
The price you pay for success just went clown. Way clown.

You pay a price to be successful with computers. A high price. But you don’t pay in cash. You pay in aggravation. Lots of it. Late nights. Plenty of them. And pains in your gut. Sharp ones.

At Perkin-Elmer we're working to bring down that price. Here's how.

Tell us what you want in computer products.

We build computers and peripherals for people who've been there before. People who have had enough aggravation. People who know what they want. And aren't afraid to tell us.

In fact, we encourage our customers to tell us what they want. Not the other way around. Which, if you think for a minute, is a terrific first step on the road to success.

But, the real secret to success is service. The old-fashioned kind. The kind where we go to great lengths to make sure you succeed. The kind that only a Fortune 500 company can provide.

We'll do everything we can to make you successful.

For us, service begins with building computer products for people to use comfortably. Invariably, that pays big dividends in less operator fatigue and more usable work over the life of the product.

But, we don't stop there. We test every product. For two reasons: to make sure you get exactly what you order and to prove to ourselves that our product meets our own exacting specifications.

We provide training, too. At your place or ours. And if you need customer service, one toll-free call gets it. Days. Nights. Weekends. We're there.

Think about that when you're buying your next computer, peripheral, or system. Then call Perkin-Elmer. And pay less for success.

For more information, write Perkin-Elmer Data Systems Sales and Service Division, 106 Apple Street, Tinton Falls, New Jersey 07724 or telephone toll-free (800) 631-2154.

PERKIN-ELMER
Data Systems
C86003E was developed by scientists of RCA Laboratories in Princeton, NJ who worked with engineers of RCA Electro-Optics and Devices. The transmitter, receiver, and connector are $850. Fiber-optic cables varying in length from several meters to 1 km can be used depending on fiber characteristics.

The transmitter of the 20M-bit/s digital data system contains one of the company's GaAlAs LEDs with associated electronics for the drive circuit. A cable is coupled internally from the emitting region of the GaAlAs chip to an optical bulkhead connector. The transmitter operates from 5 V ±5.0% (typ) and 250 mA. Peak optical power output is 100 μW min.

The receiver uses the company's silicon p-i-n photodiode with amplifier and threshold drive circuits to convert input light pulses to standard electrical output signals. Positive and negative voltages are 6 V (typ); positive and negative currents are 30 and 20 mA, respectively; and positive diode bias is 6 to 45 V (typ). Optical sensitivity is 2 μW. Transmitter and receiver are housed in compact modules each measuring approximately 2 x 2 x 1" (5.1 x 5.1 x 2.5 cm). Circle 404 on Inquiry Card

Three Models Offer Various Desktop Switching Functions

Expanding the series 8500 MiniTech* desktop switching modules, International Data Sciences, Inc, 100 Nashua St, Providence, RI 02904 has introduced three additional models which require no power and have all connections made at the rear panel. Model 8506-D A,B selector switch is used to switch the 25-pin EIA RS-232 or CCITT V.24 interface to either of two outputs. A modem can be switched to one of two front end processor data channels or to either of two data terminals. A data channel may be switched from an online to backup modem or from a leased line to dialup modem.

A spare modem backup switch, model 8509-D switches the combined EIA RS-232 and telephone line interface of a faulty online modem to a backup system. A "chaining" feature, which allows a single spare modem to be switched in to replace any of a group of online modems, eliminates the need to immediately replace a faulty modem.

The final addition is the 8574-D A,B,C,D,E,F carr select switch. The user manually selects any of six carr displays. A 6-position rotary switch on the front panel instantly switches any 2-wire input from a rear panel to any one of six 2-wire outputs. The unit is suited to switching the IBM 3270 interface or any 2-wire telephone line. Circle 404 on Inquiry Card

X.25 Interconnection Permits Linking of Packet Networks

The interconnection of Canada's Datapac network with TYMNET, a U.S. public packet network developed by Tymnet, Inc, 10261 Bubb Rd, Cupertino, CA 95014 is claimed to mark the first commercial linking of packet networks using the international X.25 protocol. The interconnection allows communication between data terminals and host computers in both countries. Typical applications include variations of timesharing and database access. Charges for the 110- to 300-baud service vary according to terminal type and access location. Dialup terminal access in Canada to U.S. host computers ranges from about $4 to $10/h of usage.

Facsimile Systems and Network Advance Use of Electronic Mail

Full-scale development of fast and accurate facsimile equipment, which transmits text, photographs, and graphics over telephone lines or via satellite, for electronic mail use has been hampered by the lack of compatibility among equipment, and the lack of universally accepted specifications for facsimile communication. Graphic Sciences, Inc, Corporate Dr, Commerce Pk, Danbury, CT 06810 has taken a step toward easing this problem with their dex 1100 and 5100 facsimile transceivers. Compatibility among systems provides the DEXNET communications network with greater capabilities for facsimile use.

The 1100 series of three microcontroller-based systems can communicate with other dex models which operate in the am mode, with other machines that meet CCITT technical specs, with fm facsimile equipment, and with the dex 5100. They print by means of a controlled-voltage stylus operating on electro-sensitive paper. Scanning is done by a mobile head moving along a rotating drum.

All three operate at 96 lines/in (38/cm) at 6 min/page, and 64 lines/in (25/cm) at 4 min in the fm mode. Vertical resolutions of the 1102 and 1103 are 88 lines/in (35/cm) at 3 min, and 62 lines/in (24/cm) at 2 min in dex am mode; and 96 lines/in (35/cm) at 3 min in CCITT am mode. Features include bidirectional editing indices, automatic electronic handshake, and operator interrupt capability. Acoustic couplers are built into the 1101 and 1103.

The 5100 digital system can send or receive a full page of information at subminute rates over voice grade telephone lines. It consists of a modular microprocessor architecture, automatic document feed, unattended operation, and copying capability. Automatic dialing from internal electronic telephone directory, and compatibility with high speed analog devices are optional, as is a 9600-bit/s CCITT model that sends and receives simultaneously.

An array of 1728 styli print transmitted information on electro-sensitive paper. Each scanning element transmits one, two, or three points depending on degree of vertical resolution desired: 65, 98, or 196 lines/in (26, 39, or 77/cm). The system utilizes a CCITT 4800/2400-bit/s send or receive modem, CCITT compression technique, and CCITT T30 protocol for control signaling. Circle 405 on Inquiry Card

Large-Scale Distributed Processing System Expands Capabilities

Providing users with the flexibility to configure computer network components to fit their organizations, the Large 66/Distributed Processing System (DPS) is a large-scale computer system with central processor configurations that expand to five performance levels. Honeywell Information Systems, 200 Smith St, Waltham, MA 02154 is aiming the system at heavy communications requirements where high system availability is needed; it is suited to distributed processing uses in the company's distributed systems environment.

(Continued on p 38)
There's nothing to it.
Not when you start with the best. And that's exactly what the new CalComp 1055 high-performance drum plotter is — the best. In fact, it easily surpasses everything we — and our competitors — have created to date.

There's simply no other 36-inch, roll-fed drum plotter with specs like these. Plotting speed is an unprecedented 30 inches-per-second (762 mm-per-second) on axis. Complemented by a 4G acceleration ramp and 10MS pen-down time. The results are unbeatable quality and throughput.

What's more, you get the versatility that only four pens can provide and a practical, roll-fed design that keeps operator intervention to a minimum.

But that's not all. For increased accuracy, we made the 1055 completely d.c. servo-motor driven. And we gave it a special linear pen drive mechanism to help maintain consistently superior line quality. In every application.

The bottom line is this: Our new Model 1055 creates an entirely new set of standards for all would-be, high-performance drum plotters. In terms of speed, accuracy and line quality. And in terms of good old-fashioned price/performance, too.

Of course, you may not need the sophistication of a 1055 right now. In that case, our new 1051 is the answer. You get 10-ips performance today, and the ability to field upgrade to a 1055 tomorrow — when your needs have expanded.

One thing hasn't changed, though. CalComp service and support. It's still worldwide and second to none. For field service personnel. For in-place field systems analysts. And for the kind of help you expect from the world leader in digital plotters.

All of which proves, when it comes to high-performance drum plotters, CalComp's really drawing away from the competition. Again.

To arrange a special preview demonstration of the new 1055, please call your local CalComp sales representative in the following areas:

CALCOMP
2411 W. La Palma Avenue, Anaheim, California 92801

CIRCLE 22 ON INQUIRY CARD
“All we got for our connector dollar were connectors.

Until we used AMP Latch—and AMP.”

Too many times you may select a connector that does the job—but that’s all it does. You can’t expand with it. With AMP Latch connectors we make sure that won’t happen.

The complete approach. Every AMP Latch connector is designed as part of a larger approach to packaging. For example, AMP Latch is available in cable-to-cable, edge card, DIP and receptacle connectors. And it works with twisted pair cable, round conductor ribbon cable and round conductor bonded cable. In addition, it mates with the full range of AMPMODU headers including standard right angle and feed-thru types, as well as header barriers for mixing a variety of connector families.

The quality approach. AMP Latch connectors are built to meet extra-ordinary requirements. They incorporate extra features such as redundant, duplex-plated contacts and heavy-duty strain relief covers for reliable electrical and mechanical performance. Polarization and positive latching assure accurate mating to headers. They have built-in inspection ports to facilitate inspection, test and repair. And they are quickly terminated by AMP Latch tooling so you have the capability of using virtually all popular types of round conductor flexible cable as efficiently as possible.

The AMP approach. Of course, AMP Latch connectors, and all AMP products, are backed by AMP technical service. Not just ordinary service, but the kind that says we’ll help you with system design. Application tooling. Training your people. And more.

We invite you to find out more about AMP Latch and the AMP approach. Just call Customer Service at (717) 564-0100. Or write AMP Incorporated, Harrisburg, PA 17105.
AMP has a better way...
*Mass Termination.*

AMP pioneered the concept and today is the acknowledged leader with the industry's widest range of application experience.

We have mass termination connectors for discrete wire and virtually any type of cable: ribbon coaxial, flat etched, twisted pair, round conductor, flat flexible. All have preassembled contacts, eliminate costly wire preparation and offer productivity savings and benefits never before possible. If you would like details on any of our Mass Termination ideas, call Customer Service at (717) 564-0100.

AMP and AMPMODU are trademarks of AMP Incorporated.
Level 66/DPS gives increased performance and flexible central system configuration necessary for communications-intensive applications. Functional diagram of Honeywell’s system indicates five levels of performance options which can be added to standard architecture.

The first three levels will be available in October 1978; two higher performance levels will be available in January 1979. These optional additions expand performance up to 4½ times that of the base level, which is comparable to the current 66/60 system. Increases up to the third level are obtained with performance options added to the central system. Companion processors are available for levels four and five.

The base level system includes twin information processors in one cabinet, a single systems control unit, i/o multiplexer, and 1M bytes of 4k mos memory. A single gcos operating system controls both information processors. Also included is a 64k-byte minicomputer-based integrated network processor (INP) that accepts as many as 96 communication lines.

The system will function in its native mode using byte-oriented ASCII code; bcd data modes are optional. Main memory can be increased in 512k-byte increments to the 2M-byte level, and then in 1M-byte increments to a maximum of 8M bytes.

Separately priced software for the central system and communications processors includes General Remote Terminal Supervisor/II (GRTS/II), Network Processing Supervisor (NPS), a database-oriented FORTRAN, COBOL 74, and a new version of PL/1. Circle 406 on Inquiry Card

Voice and Data Bridging Applications Are Served By Plug-In Circuits

The CB12 and 13 conference bridges each provide two independent 2-wire, 6-port, passive, resistive bridging circuits. Most common use is in 4-wire multipoint data communications networks in which master data set transmits only to remotes and remotes transmit only to the master; communication between remotes is not possible.

A single module from Rixon, Inc, 2120 Industrial Pkwy, Silver Springs, MD 20907 serves one master and up to five remotes. Tandem connections are used with larger networks. Fewer than five remotes require unused bridge ports to be terminated. Connections are brought to the card edge so that the mounting shelf can be wired to provide the terminating jumper if desired.

In addition, the CB13 features 12 front-panel jacks for access to each port of the dual bridge. Normal-through type jacks are wired to disconnect the line and to provide access to the bridge’s port when a plug is inserted. Circle 407 on Inquiry Card
The HP 2649A is what you make it.

A controller. It's a natural. Just program the built-in 8080 microprocessor to do your thing, and get it into your system. The HP 2649A has a variety of synchronous, asynchronous, serial and parallel interfaces (including HP-IB, our IEEE Interface Standard 488). This makes it easy to hook up with instruments and peripherals. In short, it's a complete controller system in a single package.

A terminal. Terrific! Great editing ability, a choice of keyboards, flexible data communications, and a variety of baud rates make it an excellent fit in an RJE situation. Preprogrammed firmware is available to get you off to a head start.

You can really make a lot with the HP 2649A. You start with the basics — a CRT, power supply, backplane, I/O cards, MPU, and versatile, modular architecture. You program it to do your specific job, and pick only the memory, keyboard, I/O, breadboard, and other modules you need. These include RAM (up to 32K bytes on one module), ROM, and PROM boards, which all simply slip into the chassis. (There are slots for your own boards as well.) You can also add 220K bytes of mass storage on dual plug-in cartridges.

To top it off, we have documentation, development tools, and a one week training course in programming and customizing the HP 2649A. So whatever you call it, call your nearest Hewlett-Packard office listed in the White Pages and ask for complete details. Or send us the coupon. We'll help you make it any way you want it.

I'm interested in your microcomputer/controller/graphic display station/terminal.
☐ Have your representative contact me.
☐ Send me technical literature.
☐ Send me OEM information.

Name
Company
Address
City/State/Zip

Mail to: Ed Hayes, Marketing Manager, Hewlett-Packard Data Terminals Division, 19400 Homestead Road, Dept. 1218, Cupertino CA 95014.
FOR RENT

Intel's amazing new generation
Intellec® Series II
Microcomputer Development Systems
...everything you'll ever need to
develop a microcomputer-based product.

The Intellec Models 210, 220 and 230 are the first
fully integrated, packaged tools for developing and
testing your microcomputer-based products.
They'll each fit easily on your lab bench to help
cut months from your design cycle.

You can rent the newest generation microcomputer develop-
ment systems today from REI and start taking advantage
immediately of the fast, flexible, and cost-efficient Intellec
systems. Each can help you build a more reliable product.
And because these new Intellec systems are so compact,
they use less of your valuable laboratory bench space than
any other microcomputer development aid on the market.

Model 230 is the most powerful member of the Intellec
Series II family, providing you two double-density
floppy diskettes with over 1-million bytes of on-line
data storage, 64K bytes of RAM and an integral CRT.

The compact Model 230 also gives you a detachable, type-
writer-style keyboard with upper and lower case characters
and cursor controls. Its powerful ISIS-II Diskette Operating
System has relocatable and linkable software and allows the
use of two high-level programming languages, PL/M-80 and
FORTRAN 80, plus the microcomputer industry's most
comprehensive line of macro assemblers. The system has over
1-million bytes of on-line diskette storage and will support
up to 256-million total bytes. The System Monitor (in ROM
memory) provides a Self-Test system diagnostic, and inter-
faces for a printer, paper tape reader/punch and universal
ROM programmer are also provided. Model 230 gives you
access to all the tools needed for your development work,
including software editors, assemblers, compilers and
debuggers, plus Intel's famous In-Circuit Emulators—
ICE-80, ICE-64, and ICE-48.
Tell me more about: D Model 230 D Model 220 D Model 210

Send me a copy of your free illustrated Rental Catalog. I might be interested in buying—a money-back guarantee—some of your late-model, well-maintained “previously owned” equipment. Send me your just-published Equipment Sales Catalog.

Also, I have a pressing need right now for the following: Please phone me immediately at ________________

NAME ________________ TITLE ________________
COMPANY ______________________ ADDRESS ______________________
CITY ______________________ STATE ___ ZIP ___
PHONE NUMBER ________________ EXTENSION ________________

Complete this coupon and return it today to REI, 19347 Londelius St., Northridge, CA 91324. GSA #GS-045-21963 Neg

Rental Electronics, Inc.
Another of the americal companies

More than 12,871 state-of-the-art instruments... off-the-shelf, throughout North America.

I want to know more about the Intellec Series II now!

Tell me more about: □ Model 230 □ Model 220 □ Model 210

Call me at: ______________________

□ Send me a copy of your free illustrated Rental Catalog.
□ I might be interested in buying—on a money-back guarantee—some of your late-model, well-maintained “previously owned” equipment. Send me your just-published Equipment Sales Catalog.
□ Also, I have a pressing need right now for the following:

Please phone me immediately at: ______________________

NAME ______________________ TITLE ______________________
COMPANY ______________________ ADDRESS ______________________
CITY ______________________ STATE ___ ZIP ___
PHONE NUMBER ________________ EXTENSION ________________

Complete this coupon and return it today to REI, 19347 Londelius St., Northridge, CA 91324. GSA #GS-045-21963 Neg

© 1978 Rental Electronics, Inc.

Northridge, CA (213) 965-7368
Anaheim, CA (714) 779-0521
Mountain View, CA (408) 968-0849
Dallas, TX (214) 681-8082
Houston, TX (713) 200-7218
Burlington, MA (617) 277-2750
Oakland, NJ (201) 337-7727; Gahmersburg, MD (301) 948-0630
Des Plaines, IL (312) 627-6670; Ft. Lauderdale, FL (305) 771-3820
Cleveland, OH (216) 442-8080; Seattle, WA (206) 641-6444

Rendal, Ontario (416) 675-2713
Vancouver BC (604) 688-9923
Montreal, Quebec (514) 681-9246

CIRCLE 25 ON INQUIRY CARD
Multiword Architecture Tailors Computers to Realtime Environments

First of the Classic family to be introduced by Modular Computer Systems, Inc, 1650 W McNab Rd, Ft Lauderdale, FL 33309, series 7860 computers provide superminiperformance at low cost. Multiword architecture is intended to provide efficient processing for formats ranging from single to 64 bits in real-time environments. Forthcoming members of the family will cover the rest of the range from low-end microprogrammable units to medium-scale minicomputers. All are programmable and I/O compatible with previous systems and use the MAX IV operating system.

To optimize the efficiency of this operating system, the processors include a context register file which contains 16 banks of general-purpose registers; each bank has 15 registers. This enables context switching within several resident tasks without having to save and restore register contents. In addition four address mapping files, expanded control instruction set, direct memory processor I/O channels, and fast interrupt response time reduce system overhead to a minimum. The processor can fetch up to four additional instructions while the current instruction is being executed, resulting in an effective instruction cycle time of 200 ns.

These processing capabilities are complemented by up to 512k bytes of local memory consisting of either core or solid-state error correcting MOS, or a combination of the two. All memory is either 2- or 4-way interleaved for effective cycle times as low as 150 ns. Memory addressing is handled by a memory management system that includes four 128k-byte virtual memory mapping files.

Five memory access paths provide concurrent CPU and I/O access capability. Two are utilized by the CPU: one for the instruction pipeline, the second for the operand pipeline. Remaining paths are used by the I/O processors, by the optional communications processor, or by external users. Each path has switch selectable priority, allowing the system to be optimized in certain applications.

Two forms of memory protection are implemented. In the memory management system, a 4-level protect code is assignable to each 512-byte page. In the extended memory addressing system, upper and lower boundaries are established and ac-
C.P. CLARE'S µP KEYBOARD WITH REEDS. THE BEST OF THEM ALL.

Best µP.
Here's why. Its second-generation microprocessor has EPROM capability — real smarts. It gets us from your keyboard concept to a prototype design in record time. It enables completely customized software control of all key functions. You can program in automatic repeats, multiple program a single keyboard, program changes in the field. You can have 8-bit serial and/or parallel I/O. Three-key rollover is built in with N-key rollover possible. There are no compromises and the options are unlimited.

Best of both worlds.
Couple this µP with the unique low-profile reed switches we manufacture and you've got the best of two technologies — an unbeatable keyboard system. You know reed contacts are sealed against hostile environments. You know reeds are extremely dependable and stable. They'll switch faultlessly over 10^8 times. They are low in power consumption. And zero in power drain. Another key point: they've got the feel operators like, so speed and accuracy increase.

Best keytops.
C. P. Clare's keytops are non-glare, 2-shot molded. The legends sharp and clear for life. The colors lab-quality, 3-dimensionally controlled. Yes, 3-dimensionally controlled.

Best advice.
C. P. Clare's µP keyboard is the best of them all. But is it best for you? Call the C. P. Clare sales office nearest you and arrange to talk to a keyboard expert. He'll tell you honestly if it is, or if you'd be better off with another C. P. Clare keyboard design. Talk to him today. Or, if you prefer, write C. P. Clare and Company, 3101 W. Pratt Avenue, Chicago, IL 60645. Or call 312-262-7700.

We help you compete

C. P. CLARE & COMPANY
GENERAL INSTRUMENT CORPORATION

CIRCLE 26 ON INQUIRY CARD
Intel delivers the
Make the move now

Now's the time to replace those 2102 1K designs with Intel's higher density 2114, the most widely sourced 4K static RAM. The 2114 is already less expensive at the board level than the 2102. You'll save power without compromising speed. And best of all, we're delivering the 2114 in volume. We can ship up to 10,000 parts within one week of receipt of order.

There's a full range of design solutions in the 2114 family. It starts with our 1Kx4 2114, for the highest possible density and modularity in an 18-pin 4K static RAM. Then there's the 2114L, same pin-out. Just as fast. But 30% lower power.

For simplified designs in microcomputer-based systems, we're delivering the 20-pin 2142. It's the way to go when you want 2114 performance, but need an extra chip select and output enable. The output enable function cuts parts requirements in microcomputer systems by eliminating bus contention.

All our 4K static RAMs inherit the ease of use and low overhead of our industry-standard 1K 2102. You don't need a clock, refresh or set-up timing. You don't even need...
pullup resistors or output gating. Our 4K static RAMs operate at TTL levels on a single +5V supply, and have buffered three-state outputs.

We guarantee identical access and cycle times on these parts, so you can surpass the performance of clocked static RAMs. For example, you can achieve a data rate of 20 megabits per second with the 200 nanosecond 2114-2 or 2142-2 parts. That's twice the data rate of clocked RAMs with a 200 ns access time. Intel specs guarantee that even at high throughput rates you'll need less than half the power of first generation static RAMs.


Or ask your Intel salesman how you can get an assembled and tested card, the Intel Memory System in-7000. It gives you up to 16K words on one card, up to 528K in one chassis.

Our entire selection of static RAMs are in the Intel 1977 Data Catalog. For individual data sheets on the 2114 or 2142 components or the in-7000 static RAM memory system write: Intel Literature Department, 3065 Bowers Ave., Santa Clara, CA 95051.


### Intel 1Kx4 MOS Static RAMs

<table>
<thead>
<tr>
<th></th>
<th>Access Time &amp; Cycle Time (max)</th>
<th>Icc (max) @Vcc (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0-70°C</td>
<td>0-70°C</td>
</tr>
<tr>
<td>2114-2</td>
<td>200ns</td>
<td>100mA</td>
</tr>
<tr>
<td>2114L-2</td>
<td></td>
<td>70mA</td>
</tr>
<tr>
<td>2142-2</td>
<td>200ns</td>
<td>100mA</td>
</tr>
<tr>
<td>2142L-2</td>
<td></td>
<td>70mA</td>
</tr>
<tr>
<td>2114-3</td>
<td>300ns</td>
<td>100mA</td>
</tr>
<tr>
<td>2114L-3</td>
<td></td>
<td>70mA</td>
</tr>
<tr>
<td>2142-3</td>
<td>300ns</td>
<td>100mA</td>
</tr>
<tr>
<td>2142L-3</td>
<td></td>
<td>70mA</td>
</tr>
<tr>
<td>2114</td>
<td>450ns</td>
<td>100mA</td>
</tr>
<tr>
<td>2114L</td>
<td></td>
<td>70mA</td>
</tr>
<tr>
<td>2142</td>
<td></td>
<td>100mA</td>
</tr>
<tr>
<td>2142L</td>
<td></td>
<td>70mA</td>
</tr>
</tbody>
</table>

Visit us at the Hanover Fair '78
You can have your choice with the Model 374.

1024 x 512 pixel graphics displayed at a non-flicker, 60-Hz refresh rate. Ideal for the display of computer graphics.

Or

1024 x 1024 ultrahigh resolution pixel graphics displayed at a 30-Hz rate using 2:1 interlace. Video bandwidth in excess of 30 MHz assures that resolution is not electronically limited.

Write or call Dick Holmes for a Model 374 descriptive brochure.

SALES OFFICES

ALABAMA
Pen-Tech Assoc.
Huntsville
(205) 533-0990

ARIZONA
Intel Corp.
Phoenix
(602) 242-7205

BPA Corp.
Scottsdale
(602) 994-6400

CALIFORNIA
MAC-I
Berkeley
(415) 843-7625

MAC-I
Cupertino
(408) 257-9880

MAC-I
Fountain Valley
(714) 859-3341

Earli Assoc.
San Diego
(714) 278-5441

Intel Corp.
Santa Ana
(714) 835-9642

Intel Corp.
Sherman Oaks
(213) 986-9510

Intel Corp.
Sun Valley
(408) 738-3870

MAC-I
Woodland Hills
(213) 347-1374

COLORADO
Intel Corp.
Denver
(303) 373-4920

Mountaintek
Evergreen
(303) 674-5255

CONNECTICUT
Intel Corp.
Danbury
(203) 792-6366

CMA Corp.
Fair Haven
(203) 789-1013

FLORENCE
Pen-Tech Assoc.
Deerfield Beach
(305) 421-4989

Intel Corp.
Fort Lauderdale
(305) 771-0600

Pen-Tech Assoc.
Marlnd
(305) 645-3444

Intel Corp.
Orlando
(305) 628-2393

GEORGIA
Pen-Tech Assoc.
Atlanta
(404) 935-0292

ILLINOIS
Dyke-Central
Arlington Heights
(312) 394-3380

Intel Corp.
Oakbrook
(312) 325-9610

IOWA
Technical Reps.
Cedar Rapids
(319) 393-5510

KANSAS
Technical Reps.
Lenexa
(314) 886-0212, 3, 4

MARYLAND
Mesa, Inc.
Rockville
(301) 881-8430

Glen White Assoc.
Timonium
(301) 252-6360

Intel Corp.
Timonium
(301) 252-7742

MASSACHUSETTS
Intel Corp.
Chelmsford
(617) 256-4131

CMA Inc.
Waltham
(617) 694-7000

MICHIGAN
Lowry and Assoc.
Brighton
(313) 277-7067

Intel Corp.
Southfield
(313) 353-0900

MINNESOTA
Intel Corp.
Bloomington
(612) 835-4722

MINNESOTA
Technical Reps.
Hazelwood
(314) 731-5200

MICHIGAN
Lowry and Assoc.
Brighton
(313) 277-7067

Intel Corp.
Southfield
(313) 353-0900

MINNESOTA
Intel Corp.
Bloomington
(612) 835-4722

MICHIGAN
Lowry and Assoc.
Brighton
(313) 277-7067

Intel Corp.
Southfield
(313) 353-0900

MINNESOTA
Intel Corp.
Bloomington
(612) 835-4722
Intel's new in-7000 static memory system with Word/Byte Control delivers speed, convenience and design flexibility. It's the easiest way to get our high-density 2114 4K static RAMs into your system.

The in-7000 is a complete static memory with interface and control logic contained on a single 10.8" x 8.175" printed circuit card. The system requires only a +5V power supply, is TTL compatible, and needs no refresh. You can choose from two versions, differing only in speed: the 7000, with a read and write cycle time of 250 ns; and the 7001 (350 ns).

The basic in-7000 card is available in four 16K configurations: 16K x 12, 16, 20 or 24 bits. Two chassis models are also available. The in-Minichassis can house six in-7000 circuit cards, and the in-Unichassis has a 32-card capacity.

A unique feature called Word/Byte Control gives you the design flexibility to standardize on the in-7000 for all your systems applications. Word/Byte Control allows the Byte Control inputs to be used either for reconfiguration or byte data control. In the Word mode, the Byte Control inputs select either or both halves of a word, effectively reconfiguring a 16K x 24 card to 32K x 12; a 16K x 16 card to 32K x 8; and so on. In the Byte mode, any combination of three bytes in a 24-bit word may be selected by the Byte Control inputs.

Get Intel 4K static RAMs into your system now with our in-7000. Phone your local Intel sales office or use the coupon below.
Typing Keyboard Provides 128 ASCII Characters Using One Hand

Small, light, and portable, the Writehander™ permits users to type all 128 ASCII characters with one hand, while holding a telephone or papers with the other. It can also be used by those with an injured or disabled hand, which makes conventional typing impractical.

The unit’s hemispherical shape conveniently accommodates the human hand, with fingers naturally locating themselves on the switches. Logic arrangement and physical convenience simplify learning how to use the keyboard.

To use the keyboard, four fingers of one hand are placed on four press-switches and the thumb is located on one of eight press-switches. The four finger switches operate as the lower four bits of the 7-bit ASCII code, selecting the group of characters (out of 16 groups) that contains the desired character. The thumb is then used to select one of the eight characters in the group by pressing a particular switch (see chart for code).
TI's Model 810 Printer can make a big impact on your printer costs.

OMNI 800 Model 810 Receive-Only Printer has standard features designed for high throughput and reliability.

Features like bi-directional 150-cps printing of an original and five high-quality copies. A 256-character FIFO buffer so you can receive data at speeds up to 9600 baud. A reliable, low-cost printhead with a 150-million character life. An EIA interface and a self-test capability. Plus printing of reports, tickets or forms from 3 to 15 inches in width.

These and more ... for $1895!

For added flexibility, there are options such as vertical forms control with compressed print, expanded print, international character sets, a tear bar and five different interfaces.

Add it all up and you can see why the 810 is the price/performance leader. For more information about how the 810 can impact your printer costs, fill out and mail the coupon. Or call your nearest TI sales office, or Terminal Marketing at (713) 491-5115, ext. 2124.
Three Economic Reasons to Choose SYSTEMS 32-Bit Computers.

1. Powerful Hardware
The SELBUS transfers data at 26 megabytes per second. No other computer system in this class offers this performance. Performance which maximizes the return on your investment.

2. Choice
SYSTEMS also offers a complete family of true 32-bit computers:
- SEL 32/35: processor with 900-nanosecond memory, and floating point arithmetic.
- SEL 32/55: flexible single and multiple CPU configurations with up to one million bytes of 600-nanosecond memory.
- SEL 32/75: supports up to 16 million bytes of memory. The only computer with independent, intelligent I/O to process and transfer data directly to and from memory.

All are upward-compatible. You select the computer which saves you the most.

3. Availability
Hundreds of SEL computers are operating in critical applications which demand availability: Simulation, Power Plant Monitoring, Telemetry. SYSTEMS means availability. And availability means reduced expenses ... increased profits.
Four Models Extend Minicomputers' Power and Flexibility

Models 33, 43, 47, and 53 serve to extend both power and flexibility of the Level 6 minicomputer family. Introduced by Honeywell Information Systems, 200 Smith St, Waltham, MA 02154, along with higher density semiconductor memories, reduced prices on current memories, and added large capacity peripherals and communications capabilities, the systems provide modular growth to more powerful models through the simple change of central processor board or addition of performance modules.

Model 33, with main memory ranging from 16k to 128k bytes, supports the full range of family peripherals and communications capabilities. The system can run several online tasks concurrently with batch processing and program development. It may serve as a freestanding system or in a distributed network.

With 1.6 times the speed of the 33, the 43 accommodates up to 2M bytes of directly addressable main memory. An optional scientific instruction processor enables the unit to perform FORTRAN-based scientific programs up to 10 times faster. Memory segmentation and Multics-like storage protection with separate read, write, and execute rings are offered with an optional memory management unit. Applications include use as a freestanding processor with a network of online terminals doing transaction processing, data-base management, and timesharing.

Twice as fast as the 33, the model 53 includes a new central processor board and 4k words of cache memory. Typically it will be used where faster processing of a general mix of standalone or data entry, remote batch, or timesharing programs are encountered.

Model 47 is a commercial minicomputer that processes COBOL programs seven times faster than the model 33. It takes full advantage of multifunctional software capabilities for standalone or network systems.

All systems provide throughput at up to 6M bytes/s on the bidirectional asynchronous Megabus communications path. Cycle time with both 4k and 16k MOS memories is 550 ns.

High level languages include entry level and intermediate COBOL, RPG, and entry level and advanced FORTRAN. The variety of compatiable modules available in the GCOs operating system enables configuration of software support ranging from entry level systems to sophisticated multifunctional commercial systems.

Four communications pacs provide higher transmission speeds and support distributed systems environments with HDLC capabilities. Included are broadband pacs for HDLC Bell 301/303 and CCITT/V.35 that operate at speeds to 72k bytes/s and an HDLC MIL-188C interface for speeds to 19.2k bytes/s.

Connecting two or more minicomputers to form powerful multiprocessor or redundant systems, an optional intersystem link (ISL) transfers commands, interrupts, and memory accesses from any unit on another identical path. A device address table in the ISL determines which commands should be transferred through to devices on the link. Two duplicated sets of all registers allow for simultaneous bidirectional operation. When one element is accessing memory on a linked bus, a memory map in the ISL provides both protection and address translation.

A writable control store option is an extension to the central processor's microprogram space that allows a user to define his own instructions or implement time-critical algorithms directly in high speed machine level firmware. This feature is invoked by special operation codes and provides software up to 16 unique entry points. A microinstruction assembler and optional plug-in microcode analyzer support users who want to write their own firmware routines.

Circle 171 on Inquiry Card

32-Bit Business Computer Systems Fill Transaction Processing Needs

Business systems introduced by Perkin-Elmer's Interdata Div, 2 Crescent Pl, Oceanport, NJ 07757 provide the key to successful transaction processing. Integrating existing 32-bit hardware and transaction processing software, 700 and 800 Business Systems are designed to match system size to job size.

A basic 700 system includes model 7/32 processor with 256k bytes of memory, four editing CRTs, one 80M-byte disc drive, one 45-in/s magnetic tape drive, and a printing console terminal. The system expands to 512k bytes of memory with 16 CRTs, two disc drives, and two tape drives. Optional are one communication line, two card readers, and two 300- to 600-line/min printers.

Based on the 8/32 processor with 256k bytes of memory, the 800 system consists of four editing CRTs, one 80M-byte disc drive, one 1600/800-Char/in, 75-in/s magnetic tape drive, and a printing console terminal. This system expands to 1M bytes of memory with up to 32 CRTs, as many as eight 80M- or 300M-byte disc drives, and up to six tape drives. Options include a communication line, two card readers, and four 300- to 600-line/min printers.

Transaction processing software for the 32-bit machines includes the Dy-

Directly operating a terminal, the Write-hander, a portable keyboard, requires only one hand to generate full 128 ASCII character set

The device connects to terminal or computer through a ribbon cable that has lines for the 7-bit ascii code, a 1-bit fixed parity, strobe and acknowledge signals, and power and common lines. Terminals such as the Diablo HyType and Teletype ascii-modified Selectric, or a video monitor can be operated directly. Power is obtained from the terminal. Required power is 200 mA from 5-Vdc regulated.

Two versions of the unit with different switch spacings to accommodate large and small hands are available from NewO Co, 246 Walter Hays Dr, Palo Alto, CA 94303. Price is $98.

Circle 172 on Inquiry Card
Software is an integral part of any Automatic Test System. No matter how you pay for it. Maybe that's why other ATS builders are so quick to make their software packages expensive system add-ons.

At ComputerAutomation, our approach to circuit board testing is a bit more practical. Because software isn't an option with us—it's standard equipment. In fact, you get all the high-performance software you need with any CAPABLE™ Tester you buy. Even enhancements, updates and new features are provided—free of charge—for as long as you own the system.

It's like buying that precision-made Mercedes you've always wanted and getting a lifetime supply of high-performance radials at the same time. Without paying a penny extra.

And when it comes to software, we do mean high-performance.

Our Guided Fault Isolation leads you quickly and smoothly to the origin of any fault. Advanced Fault Resolution races through the twists and turns in any board's logic to pinpoint the exact cause of a node's failure. Whether it's a process fault or faulty IC.

And thanks to our emulation capability, you've got plenty of extra logic simulation power. For testing boards with microprocessors and large RAMs or ROMs.

To ensure test accuracy, there's even a Signal Propagation Analysis feature that lets you "view" all circuit paths and timing sequences.

What's more, our high-level MACRO language and advanced logic simulation techniques put you in the programming driver's seat in no time at all.

How everyone profits from what we give away.

Even though we give ours away, you can't buy ATS software that's more versatile, more powerful or easier to use. And that goes a long way toward making our entire modularly-designed CAPABLE Tester Family the most powerful and easiest to use ATS you can buy. At any price.

Remember that—and ComputerAutomation—the next time you're shopping for a high-performance Automatic Test System. We're the ones taking the hard sell out of software.

We're making history in ATS.

ComputerAutomation
Industrial Products Division

2181 Dupont Drive, Irvine, California 92713. (714) 833-8830. Or, in the following areas, call: New York City (212) 338-8010; Boston (617) 860-7000; Washington D.C. (703) 960-7071; Chicago (312) 956-6400; Dallas (214) 358-0278, San Francisco (415) 988-1220, Los Angeles (714) 833-8830. In Europe, CAL Ltd. 44-727241420, CAL G.m.b.H. 49-62035622

CIRCLE 35 ON INQUIRY CARD
"My job is to make you successful with computers. And I do my job."  
Steve Sutker  
OEM Marketing Manager

I’ll make you successful with computers. Not because I like you. Not because I’m such a great guy. But, because I know that the more successful you are, the more computers you’ll buy. And the more successful I’ll be.

Sure it’s selfish. But, when my own career is at stake, you can be certain I’ll give you better products, better delivery, better prices, and better terms and conditions.

**A better factory.**

Better machines.

Interdata 16-bit computers are built better for one very good reason. Our people have been on your side of the desk. They know the kind of quality it takes to make an OEM successful.

So we build more carefully and test more thoroughly than our competition. And you get computers that run as soon as they’re installed and keep on running.

Choose the Interdata 5/16 with microbus architecture to communicate with terminals and peripherals via low-cost interface chips. The 6/16, king of the box computers. Or the 8/16E system, with up to 256KB memory and peripherals. And for even more power, take a look at our 32-bit line.

**Better delivery. 60 days ARO.**

To be successful in this business, first you have to have a computer to be successful with. We deliver 16-bit Interdata computers in 60 days or less. Guaranteed.

Ask our competition if they can guarantee 60-day delivery.

**Better terms and conditions.**

We also write terms and conditions to make you successful. Like a 38% discount on orders of 100 or more units. Mix and match quantity discounts. Standard multi-year agreements. Spare parts discounts that save you money after the sale. And multiple ordering locations with no penalty for using them.

Ask your sales representative for a copy of our new super OEM agreement.
A special OEM hotline.

Agreements are fine. But the true test of a computer manufacturer is service. And that's where we really shine. We back up our local support people with a 24-hour OEM hotline. If you have a problem, one call gets us. Days. Nights. Weekends. Holidays. We're there whenever you need us.

Find out how successful you can be. For free.


And, with a little luck and a lot of hard work, I'll be successful in my business and you'll be successful in yours.

Here is my card. Send me more information on:

- 5/16 computers
- 6/16 computers
- 8/16E systems
- 32-bit computers
- terminals
- mass storage devices.

PERKIN-ELMER
Data Systems

CIRCLE 36 ON INQUIRY CARD
dynamic OS/32 MT operating system which supports a multiprogramming environment with up to 255 user tasks. Multi-Terminal Monitor provides a time-sliced interactive programming environment for up to 16 concurrent terminal users, making full program development facilities of the operating system available to each user, and supporting 16 concurrent background batch jobs. COBOL is packaged with the ISAM enhanced file management system. ISAM utilities provide capability for allocation and dedication of up to 32 contiguous files on each of 32 different disc volumes.

The transaction controller features complete compatibility with COBOL, interactive screen formatting, and online screen form-testing capability. A transparent control module is provided for interfacing with ISAM, which initiates automatic error recovery routines, provides automatic message queuing for busy periods, and schedules incoming messages on a priority basis. Circle 173 on Inquiry Card

**Distributed Processing System Expands Multitask Capabilities**

Hardware and software enhancements to the XL40 distributed processing system broaden user capabilities in interactive communications and transaction processing. Among the added features are 3270 mode, station printers, remote subsystem, 2000-char video display terminals, increased disc capacity, and an expanded fast random-access memory.

To extend the existing COSAM (COBOL shared access method) information retrieval package, Pertec Computer Corp’s CMC Div, 12910 Culver Blvd, Los Angeles, CA 90066 has provided 3270 mode compatibility. This feature allows requests for information not resident in the local data base to be automatically passed to the host computer, completely transparent to the operator. As a result operators can dynamically interrogate either local disc files or a remote central data base with no change of procedure.

Station printers rated at 60 to 120 char/s can be logically associated with specific terminals through dynamic assignment and are designed to be located separately from the terminals. In addition to terminal display hardcopy, the printers will provide hardcopy for keyed data under program control, which is combined with previously stored disc file information. In this case, they produce, interactively with keyboard transactions, formatted reports or complete printing of multicopy preprinted forms.

Using remote subsystem capability, all system terminals and station printers can be connected to dial-up or leased telephone lines. Users may cluster terminals and printers where transaction volume is high or locate them separately where volume is limited although essential to timely operations.

The system’s flexibility in multitasking applications is augmented with 2000-char video display terminals. The top two 80-char display lines are reserved for status data and operator guidance; yet a full page of 1840 characters is retained for application information.

Disc capacity is increased to 70M bytes. Up to four 17.6M-byte disc drives can be attached to the system, providing storage for large scale indexed files. Expansion of addressable memory from 128k to 512k bytes increases the system’s applications flexibility in multiterminal, multitasking environments. Circle 174 on Inquiry Card

**Low Cost Tape and Disc Units For Distributed Systems**

A 10M-byte disc drive and a tabletop tape drive extend storage capacities of Series 21 distributed data processing systems while maintaining their simplicity. Introduced by Mohawk Data Sciences Corp, 1599 Littleton Rd, Parsippany, N J 07054, model 2174 quadruples disc storage capacity of the System 21/40, while models 2181 and 2182, 25-in/s tape drives, provide 800- and 1600-bit/in density, respectively.

In addition to capacity, the fixed disc drive offers high reliability and easy maintenance. Average access time is 87 ms, and transfer occurs at 889k bytes/s.

The 12.12 x 19 x 30" (30.18 x 48 x 76 cm) tabletop tape drive is a 9-track unit that can be used on System 21/40, fully programmable in MOBOL; or on System 21/20, preprogrammed for data entry/validation under user-specified formats. Circle 175 on Inquiry Card

**Computer System Fills Needs of Insurance/Leasing Firms**

Made up of microprocessor, floppy discs, and keyboard/display monitor, the CADOSystem 40 is a general-purpose computer system designed to offer security and ease of use. Business application processing is provided by Cado Systems Corp, 2730 Monterey St, Torrance, CA 90503 with preprogrammed ready-to-implement software packages.

System processor has a basic instruction time of 2.5 µs. Memory consists of ROM and RAM. Two double-density flexible disc drives offer storage capacity for 1.23M bytes of data. Four additional drives may be attached to give total capacity of 3.70M bytes.

Keyboard/display monitor is a Bell System Teletype model 40 which provides high resolution display of 72 lines of 80 characters each, typewriter style keyboard with 10-key numeric pad, and 300-line/min 80- or 132-col printer. Communication is provided through an EIA RS-232 interface at synchronous or asynchronous speeds from 110 to 9600 baud.

Implemented on the system are an accounting and management system for insurance agencies and fleet management system for automotive leasing firms. These systems offer complete automatic data processing, providing billing and timely financial data. Software supporting these applications includes a comprehensive operating system, the CADOL Basic programming language, and a full range of system utilities for batch and communication processing. Circle 176 on Inquiry Card
Tomorrow's testing is here!

The GR 2230 is testing:
• thick and thin film networks
• hybrid circuits
• discrete components on reels
• sequenced components
• diodes and transistors
• small functional modules/circuits
• switches and relays
• transformers
• hi-rel components
• D/A-A/D converters

In all of these areas:
• production control
• incoming inspection
• quality monitoring
• environmental testing

Components • Networks • Modules
Test them all automatically on one tester — GenRad's 2230

Automate your testing with a computer-controlled component, network and module tester for under $20,000.

These days, multi-lead networks and modules have become so complex, you simply can't get away with sample testing.
Yet in-house or calculator-based test systems are just too slow, and the computer-controlled ones cost an arm and a leg.
But now there's the GR 2230.
At the heart of this compact bench-top system is a small but powerful microcomputer. To give you computer-controlled speed, accuracy and flexibility.
The 2230 will test components, networks, modules, and small PC boards at speeds up to 80 tests per second, measuring to specified limits the performance of each circuit component.
It can be programmed by just about anyone, thanks to its unique English-language macro-instruction keyboard. Programs are then automatically stored on magnetic cards for easy retrieval.
In addition, the system will continuously print out all test data and can be easily interfaced to virtually any device handler.
The GR 2230. A computer-controlled tester you can afford. Now that you can't afford to be without a computer-controlled tester.
Ever Felt Ambushed by a
Data Acquisition System?

It happens constantly. You buy a DAS, install it and then spend a lot of time, energy and money de-bugging the hardware, creating some specialized software, burdening the host computer and finding that you bought a 12-bit A/D system that doesn't stay a 12-bit A/D system very long.

Why Are We Any Different?

We're an ultra engineering-oriented company with a strong commitment to product reliability, integral accuracy, stability over time and temperature and innovative solutions to customer problems. And we know, that to really solve your problem it takes more than block diagrams. It takes experience; it takes what you might call a "green-thumb" in data acquisition systems.

Superior Data Acquisition Systems must provide solutions to customer problems, measurement techniques and specific microcomputer requirements and purposes. And that is what Analogic does, provides solutions qualitatively and innovatively over a broad line of products. Maybe that's why Analogic is, by far, the world's largest designer and manufacturer of microcomputer Data Acquisition Systems.

A call to our Data Acquisition Technical Support Team is the shortest route to years of accumulated experience and solutions to any of your data acquisition problems.

Another Innovation from Analogic – A DAS for the Tl TM990/100M Microcomputer with "Program-Transparent I/O"

Our ANDS Series of 12-bit input/output DAS boards was specifically designed for the Texas Instruments TM990/100M. Whether you must accommodate either hi-level or low-level signals, you will find this DAS clearly accommodates and enhances the unique capabilities of the TM990/100M.

Analogic's innovative "PROGRAM-TRANSPARENT I/O" allows the user, in one instruction to (a) initiate the conversion (b) collect the data (c) operate on that data and (d) store the resultant data. To you, the user, this adds up to sharply reduced software costs and rapid system implementation.

In addition, our low-level DAS provides for Thermocouple Cold Junction Compensation and direct Linearization, thereby unburdening the host computer from the overhead and program code required to perform such linearization.

... AND TO AVOID BEING AMBUSHE D, Analogic exercises the most stringent quality control procedures in the industry. All components are 100% inspected — modules undergo extensive testing — systems are burn-in and power cycled for 48 hours in a special environmental chamber — and all systems undergo final dynamic tests in a TI microcomputer. All this, and we're competitive, too.

For complete data on our ANDS Series of I/O boards please contact your closest distributor or call/write Analogic's Marketing Department (617) 246-0300. Analogic Corporation, Audubon Road, Wakefield, Massachusetts 01880.

ANALOGIC

Cramer Electronics

ILLINOIS
Chicago (312) 593-8230

MARYLAND
Baltimore (301) 948-0230

MINNESOTA
Edina (612) 355-7611

NEWMEXICO
Albuquerque (505) 243-4566

NEW YORK
Albany (518) 473-3200

NORTH CAROLINA
Winston-Salem (336) 726-8711

PA
Philadelphia (215) 685-5511

PENDNESYLVANIA
Cherry Hill (609) 242-5993

SOUTH CAROLINA
Columbia (803) 777-4300

TEXAS
Austin (512) 248-3400

WASHINGTON
Seattle (206) 371-6500

WISCONSIN
Milwaukee (414) 764-1000

Kierulff Electronics

COLORADO
Denver (303) 371-6500

ILLINOIS
Chicago (312) 640-0200

MASSACHUSETTS
Boston (617) 817-8331

NEW JERSEY
Rutherford (201) 935-2120

NEW YORK
Long Island (516) 433-5530

UNITED KINGDOM
Salt Lake City (801) 417-9993

WASHINGTON
Seattle (206) 575-4420

CIRCLE 38 ON INQUIRY CARD
Word Processing System Allows 24 Operators to Share Central Data Base

Wordplex 7, a shared logic word processing system, allows up to 24 operators to perform word processing and text editing functions, sharing a single central data base. Designed around a minicomputer with up to 128k words of main memory, the system from Dennison Office Systems, 300 Howard St, Framingham, MA 01701, can handle up to four 40M-byte or four 80M-byte disc drives, and up to 24 word stations.

Word station terminals have a 24-line CRT display with a 44-key standard typewriter keyboard. Output printers operate bidirectionally at 45 or 55 char/s. The daisywheel printers accept paper up to 15" (38 cm) wide and provide a 13.2" (33.5 cm) wide line. Also available for attachment are OCR input devices and data communications in asynchronous, synchronous, or bisynchronous protocols at data rates from 150 to 9600 bits/s.

In addition to text editing and disc operating software, the system supports Management Information System (MIS) software which allows managers to monitor the productivity of individual terminal operators as well as the cost of word processing operations. Software automatically measures total amount of productive keyboard time and total number of keystrokes entered by each of as many as 12 operators. It then compiles and prints out selected information by operator. This data may include minutes worked, keystrokes, lines printed, pages printed, and type of assignment. In addition to productivity statistics, the system provides security by requiring that operators sign on and off using a password.

Circle 177 on Inquiry Card

3000-Line/Min Printer Achieved By Combining Technological Advances

An impact line printer that operates at speeds of 3000 lines/min, the Impact 3000 is claimed by Documentation Inc, PO Box 1240, Melbourne, FL to be 50% faster than comparable units. The machine's design results from advances in materials, manufacturing techniques, and electronics—a tough lightweight material that evolved from space age technology is used in the print hammers, numerically controlled machining centers produce the precision mechanical parts, and a microprocessor serves as the integrated printer controller.

Speed is achieved in part through the integrated microprocessor controller, which is optimized for a 50-ns cycle time, and can handle up to four 3000 lines/min. Provision of separate program and data memory address space allows the processor to perform multiple tasks concurrently. An additional speed advantage is obtained by using all 32 processor registers as a classic accumulator. To prevent the data transfer rate from affecting the throughput, the processor loads data from the interface, tests it for validity, and sets up the hammer fire buffers before printing each line. A channel throughput rate of 70k bytes/s requires less than 5 ms for line loading and associated housekeeping.

Another contributor to speed is the special hammer material—50% lighter than steel—which reduces impact times to less than 17 µs. Added benefits of lower mass hammers and reduced contact time on the band are the resultant decrease in character smear, improved print quality, and increased band and ribbon life.

The unit is a backside printer, with hammers mounted behind the paper; the ribbon separates paper and printband. Printing is accomplished when a hammer strikes the paper from behind and forces it into contact with the printband through the ribbon. Hammer fire mechanism includes a coil which, when energized, forces an armature to move a pushrod which hits the hammer driving it forward. Flight time (1.360 ms) is critical as a variation of 0.18 ms will result in character displacement of approximately 10% of a character width.

There are 150 hammers spaced on 0.100" (2.54-mm) centers, one per print position. The print band contains 432 characters, several repetitions of one array, and moves at 489 in (12.42 m)/s. Print time for one line is equal to the time necessary for all characters in an array to pass in front of each hammer—13.36 ms.

The printer produces 3000 lines/min with a 48-char set, at 6 lines/in. Total throughput rate is enhanced with a slew rate of 35 in (0.89 m)/s for skips up to seven lines; beyond seven lines, the rate increases to 100 in (2.54 m)/s.

Convenience features incorporated in the unit include a power-operated hood that can be operated manually, and operator-adjustable power stacker for multipart forms, and operator-controlled print density and character phasing adjustments. The interchangeable printband coupled with the universal character set buffer allow character sets and print styles to be changed in less than 2 min. Available fonts include PLI, commercial, scientific, ASCII, and text fonts.

Circle 178 on Inquiry Card
GRINNELL DISPLAYS:

Full color image processing . . . grayscale and pseudo-color . . . basic B/W graphics . . . and everything in between: our 100% solid state, modular graphic television display systems can be matched to your computer display requirement, easily and economically.

And, they're intelligent. Powerful instruction sets minimize software overhead, simplify programming and eliminate the need for complex macro-instructions and high order programming languages.

Further, every Grinnell system includes a standard computer interface, full alphanumerics and graphics, 4K MOS random access refresh memories and your choice of standard resolutions: 256 x 256, 256 x 512 or 512 x 512. Plug-compatible interfaces for most minicomputers are available, along with a large number of operating options. All systems drive standard TV monitors.

Grinnell displays are already at work in tomography, ERTS imaging, process control, data plotting and many more applications.

So, before you decide on a display system, talk to our experts. Complete operating systems start at $5,450, and quantity discounts are available. For detailed specs and/or a quotation, call or write.

GRINNELL SYSTEMS

2986 Scott Boulevard, Santa Clara, California 95050 (408) 988-2100

CIRCLE 66 ON INQUIRY CARD
MICRONOVA. ALL THE INGREDIENTS

MICRONOVA PROCESSOR
Single chip 16-bit NOVA computer, Integral MUL/DIV, RTC, DMA, hardware stack, and memory refresh. Available as a chip, board microcomputer or packaged minicomputer.

HIGHER LEVEL LANGUAGES
Fortran IV
Basic-single/multiuser
Business BASIC

RUN TIME I/O SOFTWARE SUPPORT
Communications Access Manager (CAM)
Sensor Access Manager (SAM)
RJE/80 (2780, 3780), HASP II
DG/L Programming Language

INTERFACING/PACKAGING
Card Cage/Power Supply
General Purpose Interface
High Speed DMA
Cabling
Prom Programmer

COMMUNICATIONS
Synchronous with CRC
Asynchronous
4-line Asynchronous Mux

SENSOR I/O
A/D, D/A, Digital I/O
DG/DAC Sensor I/O Subsystem

Our microNOVA line is now of heroic proportions. 17 new enhancements make it the broadest line of 16-bit microcomputer products available. Here are all the basics so the design engineer can bite into the real challenge. Without having to waste time developing the tools he needs. Call 800-225-7282. Or write for free brochure.

Data General
We make computers that make sense.
To persons not closely associated with health fields, it would appear that of all applications where the capabilities of a digital computer might be of greatest help, medical diagnosis seems to have been least accepted. Certainly that may be a false impression. Digital computers perform many duties in medical laboratories and in hospitals, but that is not evident to persons not directly associated with such facilities.

Assuming that digital computers can be used in the diagnosis of medical ailments, the reason that they apparently are not in evidence may be two-fold. Full responsibility cannot be placed on any reticence on the part of the medical profession. The inherent fear held by some persons that computers are "dangerous" devices that are merely waiting to take control of the world must be considered—and also many otherwise fully knowledgeable people lack confidence in anything but the personal concern of the doctor when their own health situations are involved.

An example of a successful bypassing of all reticence to the use of a digital computer in at least one type of medical diagnosis is the Dioptron®. That device is a fully automatic computerized instrument for measuring the objective refraction of the eye. Complete control of the instrument, other than adjustments made by an operator to align it for each eye, is maintained by a microcomputer.

However, the patient need not necessarily know that a computer is involved. Even more important, the instrument basically serves only as an aid for the eye care practitioner. He can depend on it as much or as little as he wishes. In any event he will personally check the specified corrective lenses on the patient before writing a final prescription.

General Functions

The optical system of a normal eye focuses directly on the retina at the back of the eye. If the focus occurs either in front of or in back of the retina, as would be the case for an abnormal eye, correction is required in order to recover normal vision.

Most past attempts to measure the refractive state of the eye automatically were based on servosystems. Error signals caused the servosystems to drive lenses to positions that set up a balanced state.

Initially, such systems were designed to track a subject's accommodation (focus of the eye from a distant object to a near point) as various stimuli were presented. Normally tests had to be repeated several times in order to obtain useful readings.

The Dioptron automatic objective refractor controls accommodation first, then records data to determine each eye's refractive error. Coherent, Inc, Medical Div, 3210 Porter Dr, Palo Alto, CA 94304 claims that this automatic refractor is the only one to utilize the retinal image formation technique of auto-refraction.

Basically, a precision optical system projects an image on the retina of the patient's eye through use of movable lenses and a second optical system measures sharpness of the image on the retina. Microcomputer control drives the movable lenses back and forth along the eye's optical axis until best focus occurs. To determine astigmatism the same measurement is repeated in several meridians. Analysis of measurements and calculation of refraction are maintained by the computer's program.

Once the patient is properly positioned in front of the instrument, the operator aligns the image on one of the patient's eyes. The computer automatically senses which eye is being aligned and is ready to make measurements as soon as alignment is complete. After the operator presses a start button, the computer controls all movements and measurements.

When measurements of one eye are complete, the operator realigns the system on the patient's other eye. Since the computer earlier determined which of the patient's eyes was being measured first, it automatically adjusts for the second eye. This assures that when the results are printed out automatically on the patient's file card the prescription for each eye will appear in the proper location. These results are presented in terms of sphere, cylinder, and axis, the common elements of vision correctable by prescription lenses.

There are two main sections in this automatic objective refractor: optical and computer. The optical section is made up essentially of lenses which are moved relative to the eye; position of these lenses indicates optical error of the eye being tested. Stepping motors which drive the lenses are operated directly from the computer.

Actually every function of the instrument is run by the built-in microcomputer. Rather than handling certain data computations, the microcomputer programs every activity of the instrument. Every light that comes on, every action resulting from closing of a switch,
Introducing the industry's first 128K x 18

PDP®-11 ADD-IN

Now you have your choice of core or semiconductor to expand your PDP-11 minicomputer. Both from Dataram. And both top choices.

In semiconductor, you can get 16K, 32K, 64K, 96K and 128K on a single board. In core, you can get 32K x 18 on a single board. Or 128K x 18 in a Dataram-supplied double-system unit.

And if you're looking for a practical way to go beyond DEC's 128K addressing limitation, do it with Dataram's BULK CORE disk emulation system — microsecond speed at the price of a peripheral. Best of all, it's completely software compatible. Ideal for multi-program and/or multi-terminal installations.

And all are available now from Dataram Corporation.

DEC and PDP are registered trademarks of Digital Equipment Corporation.
The rumors are true.

TERADYNE HAS A NEW LSI BOARD TEST SYSTEM.
Maybe you’ve heard whisperings about a new LSI Board Test System from Teradyne. One with all the capability that today’s circuit boards demand. One with the speed and capacity to handle virtually any board, no matter how complex.

If that’s what you heard, you heard right.
The system is called the L135. How does it meet the challenge of LSI board testing? Head-on, with sheer power.
The power of 5-MHz test rates to run fast LSI boards at their normal operating speeds.
The power of 444 channels to handle the most complex circuits without compromise.
The power of an "electronic knife" to diagnose bus-line faults right to the bad device — for all IC logic families.
The power of automatic programming, with computer models of many popular LSI devices for use with the P400 Automatic Programming System.
The power of integrated analog capability to cope with the growing challenge of hybrid LSI boards.
The power of automatic probing, to maximize throughput in high-volume applications.

All this comes in a system that is Teradyne to the core. That means it is designed and built for hard, industrial use. It means Teradyne’s standard 10-year warranty, locked-in no-calibration performance, telephone troubleshooting assistance, programming and maintenance training, world-wide spare-parts stocking, and much, much more.
The L135. The most powerful LSI Board Test System you can buy. From Teradyne. Pass it along.
Diagram of Coherent's Dioptron® automatic objective refraction for measuring vision defects. Operation is controlled fully by computer based on Intel 4040 microprocessor. Incandescent light is filtered to allow only infrared light to pass. IR light is invisible to patient but white light target is projected to provide visible object on which to focus. IR light projects through optics into eye and is reflected back from retina where it is picked up by photodetector. Stepper motor moves lenses back and forth until location is found which provides proper vision—usually within one quarter diopter, an amount comparable to sheet of window glass. Six measurements are made of each eye, requiring about 20 s for each set. If patient blinks, computer stops measurements for 150 ms, then restarts without loss of accuracy. Prescription is provided as hardcopy printout on file card.

and every signal to the stepping motors to move the lenses is controlled by the microcomputer. In addition, the microcomputer handles all measurements of lens position which indicate corrective requirements for achieving normal vision, all computations, and finally the hardcopy printout of the patient's prescription. It even decides and notifies the doctor if there are certain abnormalities about the particular patient's eyes that prevent accurate diagnosis.

Microcomputer Control Functions

Central elements of Dioptron are an Intel 4040 microprocessor and its interface to most of the other system components. Original instruments had the computer cabinet separate from the optical head. The microcomputer was on three printed circuit boards and other components required five more. In all, there were 865 pins and connectors. Memory was on erasable p/ROM so that program changes could be made if necessary.

Dioptron II contains the microprocessor and other portions of the microcomputer on a single board and uses only one other board for their system components. There are only 430 pins and connectors, and four 1k-word x 8-bit, type 4308 metal mask ROMs fulfill all memory requirements.

Accuracy of the system in measuring corrective requirements of a patient's eyes is said to be within one quarter diopter for 75% of the cases. (One quarter diopter would look like a piece of window glass; it would be difficult for a patient to know that a quarter-diopter lens had been placed in front of his eye if he wasn't told.) However, the doctor normally works with the patient to determine how closely the instrument's prescription should be met. Some patients differ on the degree of correction with which they feel comfortable. Therefore, the doctor may decide not to prescribe lenses to the quarter-diopter corrective point.

Initially the operator aligns the instrument on one of the patient's eyes, requesting that the patient look at a starburst grating pattern of white light. This pattern serves merely as a focusing device; it has no other purpose in the measuring sequence. Actually, infrared light, which the patient cannot see, is used in the diagnosis procedures.

(Continued on p 72)
"New cost/performance analyses made Inforex switch from in-house tape drive production to Digi-Data"  
DAVID I. CAPLAN — INFOREX Vice President, Engineering

"Although once a strong believer in vertical integration, Inforex no longer makes the synchronous tape transports used in several of its system designs, including the new System 7000 Distributed Data Processing System. The reason: a thorough analysis indicated that leading-edge tape transport equipment costs Inforex far less from Digi-Data than when we had to design, manufacture, inspect and inventory it ourselves.

Cost wasn't the only make/buy factor, however, even though Digi-Data prices are 20-40% lower than its leading competitors. System 7000 needed an advanced tape drive that would handle magnetic tape accurately, gently and with ultra-reliability. Inforex found that Digi-Data's features including ease of maintenance and simplicity of design could deliver that value combination."

Equally important, Inforex was freed to focus its own resources directly on total data entry system development. They know that staying current in tape transport technology is what Digi-Data does best. And like many other OEMs, they've found that taking advantage of it helps their customers.

DIGI-DATA CORPORATION
8580 Dorsey Run Road, Jessup, MD 20794
(301) 498-0200
© ... First in Value!
CIRCLE 42 ON INQUIRY CARD
GA counts in microcomputing.

There's not a machine that can touch GA's 220. Not from DEC, Data General, or anywhere else.

1. The only µC with COBOL, FORTRAN and in-depth software support.
2. The only µC with a full file management system.
3. The only µC to offer OEMs a wide choice of operating systems: like FSOS, DBOS, RTX, RTOS.
4. The broadest µC instruction repertoire: speeds program development, conserves memory, accelerates execution.
5. The only µC that can handle big disks: I/O rate is 2.0 mB/second.
6. The fastest µC: LDR/STR (indexed) 2.6 µs.
7. The only µC with parity built-in: hardware test, verification, fault isolation, plus write protect.
8. The only µC with a back-up power supply built-in: protects semiconductor memory from power failures.
9. The only µC with board-level operator controls, switches and displays: in a microconsole.
10. The only µC with over 100 field-proven I/O controllers.

GENERAL AUTOMATION

A big break for OEMs: family compatibility, throughout General Automation's extensive micro/mini line, gives GA-16/220 instant access to multiple batch and real-time operating systems, and to software off-the-shelf.

☐ Rush me full details on GA-16/220 µC capabilities.
☐ Contact me for immediate requirements.

Name ____________________________
Title ____________________________
Phone __________________ Ext ______

Clip coupon to company letterhead and send to General Automation, 1055 South East Street, Anaheim, CA 92803. Or call (714) 778-4800.

CIRCLE 43 ON INQUIRY CARD
Microcomputer-controlled Dioptron II in use. Only required operator adjustments are in aligning instrument to each of patient's eyes by moving joystick. Infrared imaging system, which is invisible to patient, allows operator to determine when eye is centered on target. Operator then pushes start button to initiate measuring procedure. Computer directs lenses to move in various patterns necessary to obtain at least six sequential measurements. All circuit boards and power supply are in cabinet behind switch panel.

**Computers Have Large Role in Future of Robots for Factory Automation**

Whatever influence the computer has had on the various manufacturing processes during past decades will be considered minor compared to the part it will play in the next few years. It has been used extensively in both design and data processing phases, but until now—for a number of reasons—has not been used to anywhere near its full potential in the manufacturing phase.

The Movement Toward Factory Automation

According to Elliott M. Estes, president of General Motors Corp,1 the computer is one of the most valuable tools presently available—one whose use in manufacturing will increase by as much as 400% over the 1977 level by the end of 1982. (Already highly computerized, design functions will increase use of computers by 40%, data processing by 9% in that same period.) "Within 10 years," according to Mr Estes, "computers will control about 90% of all the new machines in GM's manufacturing and assembly plants."

GM has relied heavily on computer aided design, particularly in its program to reduce the weight of its vehicles and to do so without overdependence on unconventional materials. However, the incorporation of increasing amounts of expensive, lightweight materials is necessarily occurring; and with these materials, economy of machining attains even greater importance.

The computer takes six sequential measurements of the eye and fits the six data points into an algorithm that uses essentially a sine square curve fit. From that the computer determines near or farsightedness, astigmatism, and angle of astigmatism—in about 20 s.

If the patient blinks during any test sequence, the computer senses the eyelid coming down and stops the measurement procedure for the duration of the blink, about 150 ms, after which it restarts measurement without having picked up information that might confuse the diagnosis. Even if several blinks occur, no data are lost. The computer also determines if some pathology or abnormality in a patient's cornea or lens is likely to lower measurement accuracy beyond an acceptable limit. The computer can order remeasurements to assure accuracy, or in some cases will produce a blank ticket. However, for cases where a doctor's practice includes a lot of patients with eye pathologies, the program can be set up to force a printed ticket on every patient. In that case, the ticket includes information on how many data scans were made, the rms deviation from a sine square curve fit, and other diagnostic information.

Circle 168 on Inquiry Card

The computer determines near- or farsightedness, astigmatism, and angle of astigmatism—in about 20 s.

For a 3200-pound automobile, nearly 1000 pounds of material were removed as waste in the production processes. GM's manufacturing groups, therefore, are studying the use of modular, integrated machining systems made up of numerically controlled (NC) centers under minicomputer control and mainframe computer supervision. Such systems would be used for low and medium volume production, or as backup to high volume production lines, but would not replace those rigid, automated lines. Flexibility and ability to be quickly reprogrammed to work on different parts would characterize the smaller NC centers.

Another element in this movement toward factory automation is the production line robot. Universal transfer devices, a more technical synonym for robots, have been used in automotive manufacturing processes for several years, but mostly in environmentally dangerous areas or where brute strength was needed.

Robots have been used routinely, for instance, in paint shops, but they were programmed to paint simple objects of relatively uniform shapes. Mr Estes pointed out, however, that to paint something as complex as the outside and inside of a car body, each NC painting system would have to be made up of at least 12 machines under constant, simultaneous control. In addition, it would have to be able to adapt to a continuously changing order of 2-door, 4-door, and station wagon bodies.

Reliability necessary for just this task would have to exceed what is available today. An assembly line cannot function if failure of any component causes
Many PDP-11 users prefer our I/O single board systems.

Here are two economical approaches to PDP-11 data acquisition systems.

If you prefer I/O single board systems that plug directly into the computer mainframe, our cards have the best specs around. High-speed 12 bit A/D converters include configurations with up to 64 channels of MUX, high-speed S&H, 35 or 100 KHz throughput rate. The 12 bit D/A systems have settling time of 5 microseconds, and capability for remote sensing. All at the lowest prices available.

But maybe you would prefer our incredibly versatile System 1000. This remarkable front end system communicates in high speed parallel fashion directly to the UNIBUS and can provide up to 700 high level analog input channels or 128 analog low level input channels, or 700 digital I/O functions. For even greater capacity, a bus repeater card allows additional 1000 Systems to accommodate as many of the individual I/O modules as desired.

So if you want PDP-11 compatible analog or digital I/O modules or a complete data acquisition system, come to ADAC—where you get the widest choice anywhere.

Sales offices throughout the world.

GSA Contract Group 66

15 Cummings Park
Woburn, MA 01801
(617) 935-6668
Telex 949 329

CIRCLE 44 ON INQUIRY CARD
Wire Wrapping Center

for quality electronic parts and tools.

WIRE-WRAPPING KITS
Contains: Hobby Wrap Tool WSU-30, (50 ft.) Roll of wire, Prestripped wire 1" to 4" lengths (50 wires per package) stripped 1" both ends.

WIRE WRAPPING KIT
Contains: Hobby Wrap Tool WSU-30, Roll of wire R-30B-0050, (2) 14 DIP's, (2) 16 DIP's and Hobby Board H-PCB-1.

WIRE-WRAPPING KIT
Contains: Hobby Wrap Tool WSU-30 M, Wire Dispenser WD-30-B, (2) 14 DIP's, (2) 16 DIP's, Hobby Board H-PCB-1, DIP/IC Insertion Tool INS-1416 and DIP/IC Extractor Tool EX-1.

WIRE-WRAPPING TOOL
Wire-wrapping, stripping, unwrapping tool for AWG 30 on 0.025 (0.63mm) Square Post.

NEW WIRE-WRAPPING TOOL
For .025" (0.63mm) sq. post "MODIFIED" wrap, positive indexing, anti-overwrapping device.

ROLLS OF WIRE
Wire for wire-wrapping AWG-30 (0.25mm) KYNAR® wire, 50 ft. roll, silver plated, solid conductor, easy stripping.

WIRE DISPENSER
- With 50 ft. Roll of AWG 30 KYNAR® wire-wrapping wire.
- Cuts the wire to length.
- Strips 1" of insulation.
- Refillable (For refills, see above)

PRE CUT PRE STRIPPED WIRE
Wire for wire-wrapping AWG-30 (0.25mm) KYNAR® wire, 50 wires per package stripped 1" both ends.

OK MACHINE & TOOL CORPORATION
3455 Conner St. Bronx N Y 10475 • (212) 994-6600 • Telex 125091
DIP/IC INSERTION TOOL
The EX-1 Extractor is ideally suited for hobbyist or lab engineer. Featuring one piece spring steel construction. It will extract all LSI, MSI and SSI devices of from 8 to 24 pins.

Extractor Tool EX-1 $1.49

P.C. BOARD
The 4 x 4.3 x 1/16 inch board is made of glass coated EPOXY Laminate and features solder coated 1 oz. copper pads. The board has provision for a 22/44 two sided edge connector, with contacts on standard .156 spacing. Edge contacts are non-dedicated for maximum flexibility.

The board contains a matrix of 106 in diameter holes, all .100 inch centers. The component side contains 76 two hole pads that can accommodate any DIP size from 6-40 pins, as well as discrete components. Typical density is 18 of 14 Pin or 16 Pin DIPs. Components may be soldered on either side, or intermediate sockets may be used for soldering or wire-wrapping.

Two independent bus systems are provided for voltage and ground on both sides of the board. In addition, the component side contains 14 individual busses that run the full length of the board for complete wiring flexibility. These busses enable access from edge contacts to distant components. These busses can also be used to augment the voltage or ground busses, and may be cut to length for particular applications.

Hobby Board H-PCB-1 $4.99

PC CARD GUIDES
TR-1 consists of 2 guides precision molded with unique spring finger action that dampens shock and vibration, yet permits smooth insertion or extraction. Guides accommodate any card thickness from .040 to .100 inches.

Card Guides TR-1 $1.89

PC CARD GUIDES & BRACKETS
TR-2 kit includes 2 TR-1 guides plus 2 mounting brackets. Support brackets feature unique stabilizing post that permits secure mounting with only 1 screw.

Guides & Brackets TRS-2 $3.79

PC EDGE CONNECTOR
44 Pin, dual read out, .156" (3.96 mm) Contact Spacing, .025" (0.63 mm) square wire-wrapping pins.

P.C. Edge Connector CON-1 $3.49

P.C.B. TERMINAL STRIPS
P.B.C. TERMINAL STRIPS are precision screw activated clamping action, accommodate wire sizes .043-20 AWG (.6 to 1.4 millimeter diameter, on 300 inch centers).

4-Pole TS-4 $1.39
8-Pole TS-8 $1.89
12-Pole TS-12 $2.59

DIP SOCKET
Dual-in-line package, 3 level wire-wrapping, phosphor bronze contact, gold plated pins, .025 (0.63 mm) sq., .100 (2.54 mm) center spacing.

14 Pin Dip Socket 14 Dip $0.79
16 Pin Dip Socket 16 Dip $0.89

RIBBON CABLE ASSEMBLY
With 14 Pin Dip Plug 24" Long (690mm) SE14-24 $3.55
With 16 Pin Dip Plug 24" Long (690mm) SE16-24 $3.75

DIP PLUG WITH COVER
For USE WITH RIBBON CABLE
14 Pin Plug & Cover 14-PLG $1.45
16 Pin Plug & Cover 16-PLG $1.59

RIBBON CABLE ASSEMBLY
For inserting WWT-1, WWT-2, WWT-3, and WWT-4 Terminals into .040 (1.01 mm) Dia. Holes.

TERMINALS
- .025 (0.63mm) Square Post
- 3 Level Wire-Wrapping
- Gold Plated

Slotted Terminal WWT-1 $2.98
Single Sided Terminal WWT-2 $2.98
2 Hole Terminal WWT-3 $3.98
Double Sided Terminal WWT-4 $4.98
25 PER PACKAGE

TERMINAL INSERTING TOOL
For inserting WWT-1, WWT-2, WWT-3, and WWT-4 Terminals into .040 (1.01 mm) Dia. Holes.

INS-1 $2.49

WIRE CUT AND STRIP TOOL
Easy to operate, place wires (up to 4) in stripping slot with ends extending beyond cutter blades...press tool and pull...wire is cut and stripped to proper "wire-wrapping" length. The hardened steel cutting blades and sturdy construction of the tool insure long life.

Strip length easily adjustable for your applications.

DESCRIPTION MODEL NUMBER ADJUSTABLE "SUNKER" LENGTH OF STRIPPED WIRE INCHES TO INCHES Price
24 ga. Wire Cut and Strip Tool ST-100-24 1/4" 1 1/4" $8.75
26 ga. Wire Cut and Strip Tool ST-100-24 1/4" 1 1/4" $8.75
26 ga. Wire Cut and Strip Tool ST-100-24-A75 1/4" 1 1/4" $8.75
28 ga. Wire Cut and Strip Tool ST-100-28 1/4" 1 1/4" $11.50
30 ga. Wire Cut and Strip Tool ST-100-30 1/4" 1 1/4" $11.50

THE ABOVE LIST OF CUT AND STRIP TOOLS ARE NOT APPLICABLE FOR WIRE WRAP OR TO-inline SOLUTION

OK MACHINE & TOOL CORPORATION
3455 Conner St. Bronx, N.Y. 10475•(212) 994-6600 • Telex 125091

CIRCLE 45 ON INQUIRY CARD
the entire line to shut down. Therefore, the NC painting systems must be able to redistribute work if one of the 12 machines fails; the painting must continue without interruption.

Cost of overcoming the present lack of reliability, however, is estimated to be much lower than the cost might be if GM were required to convert whole plants to water-based paints in order to improve environmental conditions for workers. In fact, with the NC robots, even stronger solvents could be used in the painting processes—which would trigger additional savings in the production procedures.

Overall economic backup for these statements has been offered by George Kuper, executive director of the National Center for Productivity and Quality of Working Life. He pointed out that average productivity improvement in the U.S. during the past 10 years was less than 3% a year—and in some periods actually was negative—while that of Western Germany, Japan, and a few other countries was 6 to 14%. Forecasts for this rate through 1990 range from 2 to 2.4% for the U.S., but 3.8% for Western Europe and 6% for Japan.

According to Mr. Kuper, new technology alone is not sufficient to support gains in productivity; that technology must be developed and put to work. He pointed out that a 1973 survey showed that 67% of America's metalworking equipment was over 10 years old—compared to 59% for the U.K., 50% for Italy, and 33% for Japan and West Germany; yet the value of NC tools shipped in 1974 was only 18% of the total. The Society of Manufacturing Engineers estimates that by 1986 the number of NC tools will reach 50% of new metalcutting tools produced. If that Delphi Study estimate is to be met, a huge number of NC tools will have to be produced and online in the next few years.

Ford Motor Co has found that robots or universal transfer devices (UTDs) retain basic problems as well as advantages, particularly when units are first installed. One such problem is management—at every level. A statement of interest made by a general manager, for instance, might cause overreaction by middle management members and result in incorporation of UTDs before all groundwork had been carried out and before all education processes had been completed at lower levels.

In addition, it is extremely important that the first application be the "right" one, that there is a definite need that can be filled better by a robot than by some other device. Sometimes a temporary installation can be set up to allow both skilled trades and engineering personnel to become familiar with the robot—and actually operate it—before it is placed online. Just as important is choosing the right robot. If the one installed can't solve the problem, it might deter future installations.

There must be proper production backup capabilities built into the system. As mentioned previously, lack of reliability could force shutdown of an assembly line if other systems could not take over when a unit could no longer do its job. Other points to consider are special tooling requirements, the adequacy of plant layout and service facilities, and test equipment.

A particularly important consideration is safety. Experience at Ford Motor Co indicates that steps must be taken to protect nearby workers, many of whom may be curious and could inadvertently get into range of an "inoperative" robot that was merely waiting for a start signal. Stop devices should be installed to permit power to the robot to be cut in emergency situations—but without cutting power to other robots. The latter occurrence could cause additional safety problems depending on the sequence step at the time power was removed.

A great deal of research into additional capabilities for robots is underway, but possibly one of the greatest concentrated efforts is being conducted in Japan. There may already be as many as 56,000 robots in use in Japan for paint spraying, assembly of
Color and smarts don't cost a lot anymore.

Here's great resolution and a bright, flicker-free display on a matrix of 512 elements by 256 lines in a terminal that's easy to program to your requirements. No longer do you have to put up with poor resolution in economy-priced terminals. Ramtek gives you a combination of true graphics—such as vectors, conics, plots and bar charts—and high-speed alphanumerics with a high-resolution industrial-quality monitor. You can choose two sets of 8 colors for both graphics and alphanumerics. Dual and split screen capability too, with all the price/performance benefits of raster scan technology. And the independent alphanumeric refresh offers you single-character addressability within a visible matrix of 25 rows of 80 characters that are bright, crisp, sharp, and well defined. The refresh memory also allows selective erase, modification, and update.

The MICROGRAPHIC terminal is controlled by a powerful Z-80 microprocessor with up to 28K bytes of PROM and 16K bytes of RAM, Ramtek's control software gives you TTY compatibility and high-level graphic functions commanded by ASCII text strings. Choose from an extensive list of options such as additional serial I/O ports, alphanumeric overlays, programmable fonts, and packaged software.

Best of all, you'll find Ramtek gives you an affordable price, depending upon your individual requirements. Find out more by contacting us. We're Ramtek, 585 N. Mary Avenue, Sunnyvale CA 94086. In a hurry? Pick up the phone and call us. We'll tell you why you can afford color and smarts.
TEKTRONIX Portable Oscilloscopes

22 high-performance models that go where you go.

Here's how to choose the TEKTRONIX Portable that's right for your application. Tektronix offers an unmatched selection of 22 portable oscilloscopes, including six storage models, designed to meet the testing requirements of the electronics industry. These high-quality scopes are used for computer servicing, communication system maintenance, research, education, and production testing.

Your specific measurement needs should guide you in selecting the TEKTRONIX Portable that's best for you. First consider your performance, price and weight requirements. Then choose a model from one of our four oscilloscope lines. Each combines portability, reliability and ruggedness with unique features and capabilities.

400-Series Performance Leaders

Take lab quality into the field with TEKTRONIX 400-Series Portable Oscilloscopes. Choose from nine models, including the 350-MHz 485, the widest bandwidth portable available today. If you need to capture fast, non-repetitive events, the TEKTRONIX 466 is the only portable that can store a single-shot waveform at its full 100-MHz bandwidth. For military applications, consider the 465M, the new commercial equivalent of the AN/USM 425 inservice standard 100-MHz Oscilloscope. The factory-installed DM44 Delta Delayed-Sweep Option adds a direct numerical readout to live TEKTRONIX 400-Series Scopes. At $445, it's the least expensive, most accurate way to make digital-voltage, current, temperature and differential-time measurements. In the photograph, the DM44 is shown with the high-performance 475A, our new, moderately priced 200-MHz oscilloscope. Each TEKTRONIX 400-Series Portable weighs less than 26 pounds.

200-Series Miniscopes

These go-anywhere miniscopes are the perfect traveling companions. Powered by internal batteries or external ac, and weighing less than 3.7 pounds, 200-Series Portables fit easily into your briefcase or toolbox. Four models, with bandwidths to 5 MHz, are available. If you need to make numerical-voltage and current measurements, select the unique 1-MHz 213 DMM/Oscilloscope. All 200-Series Miniscopes are ruggedized to withstand the high-shock conditions and extreme temperatures of remote locations.

300-Series Portables — Excellent Size/ Weight/Performance Combinations

Four models from SONY/TEKTRONIX make up the 300-Series Family. All weigh less than 11 pounds, yet offer bandwidths to 35 MHz (the SONY/TEKTRONIX 335). Various oscilloscopes feature dual trace, delayed sweep, battery operation, and long-term storage. Take SONY/TEKTRONIX 300-Series Portables with you for servicing industrial control systems, on-board ship equipment and remote computer terminals—wherever light-weight, medium-bandwidth scopes are required.

T900-Series Low-Cost Oscilloscopes

Priced from $695, T900 Scopes are ideal for cost-sensitive education, servicing, and manufacturing applications. Choose from five bench-top models including four dual-trace and one delayed-sweep oscilloscope.

If your requirements call for a versatile, low-cost, 35-MHz scope, examine the two newest members of our T900 family — the T932A and the T955A. Both feature composite triggering and differential while retaining all the popular features of their predecessors—the T932 with variable trigger-holdoff and the T935 with delayed sweep. We've even kept the prices the same.

All T900-Series Oscilloscopes are designed for ease of operation, simple maintenance, reliability and long life. They're the quality, low-cost scopes from Tektronix.

Service and Support Programs

Purchasing a TEKTRONIX Oscilloscope means more than buying an instrument from the industry leader. Applications assistance, training programs, worldwide service, and a large family of probes and accessories are available to help you get the most out of your TEKTRONIX Instrument. Classes in product theory and maintenance are also offered. The Long-Term Support Program insures continued parts availability. And your Tektronix Field Engineer will work with you to solve even the toughest servicing problems.

Here's How To Purchase a TEKTRONIX Portable

To order a TEKTRONIX Portable Oscilloscope, contact your Tektronix Field Engineer. He can also arrange for a demonstration and provide complete specifications. Or for our latest Portable Oscilloscope Brochure, write: Tektronix, Inc., P.O. Box 190, Beaverton, OR 97077. In Europe: Tektronix Limited, P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

For accurate, reliable service instruments, you can depend on us.
<table>
<thead>
<tr>
<th>Product</th>
<th>Storage Models</th>
<th>Nonstorage Models</th>
<th>Other Special Features</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>475A</td>
<td>100 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>475A</td>
<td>25 MHz @ 10 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>314</td>
<td>10 MHz @ 1 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>214</td>
<td>500 kHz @ 10 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>T912</td>
<td>10 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>485</td>
<td>350 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>47/5A</td>
<td>250 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>47/5A</td>
<td>200 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>465</td>
<td>100 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>465M</td>
<td>100 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>455</td>
<td>50 MHz @ 5 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>335</td>
<td>35 MHz @ 10 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>326</td>
<td>10 MHz @ 10 mV/div</td>
<td>yes</td>
<td>Internal battery</td>
<td>2100</td>
</tr>
<tr>
<td>323</td>
<td>4 MHz @ 10 mV/div</td>
<td>yes</td>
<td>Only 7 lbs (3.2 kg)</td>
<td>1445</td>
</tr>
<tr>
<td>221</td>
<td>5 MHz @ 5 mV/div</td>
<td>yes</td>
<td>Only 3.5 lbs (1.6 kg)</td>
<td>1025</td>
</tr>
<tr>
<td>213</td>
<td>1 MHz @ 20 mV/div</td>
<td>1 mV/div</td>
<td>Low cost for high-bw</td>
<td>1080</td>
</tr>
<tr>
<td>212</td>
<td>500 kHz @ 10 mV/div</td>
<td>yes</td>
<td>Variable trigger-holdoff and differential</td>
<td>1435</td>
</tr>
<tr>
<td>T935A (New)</td>
<td>35 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>T902A (New)</td>
<td>35 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>T92</td>
<td>15 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>T92R</td>
<td>15 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>T921</td>
<td>15 MHz @ 2 mV/div</td>
<td>yes</td>
<td>yes</td>
<td></td>
</tr>
</tbody>
</table>

**Manufacturing Notes:**

- Optional, factory-installed, direct numerical readout of time intervals and DMM functions for the 465, 466, 475, and 475A.
- All models have a range of sweep speeds, including 5 m/s, 10 m/s, and 20 m/s.
- The 465M model is notable for its low cost and dual-trace capability.
- The T922 model features a rackmount version.
- The T921 model is the lowest cost model.

**Note:** The prices listed are subject to change without notice.
Our logic tester's guided probe is smart.

And you can make it downright brilliant.
Fluke logic testers are ahead of their time—the first to test µP boards at rated speed.

We've gone beyond simply handling µPs in circuit. Take our computer-guided probing system; we call it "Autotrack," you'll call it indispensable.

Autotrack minimizes the back-probing necessary to find the defect, and automatically directs your operator's probing. A powerful built-in algorithm is the secret.

Simply put, our testers have smarts. And, we help otherways. Our 3040A system features a large alphanumeric LED display squarely in front of the operator's nose to eliminate back-and-forth neck fatigue, "CRT-squint" and resulting misprobes.

And there's more, like automatic thresholds by pin. Loop breaking routines. Special diagnostics for wired-or and bus structures. Time savers. Cost savers.

We've minimized programming requirements too. Simply load the IC library and describe IC locations and pin connections with the intelligent 3041A programming station. It's complete with CRT, keyboard line printer and dual floppy disks.

Smart as our Autotrack is, you can make it even smarter through priority tables that further reduce diagnostic time.

Yes, with your help, our bright logic testers can be brilliant. CALL (415) 965-0350 COLLECT for details. For a complete technical package, write on your company letterhead to Don Harter, Fluke Trendar Corp., 630 Clyde Ave. Mountain View, CA 94043. Europe: Fluke (Nederland) B.V., P.O. Box 5053, Tilburg, The Netherlands. Phone: (013) 673973. Telex: 52237.
parts, servicing machine tools, welding, and die casting. In addition, the Japanese government might set up a national project to build a totally automated, completely unmanned factory. An assembly robot in this factory might have vision capability.

Seventy laboratories in Japan are conducting research on robots. All are either funded by the government or attached to universities. Projects range from pure research into vision and manipulation to pattern and voice recognition.

In the U.S., the National Bureau of Standards has pressed the concept of industrial robots coupled with machine tools as a step toward an automatic factory. This study has been in addition to its sponsored research into sensors and computer control systems for industrial robots.

Several control hierarchies, each involving feedback, would be involved in an industrial robot for the automated factory. Lowest level would involve servococontrol of joint functions. Next, primitive function routines would be sequenced to perform more complicated tasks at the second level. At the third level, the last in the "lower" group of the control hierarchy, elemental move commands would serve as inputs.

Two higher control levels complete the hierarchy. Input task commands plus sensory feedback from the robot and the workstation cause the fourth level to send sequences of elemental move commands back to the third level. Finally, the fifth or top level of control would be responsible for assigning tasks to different workstations. This hierarchical partitioning of control problems into subproblems is expected to ease the use of sensory feedback in real-time control systems for robots and computer integrated manufacturing systems.

Summary

Such activities as listed here and discussed more thoroughly at the SME conferences are expected to have considerable impact on the future of practical robots. The overall picture is far too extensive to be covered other than briefly in a survey such as this. Reports on research into relevant areas can be located in various scientific media.

References


Circle 169 on Inquiry Card
Rare bird.

An editing CRT that's ideal for transaction processing.

Lower software costs. Easier programming.
System builders say our Model 1200 Editing Terminal is ideal for transaction processing. We agree.
The Model 1200 makes programming easier because it tells the programmer (and the host computer) the status at the terminal. Communications strap setting, printer errors, operator mode key setting, and more.
The Model 1200 also cuts down on host computer loading by automatically setting modified data "tags," whenever a field is updated, so the host computer can request only modified fields, and skip thousands of needless compare operations.
To further lighten the load on the host computer, the Model 1200 has programmable send keys that let the program regulate the amount of data returned to the computer as terminal loading varies.

More productive operators.
Thanks to a 9 x 12 character matrix, the Model 1200 has crisp, clear, strikingly sharp characters. So operators see their work better and make fewer mistakes. Data entry is incredibly accurate due to field attributes like low intensity, numeric only, blink, and inverse video.
Editing is fast and easy, too. Single keystrokes insert and delete characters and lines.

All our standard goodies. Only $1383.*
A big, 12-inch screen, 128-character ASCII set, upper and lower case, 15 cps Typematic repeat on all keys, and a 24-line display are standard. So is our exclusive No Hassle toll-free 800 number for service. One call gets you service. Where you need it. Worldwide.
So go ahead. Get a CRT terminal that's specifically designed for transaction processing. Perkin-Elmer's Model 1200 Editing Terminal.

For more information, write Perkin-Elmer Data Systems Sales and Service Division, 106 Apple Street, Tinton Falls, New Jersey 07724 or telephone toll-free 1-800-631-2154.

CIRCLE 53 ON INQUIRY CARD

PERKIN-ELMER
Data Systems
Meet HP's new Logic Analyzer that captures state, timing and glitch information simultaneously.

Now you can approach logic debugging from a timing or state point of view.

HP's new 1615A Logic Analyzer now gives you unmatched capability for system logic analysis. Use it as a 24-bit state analyzer for real-time monitoring of program execution. Use it as an 8-bit timing analyzer for locating problems on control lines or other asynchronous system elements. Or, with its cross triggering and arming capability between timing and state modes, use it as a combination of state and timing analyzers to debug interaction problems between synchronous and asynchronous system elements.

This powerful new logic analyzer lets you perform many tasks such as evaluating system performance at the time of a glitch; verifying I/O data stability prior to reading a port; monitoring handshake sequences at specific points in a program where a problem exists; and more. Using simple keyboard entries to pinpoint areas of interest in system activity you save both development and debugging time of synchronous and asynchronous digital systems.

If you're designing digital systems, this combination state and timing analyzer priced at $6800*, will help you reduce development costs and troubleshooting time. Your local HP field engineer has all the details. Give him a call today.

* Domestic U.S.A. prices only.
Trigger on glitches. A glitch on an input to a one shot (channel 5) is causing a false interrupt (channel 7). This glitch (which is intensified to distinguish it from data) can be used to trigger state as well as time displays.

State Analysis—The “Software” approach

Trigger on state. The interrupt vector (0030) can be used as the trigger point to observe address flow prior to the false interrupt. Evaluation shows that the I/O port address 8080 always appears four machine cycles prior to the interrupt vector.

Observing state display shows address flow at the moment the glitch occurs and reveals that the I/O port address 8080 always occurs at the same time. This would lead you to observe I/O related signals for transitions occurring simultaneously with the glitch.

Observing timing display of signals on I/O and one shot shows that the glitch on the input to the one shot (channel 5) occurs four machine cycles before the trigger point and is coincident with the transition on I/O read (line 3) indicating possible capacitive coupling.
Tuesday Morning

Session 1 10 am-12:30 pm
Looking Ahead at High Density Packaging
Organizer/Co-chairman: Stanley M. Stahlbans, Hughes Aircraft Co, Newport Beach, Calif

1960's-style ICs have shortcomings in the 1970's, and as the 1980's are approached, ceramic wiring board packaging technologies and hybrid microcircuits are emerging. Future semiconductors will most likely be packaged in leadless chip carriers and/or assembled to microcircuits from pretestable tape chip carriers. This session will encompass such packaging problems and solutions from the user's viewpoint.

"LSI Package Standardization," Daniel I. Amey, Sperry Univac Computer Systems

Electro '78, to be held in Boston's Hynes Auditorium, will be a 3-day exposition including a wide range of conferences, product exhibitions, and special attractions, all directed toward the theme, "Look Ahead." The show, as in previous years, is co-sponsored by the New England and New York sections and chapters, respectively, of the Institute for Electrical and Electronic Engineers and the Electronic Representatives Association.

The Convention Committee, under the direction of Convention Manager, Harold S. Goldberg, Data Precision Corp, Wakefield, Mass, has designed a professional program consisting of 34 half-day technical sessions. All will address here-and-now trends, needs, and applications on subjects ranging from automatic test equipment and home computing, to fiber-optic data links. Beginning at 10 am each day, sessions will run concurrently during both the morning and afternoon. In addition, a special evening session devoted to "A New Beach-Head for Scientific Discovery: The Human Energy Field," will begin at 8 pm on Wednesday. Convention exhibits will encompass new high technology electronics products and systems. Exhibit hours will be from 9:30 am to 6 pm on Tuesday, 9:30 am to 8 pm on Wednesday, and 9:30 am to 5 pm on Thursday.

Special attractions on Monday, May 22, the day prior to the Electro '78 opening, will include an all-day marketing conference and the Keynote Luncheon. The latter will be held in the Boston-Sheraton Convention Ballroom at noon. Keynote speaker will be Bernard Gordon, President of Analogic Corp. This luncheon also will be the platform for presentation of the Omega Achievers Award for Television/Radio to General David Sarnoff. An acceptance speech will be made by Robert Sarnoff. The annual All-Industry Reception will take place on Tuesday from 6:30 to 8:30 pm in the Grand Ballroom.

A film theater, from 10 am to 4:30 pm each day will exhibit the latest films, which have been screened by the co-sponsors, on new technology advances.

Registration fees for Electro '78 are $6 for IEEE members and $9 for nonmembers. Deadline for advance registration is May 5.

The following excerpts cover sessions of interest to Computer Design readers, and evolve from information available at press time.

Professional Program Excerpts

"Computer Memory Density And Its Packaging Implications," Bruce G. Tenpas, Control Data Corp
"Memory Systems—An Ultimate In Packaging Density," Emory Garth, Texas Instruments, Inc
"LSI In Computers—A Systems Approach," Don Seraphin, International Business Machines, Inc
"High Density Packaging Applied To A Mainframe Computer," Lin C. Wu, Amdahl Corp

Session 2 10 am-12:30 pm
Software for Microprocessors
Organizer/Chairman: Max Schindler, Electronic Design, Rochelle Park, NJ

User-oriented systems and applications software expand microprocessor utilization even faster than improvements in hardware. The session opens with a survey and comparison of the most
NEC JUST MADE INTEL'S
8080A TWICE THE MICROPROCESSOR
IT USED TO BE.

Introducing the μPD8080AF from NEC Microcomputers.
Now you can get a microprocessor that's absolutely identical to Intel's
8080A.
And we can prove it.
In three separate tests using standard Intel programs, conducted
by three independent laboratories, the μPD8080AF was demonstrated
to be, both parametrically and functionally, exactly the same as the
8080A. (The certified results of the tests are available upon request).
Which means that now there's a microprocessor that's pin for pin and
program compatible to the Intel 8080A.
And available in plastic or ceramic.
Of course, we continue to offer
our original μPD8080A—a microprocessor with enhanced arithmetic capa-
bility and logical flags.
With either an μPD8080AF or
μPD8080A comes our complete line
of standard peripheral chips: Plus
state-of-the-art support chips like the
8k Electrically Erasable PROM
(μPD458), a Universal Synchronous
Receiver/Transmitter Data Commu-
nications Controller (μPD379), a
450ns 32K ROM (μPD2332) and a
Floppy Disc Controller (μPD372)
that can control up to four IBM 3740
compatible drives, and a complete
line of the most reliable memories
you can buy.
All backed up by applications sup-
port available nationwide.
The μPD8080AF from us. And the
8080A from them.
Even with a program, you won't
be able to tell them apart.
NEC Microcomputers, Inc., Five
Militia Drive, Lexington, MA 02173.
(617) 862-6410.

NEC microcomputers, inc.
We use an Auto-trol Corporation system to draw printed circuits for our new mini's. Every one of the Denver-based firm's automated design and drafting systems contains one of our own Sperry Univac mini's.

The real-time capability of Sperry Univac mini's allows each Auto-trol interactive, multi-discipline system to support up to twelve design stations. Not only can the designer perform a variety of design/drafting functions in 2 and 3 dimensions, but also concurrently generate bill of material, wire lists, job accounting, and other tasks.

The Sperry Univac mini behind this amazing system is just part of our complete family of mini-computers supported by powerful software.

One of them is right for your system application. Whether it be business data processing, scientific, instrument control, or data communications.

For more information, write to us at
draw their own replacements.

Sperry Univac Mini-Computer Operations,
2722 Michelson Drive, Irvine, California 92713.
Or call (714) 833-2400.
Sperry Univac. Mini's that think like mainframes.
They should draw your interest. Even if you don't draw schematics.
prominent microprocessor software and instruction sets, then presents several novel software systems.

"Software Capabilities of Prominent Microprocessors," William E. Augustine, Datapro Inc
"Configuration Software for Interactive Applications," Edward Jay Kleban, ECD Corp
"Microprocessor Development Tools Have Come of Age," Mike Kane, Intel Corp
"TAL-80, a High Level Language for the 8080," David Benezey, CM Software, Inc
"Tradeoffs in the Development of Microprocessor Software," Michael Rooney, Boston Systems

Session 3  
10 am-12:30 pm  
Testing Microprocessor-Based Boards
Organizer/Chairman: Jack Holland, Harris Corp, Ft Lauderdale, Fla

Literature available to aid the designer in developing microprocessor-based boards shows that with a "system" on a new board, the manufacturing labor costs are greatly dependent on the test costs. This session gives several approaches of attacking problems associated with testing microprocessor based boards.

"A User Look at On-Board Functional Testing," Nick Wells, Digital Equipment Corp
"A Test Strategy for Microprocessor-Based Boards," Peter Hansen, Teradyne, Inc
"Simulation Aids for Complex PCBs," David Schneider, Instrumentation Engineering
"Structured Testing," Burnell West, Data Test Corp

Session 4  
10 am-12:30 pm  
Bridging the Analog-to-Digital Gap
Organizer/Chairman: Robert Morrison, Burr-Brown Research Corp, Tucson, Ariz

In the past, components and techniques have existed to bridge the gap from the linear world to the digital environment of the microprocessor. It has been necessary to revamp traditional analog approaches through size and price reduction. This session provides material to guide an engineer in designing with these new components. Circuits, software, and architecture specifically intended for microprocessor analog interfaces will be discussed.

"Hybrid Data Acquisition System," Jeffrey R. Riskin, Analog Devices Inc
"Update Your Analog Designs for Today's Microcomputer World," Steve Harward, Burr-Brown Research Corp
"Simplify Analog I/O System Design—Design It With Low Cost Microprocessor Compatible Components," Bob Calkins, Micro Networks

Session 5  
10 am-12:30 pm  
Recent Advances in Computer Aids to Circuit Design
Organizer/Chairman: J. J. Golinski, Bell Laboratories, Holmdel, NJ

Talks include the major interest areas of modeling and characterization, hybrid and logic analyses, tolerance analysis, and future direction for tolerancing. This session is oriented toward applications and presents much breadth.

"Statistical Modeling for Circuit Design," E. M. Butler, Bell Laboratories
"SCAMPER—A New Simulator for Circuit Analysis," J. Miller and M. Blostein, McGill University, Canada

"Hybrid Simulation for LSI Design," A. R. Newton and D. O. Pederson, University of California at Berkeley
"A Multi-Level Simulation Strategy," Harold Shichman, Bell Laboratories

Session 6  
10 am-12:30 pm  
Entrepreneuring with New Applications for Electronics
Organizer/Chairman: Thomas Jones, Massachusetts Institute of Technology, Cambridge, Mass

Identifying real-world problem areas which are amenable to solution by the application of electronic technologies requires a variety of approaches. The need for the innovator to be present at the site of the problem seems to be a fundamental prerequisite for the identification of new applications. Case histories involving the identification problem, the application of the electronic technology to it, and marketing implications are presented in this session.

"An Overview of 'Search for Future Electronic Applications,'" Alberto Socolovsky, Electronic Business
"An Industry Searches for Future Electronic Applications," Dave Beaubien, EG & G, Inc
"The Role of a Component Manufacturer," Fredrico Faggini, Zilog, Inc
"Venture Capital for Future Electronic Applications," John Mahor, Exxon Enterprises

Tuesday Afternoon

Session 8  
2:43 pm  
High End Microcomputer Applications
Organizer/Chairman: Joe Austin, Digital Equipment Corp, Marlboro, Mass

This session will define the high end microcomputer as being a single-board, 16-bit computer. The applications described will illustrate the basic concept of microcomputer small package/ large performance and will discuss choosing system components.

"Microcomputer Network for Manufacturing and Process Control," Dick Pleau, Data General Corp
"High End Microcomputer for Multi-Terminal Applications," John Cohen, Quandex Corp
"16-Bit Microcomputer in the Control Environment," Greg Golian and Deene Oden, Texas Instruments, Inc
"The America's Cup Yacht Race—An Example of 16-Bit Microcomputer Power and Flexibility," David Schanin, Digital Equipment Corp

Session 9  
2:43 pm  
Using ATE More Effectively
Organizer/Chairman: Dick Stein, Computer Automation, Irvine, Calif

When automatic test equipment (ATE) is utilized to test electronic subassemblies, a manufacturing focal point is created, which is often overlooked. By datalogging and fault-trend analysis, the full measure of payback can be realized. This session will describe a means of implementing various testing and design feedback functions at this testing focal point.

"In-Circuit Test System Data Logging," Tom Coleman, Faultfinders, Inc
A phone jack.
That's all it takes to connect the Extel R.O. teleprinter to the switched telephone network.
Because we've replaced conventional external interface equipment with an integral modem that includes FCC registered line access circuitry all the way to the telephone line.
This means that with no more external signal hardware than a telephone connecting jack, the Extel R.O. printer can receive a call, answer the call, and send its own answer back (up to 63 characters), all without human intervention—automatically.
And you don't have to deal with several companies to complete the installation. One technician can do it during one call.
Internal integrated DAA/DLC. It's another example of technological leadership by Extel, a pioneer in solid state teleprinters, expandable dot matrix printing, internal memories, automatic dialing and integral selective calling systems.
Learn more about Extel's complete line of modular, programmable teleprinters. Contact Gary Morris—Phone (312) 564-2600 Fax 72-4398; TWX 910-686-4782; or use the coupon.
You'll get the best connection in teleprinters.

EXTEL
Being first is our business
CIRCLE 56 ON INQUIRY CARD

Extel introduces
the most advanced hookup system in the teleprinter industry.
When you put a name like Classic on a new computer, you've either got a lot of nerve. Or a lot of computer.

Introducing the MODCOMP Classic.

A lot of computer.

Forget megabytes, bits and nanoseconds for a μ sec.
Because what you really need for a successful computer installation is cost/performance, ease of implementation and reliability/maintainability.

For years, MODCOMP has led the medium class computer market in all of these critical areas.

Now we've set a new standard for super minis.
The MODCOMP Classic.

Classic. A lot of computer. But not a lot of money.
The Classic costs less than any other super mini on the market. Yet, in benchmark tests, it's outperformed the best of them. The reasons?
• A new super-fast floating point processor.
• Lightning fast context switching provided by seven MAP files and 240 general purpose registers.
• MOS or core memory with effective cycle times as low as 150 nanoseconds.
• Up to 0.5 megabytes of memory is directly addressable.
• A unique multi-word (16-80 bit) architecture.
• An enhanced instruction set, with 55 special Fortran oriented instructions.
• I/O processors that can handle up to eight million bytes per second.
• And a CPU that can execute many instructions in 200 nanoseconds.
Built to save you the biggest expense of all - downtime.

The Classic will give you the performance you want. It's also designed to give you the reliability and maintainability you need.

Our exclusive wire-wrapped PC boards are more reliable and easier to service than soldered boards. Hardware diagnostics and convenient test connectors allow you to test all system components and locate faults quickly. And the PC boards plug in and out for easy, fast replacement.

When you buy a Classic, you also get our experience and product development tools to help you get your system up and running fast. And our service and support to keep your system running, successfully.

A complete family of computers. Plus field-proven software.

The Classic is not just one new computer. It's a complete family of computers, supported by a full complement of peripherals, process I/O interfaces and software operating systems for process control, data communications, terminal-based information processing, business data processing and distributed networks. And the Classic is upward compatible with all other MODCOMP computers.

Whether you're a computer user or an OEM, if you're thinking about buying or expanding a computer system, consider cost and performance. Short term and long term.

And consider Classic. Because when you get to the bottom line, there's only one choice. Classic.

For more information, send for our brochure.

MODCOMP
Dedicated to your success
Modular Computer Systems, Inc.
1650 W. McNab Road
Ft. Lauderdale, FL 33309
Phone (305) 974-1380
CIRCLE 57 ON INQUIRY CARD

CLASSIC

MODCOMP
MS-53, 1650 W. McNab Road
Ft. Lauderdale, FL 33309

Please send me your brochure: "MODCOMP Classic. The standard of computing excellence."

Name
Address
City    State    Zip
Phone
My application is
My need is    immediate    soon    future
"Utilizing the ATE System for More Than Just Go/No-Go Testing," Michael W. Salter, GenRad, Inc

“A Distributed Processing System for Manufacturing Information,” David A. Smith, Computer Automation, Inc

Session 10 2-4:30 pm
μ-Interfacing Today and Tomorrow
Chairman: Narpat Bhandari, Signetics Corp, Sunnyvale, Calif
Panelists Paul Brokaw, Analog Devices; Tom Frederickson, National Semiconductor Corp; Dan Dooley, Precision Monolithics Inc; John Titus, Tychox, Inc; Bernie Gorden, Analogic Corp; and Kent Simcoe, Intel Corp will focus on analog and digital interfacing in µP-based systems through describing the role of new peripherals, converters, and other related products. Systems interfacing problems such as accuracy, speed, partitioning, hardware/software tradeoffs, and price/performance will be examined.

Wednesday Morning

Session 14 10 am-12:30 pm
Microprocessor Applications in NASA
Organizer/Chairman: Fred Lesh, California Institute of Technology, Pasadena, Calif
NASA is continually discovering myriad uses for microprocessors. This session explores interesting NASA microprocessor applications on the ground, in space, and in the sea.


“Microprocessor Networks for Spacecraft Support,” Tony Villasenor, Goddard Space Flight Ctr

“ESCORT-A Data Acquisition and Display System to Support Research Testing,” Robert L. Miller, Lewis Research Ctr

“A Microprocessor-Based Nimbus 6 Ground Station,” William E. Holmes, Goddard Space Flight Ctr

“A Distributed Microprocessor System for Topographic Imaging of the Ocean Floor,” George R. Hansen, Jet Propulsion Laboratory

Session 16 10 am-12:30 pm
Peripherals for Home Computers: A Look Into the Future
Organizer/Chairman: Clark E. Johnson, Jr, Micro Communications Corp, Waltham, Mass
This session will present an overview of home computers and look at peripheral requirements over the next five years. Included will be systematization of the peripheral interface bus; memory requirements and how new technologies may satisfy them; the manufacturer's view of peripheral requirements; and the future role of large mainframe manufacturers.

“The Home Computer in the Next Five Years: A Fad or a Revolution?” Jerry Wasserman, Arthur D. Little, Inc

“A System Approach to 1/0,” Robert Glorioso, Digital Equipment Corp

“Where It's At—Low Cost Data Storage for Memory Intensive Systems,” Dennis Speliotis, Micro Bit Corp

“What Role Will the Big Guys Play?” John R. Morrison, Control Data Corp

“What's Needed in Peripherals? From the Users' Point of View,” Steven Leininger, Tandy Advanced Products

Session 18 10 am-12:30 pm
Logic Measurement and Development Products
Organizer: Bill Farlow, Tektronix, Inc, Beaverton, Ore
Chairman: James Geisman, Tektronix, Inc, Beaverton, Ore
This session will look at test equipment for logic measurement and development, including manufacturer details on availability. Knowledgeable engineering users of this equipment will describe their point of view and requirements; and an analyst will review future trends in the market.

“Data Domain Analysis—Where From and Where To?” Charles House, Hewlett-Packard Co

“Logic Measurement and Development Tools for the Engineer,” Bruce Hamilton, Tektronix, Inc

“The Use of Microprocessor Design Aids,” Warren Salz, Digital Equipment Corp


Wednesday Afternoon

Session 20 2-4:30 pm
Examining Single-Chip μP Products
Organizer/Chairman: V. K. L. Huang, Bell Telephone Laboratories, Holmdel, NJ
With increasing LSI capabilities, one-chip microcomputer systems provide cost-effective solutions to systems design. This session will examine the state-of-the-art in the development of single-chip microcomputer products, by emphasizing performance tradeoffs as the optimum single-chip design for cost sensitive segments of the microcomputer market.

“Low End Processors Reviewed and Projected,” Phil Hughes, National Semiconductor Corp


“TMS 9940—Single-Chip Microcomputer,” John Bryant, Texas Instruments Inc

“Sophisticated One-Chip Microcomputer and a Powerful Microprocessor,” Bernard Peuto, Zilog, Inc

“Single-Chip Microcomputers,” Jim Vittera, Mostek Corp

Session 21 2-4:30 pm
Computer Applications in Public Utility Control Centers
Organizer/Chairman: Kiell Carlson, General Electric Co, Schenectady, NY
This session will include descriptions of computer system architecture, application programs required to control the system, the database required to support online computer codes, and man-machine interfaces. In addition, aspects of system operation training will be covered.

“The Architecture and Functions of Control Computer Installations,” Tomas E. Dy Liacco, Cleveland Electric Illuminating Co

“Application Programs in a Control Center Environment,” N. Peterson, Systems Control, Inc

“Data Base Requirements and Designs for Control Centers Operation,” Ralph Masiello, Autocon Industries, Inc

“Utility Control Center Man-Machine Interfaces,” Harold Pantis, Philadelphia Electric Co

“System Operator Training, Today and in the Future,” Max Anderson, University of Missouri

Session 22 2-4:30 pm
μP Applications in Instrumentation. How Smart is Smart?
Organizer/Chairman: Henry P. Hall, GenRad, Inc, Concord, Mass
Early microprocessor-based instruments received a lot of publicity. They used the microprocessor's power in several ways—
Whatever you need in an IC socket... RN has 'em all!

—and with "side wipe" reliability

**Production Sockets**

- **NEW! ICL Series**
  - 26% lower profile—.150"
  - Ideal for high density, high volume configurations.
  - Provides maximum vibration resistance. Solder type, single leaf "side-wipe" contacts. 8 to 40 contacts.

- **ICN Series**
  - High reliability general-purpose sockets. Low insertion force allows automatic IC insertion. In solder or wire-wrap. 6 to 64 contacts. Dual leaf "side-wipe" contacts.

- **ICA Series**
  - High reliability pin socket contacts. Low profile in solder or wire-wrap. 8 to 40 contacts.

- **TS Series**
  - Very long contact life. Very low insertion force. Ideal for incoming inspection. With 14 to 40 contacts. Also strip sockets up to 21 positions.

- **IC Series**
  - Moderate cost, long life. Designed for general test and burn-in up to 350°C. With 14 to 40 contacts.

- **ICN/S2 Series**
  - Lowest cost burn-in socket available. Designed to accept IC extraction tool. With 8 to 40 contacts, with strip sockets up to 25 positions.

**Write Today for New RN "Product Selection Guide"...**

and informative book "What to Look for in IC Interconnects." Free from RN—the people who make more kinds of high reliability sockets than anyone.

ROBINSON NUGENT, INC.
ROBINSON-NUGENT, INC. • 800 East Eighth Street • New Albany, Indiana 47150 • Phone: (812) 945-0211
CIRCLE 58 ON INQUIRY CARD
To a PDP-11, our EMU™ is the World's Fastest Disk.

Seeing is believing. When you connect our EMU (Extended Memory Unit) to your PDP-11/04 through 70 don't be surprised to see a look of astonishment from your CPU.

To a PDP-11 the EMU looks just like a DEC fixed head disk. However, instead of waiting 8.5 to 17 milliseconds average access time for a disk, the EMU requires only 2.1 microseconds to set up control registers. That's anywhere from 4,000 to 8,000 times faster than fixed head disks.

More throughput. The EMU transfers information at a 1 microsecond selectable data transfer rate. That's 16 times faster than the RF/RS-11 and 4 times faster than the RJS-04 disk.

EMU adds life. An EMU can add years of productive life to an overloaded PDP-11 system. Budgetwise it makes sense.

Environmentally safe. Because the EMU is unaffected by shock, vibration, temperature or high particulate atmospheres it is particularly suited to shipboard installation and other "disk hazardous" environments.

Big, bigger, biggest. You can start with 512 KB and build to 2.8 MB in a 10½" x 19" rackmount chassis. With an additional 5¼" chassis you can have 4.0 MB.

Advantageous applications. Here are some of the many advantages to replacing your PDP-11 disk with an EMU.

Time sharing: Decreased wait states, faster response times.
Program development: Faster assembly, linking and compilation.
Data communications: More communications lines per processor.
Data Base Management: Faster information access.
Data Acquisition: Higher sampling frequencies.
Process Control: Higher control loop bandwidths.
Data Analysis: Ability to handle 1024 by 1024 floating point word data arrays at near processor speeds with BASIC, FORTRAN, and other high-level languages.

Relax. The EMU is totally hardware and software compatible with every PDP-11/04 through 70. Battery backup provides nonvolatility and a one year warranty reflects our confidence in our extensive component burn in and system testing procedures.

Now showing. We are holding a series of free EMU seminars throughout the U.S. to explain specific applications in detail.

If you would like to attend, circle the appropriate reader service number on "the coupon you can't fill out."

The EMU can be seen at:
Mini/Micro '78 Booth 719-723 Philadelphia April 18-19 and NCC Show Booth 1803-1809 Anaheim June 5-8

Invite me to see the World's Fastest Disk!
CIRCLE 59 ON INQUIRY CARD

Send me your new brochure.
CIRCLE 166 ON INQUIRY CARD
DEC compatible memories... from the first.

Monolithic Systems Corp
14 Inverness Drive East
Englewood, Colorado 80110
303/770-7400

DEC and POP are registered trademarks of Digital Equipment Corporation.
© 1978, Monolithic Systems Corporation
simplifying the circuitry, giving better performance, and adding new features. Several “smart” analog instruments will be discussed in this session, showing how these instruments advantageously use the microprocessor.

“The Application of a Microprocessor to an Atomic Absorption Spectrophotometer,” S. B. Smith and R. G. Schleicher, Instrumentation Laboratory, Inc

“A Microprocessor-Based 1-MHz Impedance Meter,” W. F. Byers, H. P. Hall, and R. C. Sullivan, GenRad, Inc

“Dual-Slope A-D Conversion with a Microcomputer,” John M. Lund, John Fluke Manufacturing Co


Session 23 2-4:30 pm

Computer Graphics

Highlighting recent advances in the field of computer graphics, this session reviews the progress of a decade, discusses the burgeoning field of digital television, presents a technique for automatically digitizing engineering drawings, and scans the important area of hardcopy output devices.

“Computer Graphics—A Decade of Progress,” Carl Machover, Machover Associates Corp

“Digital TV Systems,” Michael Neighbors, B-K Dynamics

“Automatic Digitizing of Engineering Drawings,” Norman Altman, Altman Associates Inc

“Digital Hardcopy Techniques,” Alan J. Dawes, Versatec, a Xerox Co

Thursday Morning

Session 26 10 am-12:30 pm

Microprocessors as Manufacturing Support Tools
Organizer/Chairman: John Trombly, Hewlett-Packard Co, Andover, Mass

Microprocessor benefits include cost effectiveness, fewer human errors, better control, and more useful use of labor. This session will include papers discussing various approaches to hardware and software development, including cost and performance of a microprocessor-based test system. Microprocessor functioning in test, diagnostic, and inventory control will also be discussed.

“Microprocessors in Manufacturing—An Overview,” John E. Trombly, Hewlett-Packard Co

“Microprocessor-Based Test Stations,” John Lang and Pablo Roth, Analog Devices Inc

“Microcomputers on the Production Floor,” Laurie Barber, Digital Equipment Corp

“Using Microprocessors in Test, Diagnostic, and Inventory Control,” Don Kesner, Motorola Semiconductor Products

Session 27 10 am-12:30 pm

New Generation Memory Devices: Their Technology and Applications
Organizer/Chairman: Sam Young, Mostek Corp, Carrollton, Tex

In the past, IC memories were targeted at mainframe applications to displace core. Recent cost and product breakthroughs have opened up many new markets; new technologies and products are leading manufacturers into broader market areas. This session will discuss major technologies, including present and future products and applications.

“The Impact of VMOS on Semiconductor Memories,” Chris Peterson, American Microsystems, Inc

“Applying the New Bipolar RAMs,” Tom Goodman, Fairchild Semiconductors

“New Generation Memory Devices,” Ward Parkinson, Mostek Corp

“Charge-Coupled Device Memories,” Kirk F. MacKenzie, Intel Corp

“Bubble Memories,” Bill Mavity, Rockwell International Corp

Thursday Afternoon

Session 31 2-4:30 pm

Latest Techniques and Design for Solid-State Communication
Organizer/Chairman: Lewis G. McCoy, American Radio Relay League, Newington, Conn

Many developments in the field of solid-state and communications have not been covered at recent conferences. The session will present the latest techniques used with vertical MOSFETs for high frequency applications in communications; and the use of solid-state solar-electric cells in practical applications for communications will be discussed.

“High Frequency VMOS Power Transistor Come of Age,” Ed Oxner, Siliconix, Inc

“Modern IC Applications in Communications Systems,” M. V. Hoover, RCA Solid State Div

“Low Cost Microwave,” Dana W. Atchley, Microwave Associates, Inc


Session 32 2-4:30 pm

Minis and Micros—Convergence on the Same Market
Organizer/Chairman: Bryan Knox, Mostek Corp, Carrollton, Tex

The semiconductor industry is introducing more 8- and 16-bit machines with fully integrated system logic elements and software support. The minicomputer industry, however, is capitalizing on present architectures by partially integrating computing elements of existing minis. This session will deal with the extent of market overlap, as a function of technological advantages/disadvantages.

“Minis vs Micros: Tradeoffs and Considerations,” Bob Reynolds, Zilog Inc

“Modular Solutions to Complex Problems,” Wayne Garten, Intel Corp

“Micros vs Minis: Are They Really Converging on the Same Markets?” Jack McKeen, Digital Equipment Corp

“Micro/Mini System Tradeoffs and Market Segments,” Ed Zander, Data General Corp

Session 35 2-4:30 pm

Industrial Applications of Optical Communications
Organizer/Chairman: David Medved, Meret Inc, Santa Monica, Calif

This session will emphasize current uses of short-haul, ruggedized fiber-optic, and free space systems for transmission of high speed digital or analog data in high EMI environments. It will also cover industrial and practical applications of optical data communications systems, and problems encountered in field testing and siting.

“Geophysical Measurements Using Fiber Optics,” J. Van Der Laan, Roger S. Vickers, and Robert Morgan, Stanford Research International

“Fiber Optics Video Systems,” F. Daby and R. Chesler, Times Wire & Cable Co

“Free Space Optical Data Links,” R. Gray, Meret, Inc

“Optical Waveguide Subsystem Design and Component Selection,” A. Fairal and E. Lottty, Siecor Optical Cables, Inc

“Practical Applications in Fiber Optics,” R. Anderson, Galileo Electro Optics

“Fiber Optics in Harsh Environments,” N. Marshall and B. Thomas, Hughes Research Laboratory
A new, low cost, color graphics display generator

It's all in the keyboard

A complete high performance, color graphics display generator using your monitor or ours

AYDIN CONTROLS' new Model 5217 Keyboard Generator has it all in the case—dual asynchronous RS232C interface (to 25K Baud), power supply, a complete single channel display generator and of course the keyboard!

Outstanding user features incorporated into AYDIN'S new keyboard generator include:
- 55 user defined special function keys
- 256 different character/graphic symbols in two different sizes. All can be user defined
- 256 programmable computer only tabs
- Integral light pen requiring no software support
- Stores up to 4 separate display pages of 80 characters per line with 48 lines per page
- Complete edit capability
- Powerful communication codes
- Separate control by character of color (1 of 8 colors), blink, protect, intensity, size and normal or inverse video
- Red, blue and green video outputs for color, and separate video output for monochrome

The Model 5217 low cost keyboard generator, is software compatible with AYDIN CONTROLS' high communications speed (up to 600K bytes/sec.) multi-channel Model 5215 color graphics display generator. Now you have a choice—the 5217 for small systems and remote applications or the 5215 for large system applications.

Interested in how we can pack all this performance into a keyboard case? Call or write us today—we'll let you in on it.

AYDIN CONTROLS
One source for all your CRT display requirements
414 Commerce Drive
Fort Washington, Pa. 19034
Phone (215) 542-7800
TWX (510) 661-0518

CIRCLE 60 ON INQUIRY CARD
Introducing the first 32K EPROM.
Single 5-volt supply. Fully static.
Biggest ever. From Texas Instruments.

Four 8Ks in a single 24-pin package. Or two 16Ks. TI's new TMS 2532—a 32K 5-volt EPROM (erasable programmable read-only memory). The first and the biggest of its kind.

With applications now demanding more and more memory in the same size space, the new TMS 2532 is both practical and economical. Because TI offers a plug-in 32K ROM for volume production. Because system upgrading is a snap—the TMS 2532 is pin-compatible with 8K and 16K 5-volt models.

In addition, there is less assembly cost. Greater board density. Improved reliability. And, the TMS 2532 is a dollar saver compared to 8Ks and 16Ks.

Easy programming
Designed for facilitating rapid program changes in high-density, fixed-memory applications, the new TMS 2532 features speedy programming. A single TTL level pulse is all that's needed for simple in-system programming.

Any location can be programmed in any order. Either individually, in blocks, or at random. Which cuts programming time to a minimum. Existing EPROM programmers can do the job.

Erasing is simple, too. All you do is just expose the chip to high intensity ultra-violet light through the quartz window exactly as you would with any other EPROM.

MORE MEMORY CAPACITY results from state-of-the-art design techniques that keep the TMS 2532 EPROM chip only slightly larger than an 8K chip (foreground).

Fully static operation
Like all EPROMs from TI, the new TMS 2532 continues the fully static tradition that makes designing much easier. There are no clocks. No timing signals. No hassles. Cycle time equals access time.

Low-power operation
The TMS 2532 also sets new standards in energy saving. At 840 mW maximum power (worst case—$T_a = 0^\circ\text{C}$), it uses less power than a 2708. Yet has four times the memory capacity. And when the TMS 2532 is deselected, it automatically assumes a low power mode—50 mW typical.

Matching 32K ROM
When programming is finalized and you're set for volume production, you can readily switch over to TI's TMS 4732, a 32K mask-programmable, production-proven read-only memory.

It's a direct plug-in for the TMS 2532. Note on the illustration that they utilize practically identical pin configurations. In fact, when you order the TMS 4732, merely specify that Pin 20 be active low (CSI) and Pin 21 be active high (CS2) to achieve plug-in compatibility.

Wide-choice EPROM family
With the addition of the TMS 2532, TI now offers you a broad selection of compatible EPROMs. All available in 24-pin packages. All having speeds of 450 ns. All sharing the same production-proven N-channel process. All having the same basic pin configuration. Which paves the way for increasing memory capacity in the future should your needs so dictate.

This wide-choice EPROM family includes the 8K TMS 2708, the low-power 8K TMS 27L08, the cost-effective 16K TMS 2716 (see table below). And more members are on the way.

For additional information on the first 32K EPROM, as well as on other family members, write Texas Instruments Incorporated, P. O. Box 1443, M/S 669, Houston, Texas 77001.

---

<table>
<thead>
<tr>
<th>Device</th>
<th>Complexity</th>
<th>Organization</th>
<th>Operating Supplies</th>
<th>No. of Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMS 2708</td>
<td>8K</td>
<td>1K x 8</td>
<td>+12 V, ±5 V</td>
<td>24</td>
</tr>
<tr>
<td>TMS 27L08</td>
<td>8K</td>
<td>1K x 8</td>
<td>+12 V, ±5 V</td>
<td>24</td>
</tr>
<tr>
<td>TMS 2716</td>
<td>16K</td>
<td>2K x 8</td>
<td>+12 V, ±5 V</td>
<td>24</td>
</tr>
<tr>
<td>TMS 2532</td>
<td>32K</td>
<td>4K x 8</td>
<td>+5 V</td>
<td>24</td>
</tr>
</tbody>
</table>

© 1978 Texas Instruments Incorporated

TEXAS INSTRUMENTS
INCORPORATED

CIRCLE 61 ON INQUIRY CARD
Over a half mile of product displays and an array of mini/microcomputer systems, peripherals, and industry services will be presented at the Mini/Micro Computer Conference and Exposition to be held at the Philadelphia Civic Center. All 24 conference sessions will take place in meeting rooms near the exposition floor. Each will end with an informal interchange between session speakers and attendees on topics including microcomputer software development, distributed processing, troubleshooting, computer graphics, microcomputers and the energy crisis, and small business systems and users.

In addition to the regular sessions there will be two special seminars entitled “Mini/Microcomputer Applications” and “Step-by-Step Design of Microprocessor Systems,” respectively. The first will take place on Monday, April 17 at The Holiday Inn. Sponsored by the Institute of Electrical and Electronics Engineers (IEEE), this applications course will build a knowledge of basic hardware configurations, memory systems, I/O schemes, and debugging methods. The course will emphasize microcomputer applications and the hardware and software development processes. The second, sponsored by the International Society for Mini and Microcomputers (ISMM), will take place on Wednesday, April 19 in the Civic Center. The aim of this course will be to expose participants to step-by-step procedures for the design and implementation of microprocessor systems using wait/go, test-and-go, interrupts, and direct memory access as modes of operation.

Advanced registration fee for Mini/Micro '78, including all three days of the conference and show, is $60 ($75 at the door). One-day conference and show price is $25; one-day show-only price is $5. The IEEE-sponsored seminar will require an advance fee of $70 (members), $85 (nonmembers), and $30 (students). At the door, fees will be $85, $105, and $35, respectively. The ISMM seminar will be priced at $40 (advance) or $50 (at the door). Further inquiries concerning the Mini/Micro Computer Conference and Exposition should be sent to 5528 E La Palma Ave, Suite 1, Anaheim, CA 92807, or call (714) 528-2400.

The following program is limited to information available at press time. Only sessions of particular interest to Computer Design readers are covered.

---

**Technical Program Excerpts**

### Tuesday Morning

<table>
<thead>
<tr>
<th>Session</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 3</td>
<td>9:30 am-12 noon</td>
</tr>
</tbody>
</table>

**Microcomputer Software Development: Choosing Among the Different Methods**
Organizer/Chairperson: Carol Anne Ogdin, Software Technique, Inc

<table>
<thead>
<tr>
<th>Session 4</th>
<th>9:30 am-12 noon</th>
</tr>
</thead>
</table>

**Distributed Processing**
Organizer/Chairman: Roger Billings, Billings Computer Corp

### Tuesday Afternoon

<table>
<thead>
<tr>
<th>Session</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 5</td>
<td>1:30-4 pm</td>
</tr>
</tbody>
</table>

**Small Business Systems**
Organizer/Chairman: Don Schnitter, Basic/Four Corp

<table>
<thead>
<tr>
<th>Session 6</th>
<th>1:30-4 pm</th>
</tr>
</thead>
</table>

**Philosophy of Computer Network Troubleshooting**
Organizer/Chairman: Frank Urban, Hewlett-Packard Co

---

### Session 7
1:30-4 pm

**16-Bit Microcomputers**
Organizer/Chairman: Edward J. Zander, Data General Corp

### Session 8
1:30-4 pm

**Design Approaches to Selecting Prefabricated Packages**
Organizer/Chairman: George Benoit, Zero Corp

### Wednesday Morning

<table>
<thead>
<tr>
<th>Session</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 9</td>
<td>9:30 am-12 noon</td>
</tr>
</tbody>
</table>

**Industrial Microcomputer Networks: Fact or Fiction**
Organizer/Chairman: Dwight Carlson, Process Computer Systems

<table>
<thead>
<tr>
<th>Session 10</th>
<th>9:30 am-12 noon</th>
</tr>
</thead>
</table>

**Minicomputer Application Languages**
Organizer/Chairman: Michael Lebeda, Computer Automation Inc

<table>
<thead>
<tr>
<th>Session 11</th>
<th>9:30 am-12 noon</th>
</tr>
</thead>
</table>

**Assessing the Economic Feasibility of Minicomputers: Business, Tax, and Financial Considerations**
Organizer/Chairman: John Daley, Arthur Young & Co
NOW DELIVERING

A Half Million Word Computer


A Whole Line of Peripherals & Software

THE PACKAGE. Complete selection of peripherals. Both military & commercial specs. Fully integrated & documented. Supported by a wide range of systems software including RMX/RDOS.

That's Why We're #1 in Mil-Spec Computer Systems

ROLM

MIL-SPEC Computers

4900 Old Ironsides Drive, Santa Clara, CA 95050. (408) 988-2900. TWX 910-338-7350.

In Europe: 645 Hanau, Muehletstrasse 15, Germany, 06181 15011, TWX 418-4170.

CIRCLE 62 ON INQUIRY CARD
Intel delivers the micro components designers

There's no more efficient way to solve your interface and control requirements for microcomputer-based systems than our peripheral components.

They're single-chip solutions to even the most complicated operations, integrating up to 22,000 transistors per chip to replace circuit boards full of discrete logic with a single component. Result: you cut parts cost, reduce package count and board space, and simplify both development and operating software.

We've designed each of these peripheral chips to be an intelligent, programmable component in your system and to perform most functions with minimal cpu supervision. The resulting decrease in cpu overhead provides your system with higher performance and increased throughput.

The dedicated function components below are available now, with more on the way. Here's a brief description of their versatility.

8271 Programmable Floppy Disk Controller. Provides full control of up to four standard or minifloppy drives. (Available early 1978.)

8273 SDLC/HDLC Protocol Controller. For SDLC and HDLC communications.

8275 Programmable CRT Controller. Provides fully buffered interface and control of almost any raster scan CRT display.

8278/8279 Programmable Keyboard/Display Interfaces. Keyboard/sensor array input scan, and output scan for LED, incandescent and other displays. 128-key or 64-key input.

8251A Programmable Communications Interface. Industry standard USART for synchronous or asynchronous serial data transmission, including bisync.

8253 Programmable Interval Timer. Contains three independent 16-bit counters, programmable modes from dc to 2MHz.

8255A Programmable Peripheral Interface. General purpose I/O interface with 24 individually programmable I/O pins.

8257 Programmable DMA Controller. Provides four-channel, high speed direct memory access independent of CPU.

8259 Programmable Interrupt Controller. Handles eight levels of vectored priority interrupt. Expandable to 64 levels.

"I can accomplish almost any I/O function with one chip using Intel's versatile peripheral interfaces and dedicated device controllers."

...
computer peripheral are talking about.

UPI-41™ is Intel's Universal Peripheral Interface, bringing distributed intelligence to microcomputer systems for the first time.

Actually a highly integrated, user-programmable microcomputer, UPI-41 is a new solution that obsoletes custom LSI and specialized discrete designs for interfacing most low and medium speed peripherals with an MCS-80™, MCS-85™ or MCS-48™ microcomputer.

Intel delivers UPI-41 in two versions that make it easy for you to implement your own designs. The 8741 includes an erasable and reprogrammable 1K-byte EPROM, for development, testing and low volume production. Then the 8041, with masked ROM, provides maximum economy in high volume.

We've taken the UPI-41 concept a step further with the 8278, described at left. The 8278 is the first of several preprogrammed 8041's that we've adapted to specialized applications.

Because UPI-41 is a microcomputer, we've given it the same high level of support we give all our microcomputers. UPI-41 is supported by our Prompt™ 48 Design Aid, the Intellec® microcomputer development system with resident UPI-41/MCS-48 Macro Assembler. Plus applic-

"And, for my special I/O requirements, Intel's UPI-41 Universal Peripheral Interface is user programmable to control nearly any other peripheral device."

ocations assistance worldwide, full documentation, training classes, design seminars and a rapidly expanding users' software library.

Intel's peripheral components, and the MCS-80, -85 and -48 microcomputers they support, are available through:


intel delivers.


Circle 63 for information.
Session 12  9:30 am-12 noon
Criteria Used in Selecting and Evaluating a Minicomputer
Organizer/Chairman: John P. Gallager, A. O. Smith Corp

Wednesday Afternoon

Session 13  1:30-4 pm
Microcomputers and the Energy Crisis
Organizer/Chairman: Al Vitale, Control Logic Corp

Session 15  1:30-4 pm
The Microcomputer Software Crisis
Organizer/Chairman: Andrew A. Allison, Consultant

Session 16  1:30-4 pm
Computer Graphics With Minis/Micros
Organizer/Chairman: Carl Machover, Carl Machover Associates, Inc

Thursday Morning

Session 17  9:30 am-12 noon
The Emerging Role of the Microprocessor in Material Handling
Organizer/Chairman: John M. Hill, Computer Identities Corp

Session 18  9:30 am-12 noon
Alternative Minicomputer System Architectures
Organizer/Chairman: Malcolm Stiefel, Mitre Corp

Session 20  9:30 am-12 noon
Small Disc Memory Trends
Organizer/Chairman: Robert Hagen, California Computer Products, Inc

Thursday Afternoon

Session 21  1:30-4 pm
Mini/Micro Interface Testing
Organizer/Chairman: Frank Urban, Hewlett-Packard Co

Session 22  1:30-4 pm
Fixed Disc Technology Files Vs Removable Disc Technology Files
Organizer/Chairman: Bud Bleiniger, Microdata Corp

Session 23  1:30-4 pm
Micro-Based Custom Terminals and Systems
Organizer/Chairman: Martin S. Albert, Custom Terminals Corp

Session 24  1:30-4 pm
New Directions for Small Systems Users
Organizer/Chairman: Ed Bride, Hewlett-Packard Co

An 8½ inch Microprocessor Controlled Impact Printer for just $345*

Now that's what we call Practical!

Laugh all the way to the bank, OEM's. With both matrix impact print head and built-in microprocessor controller, our DMP-8UP is a budget printer in price only. In practice, it's one of the greats. You can print 80-96 columns of both data and text at a fast 110 cps. Turn out up to four copies at once on regular 8½ inch roll paper, even on 4-fold forms and labels. Not only are all needle drivers and diagnostic routines included with the microprocessor, but you can choose the interface function you want — parallel ASCII, RS-232C/1-Loop, or switch-selectable baud rates from 110 to 1200. You even get the economy of easily-replaceable ink rollers and a self-reversing 10-million character life ribbon.

All that for $345*? It's phenomenal... and it's also very Practical.

PRACTICAL AUTOMATION, INC.
Trap Falls Road, Shelton, Ct. 06484
Tel: (203) 929-5881

CIRCLE 67 ON INQUIRY CARD
The FPS AP-120B Array Processor

A great contribution to technology, the minicomputer, but it can't give you the computational power required for scientific applications such as digital signal processing, structural design and simulation, and image processing. That's why FPS developed the AP-120B Array Processor—a new power in computing.

The AP-120B Array Processor gives economical minicomputer systems the extraordinary computational power of large computer mainframe systems. For example, an AP-120B has been used in a PDP-11/34 system to reconstruct and analyze complex digital images. Without the AP-120B, the task would take more than two hours. With the AP-120B, it takes less than thirty seconds—that's a 240X improvement!

While the PDP-11/34 and AP-120B offer considerably more compute power for less money than a PDP-11/70, a PDP-11/70 and AP-120B offer even greater data handling capabilities.

The FPS architecture is no secret. The design and instruction set take full advantage of the vector or array structure of most scientific algorithms. What's more, this computational power is controlled by simple subroutine calls from a FORTRAN program in the PDP-11, or other popular minicomputer.

The FPS Math Library includes more than 200 of the most commonly used scientific subroutines, and because the Array Processor is readily programmable, new routines can be easily added.

Hundreds of FPS Array Processors are in use today by people who want to retain the hands-on control and affordability of a minicomputer system, but require the exceptional throughput of a large mainframe for their applications.

Find out how this new power in computing (typically under $50K complete) can benefit your application. For more information and an FPS Array Processor brochure, use the reader response number or coupon below. For immediate consultation, contact Floating Point Systems directly.

The Age Of Array Processing Is Here . . . and FPS Is The Array Processor Company.
After you've checked double-sided floppy, the best-designed.

Introducing the simple, versatile MFE 700/750.

We took a whole new look at floppy disc technology. And came up with a whole new kind of flexible disc drive.

The MFE 700/750 is the smallest full-sized floppy around, which gives you extra design flexibility.

And because we designed from scratch—not from an existing model—we were able to provide state-of-the-art features throughout. For example:

Our floppy uses a fast, precise HELI-BAND™ positioning system instead of the less-accurate lead screw.

In addition to our AC motor, we offer a unique brushless DC motor which cuts power consumption in half and won't add to your heat problem.

Our twin ceramic heads act as nearly frictionless load pads. They actually help extend media life.

Our IBM compatibility is true compatibility, including track 43 write-current switching, tunnel erase for sharper trim and less fringing, and a data separator that can handle either a missing-clock or a non-missing-clock scheme.

Standard features include data transfer rates of 250/500K bits/sec. and a packing density of 3400/6800bpi. And our standard option list is the longest in the industry. We can tailor a unit to your exact needs.

Naturally, we offer single-sided models, too.

Once you've talked to the company everybody's heard of, talk to us. We'll show you why the best design is more important than the biggest name.

For details, contact MFE, Keewaydin Drive, Salem, New Hampshire 03079, Tel. 603-893-1921/TWX 710-386-1857/TELEX 94-7477.

Europe: MFE Products SA, Vevey, Switzerland, Tel. 021 52.80.40/TELEX 26238.
out the best-known check out
ABOUT THE SEMINAR. This is a lecture/laboratory course that treats more advanced topics of microcomputer interfacing and programming, and features a complete 8080A microcomputer breadboarding station for each pair of participants. The stations will be assigned for use during the entire week, both during formal class as well as in the participant's stateroom when class is not in session. Upon successful completion of this course, a certificate of completion and One CEU units will be awarded. One CEU represents 10 contact hours of participation in an organized educational experience under responsible sponsorship, capable direction, and qualified instruction. VPI & SU has no affiliation with the cruise line or travel agent; the cruise line has no specific involvement with the seminar program.

COURSE OUTLINE. First Session (Sunday). Introduction to and history of microcomputers. Assignment of laboratory breadboarding station and microcomputer. Distribution of course literature.

Second Session. Review of basic digital electronic and microcomputer interfacing/programming concepts. Experiments involving the breadboarding of interface circuits to the laboratory 8080A microcomputer.

Third Session. Experiments and lectures on interrupt servicing and programmable interface chips, including the 8255 programmable peripheral interface, the 8253 interval timer, and the 8251 USART.

Fourth Session. Assembly language subroutines for the 8080A/8085. Multi-precision arithmetic routines, I/O routines for teletypes and CRTs, sorting, list searches, hashing, tables, etc. Resident interpretive debuggers and editor/assemblers.


Sixth Session. 8080A vs 8085 Z-80 microprocessor chips. Recent 8080-system chips. Example of a PID control algorithm. Future trends in the microcomputer area. Other topics.

WHO SHOULD ATTEND? This course will be of benefit to scientists and engineers who are or will be users of microcomputers and who wish to learn more advanced hardware skills, e.g., interfacing of ADCs, DACs, and programmable interface chips, as well as assembly language software techniques, e.g., multi-precision mathematical routines, hashing, sorting, list searches, I/O to teletypes and CRTs, and data structures. Presidents, managers, group leaders, and others who are in decision-making roles concerning products that involve the use of microcomputers would benefit not only from the hardware and software skills taught, but also from the discussions of future directions in the microcomputer area and trade-offs in the application of microcomputers in products.

EDUCATIONAL MATERIAL. Six (6) texts and/or laboratory workbooks in the popular Bugbook series written by the course instructors and their colleagues, as well as some hand-out material, will be used during the course and retained by the participants. Approximately 1850 pages of text material on 8080A/8085 based systems will be provided.

LOCATION OF THE COURSE. This cruise ship course is the result of a search for new and interesting short course sites that would permit participants to combine business with pleasure. It gives each participant an opportunity to bring along his or her spouse or the entire family (special cruise rates are available for children) to participate in an interesting and enjoyable experience. The cruise ship cost covers virtually all normal expenses for the week as well as special air fare to Miami. There will be at least 30 hours of formal class work, or six hours per day, which permits the cost of the course to be tax deductible as an educational business expense according to U. S. Treasury regulation 1.162-5. Arrangements for workshop registration and cruise accommodations must be made separately.

WORKSHOP COST. The workshop cost is $395, which includes registration, instructional leadership, textbooks and handout materials, certificate, and administrative costs. To register, complete the registration form and return it with your check to the Donaldson Brown Center at the address indicated on the form.

CRUISE COST. The minimum cost is $575, with other rates available depending upon the accommodations required. Each participant is responsible for individual cruise accommodations and payment for these. Cruise accommodations are arranged through Travel Masters, 220 N. Main Street, Blacksburg, Virginia 24060. Telephone, (703) 951-8000.

DEADLINE FOR CRUISE RESERVATIONS. All cruise payments must be made by April 15, 1978. This is a requirement specified by the TSS Carnival cruise ship. Enrollment after this date will be dependent on available space on the cruise ship. Workshop registrations should be received by the University by the same date.

Questions should be addressed directly to the course instructors, David G. Larsen (703) 951-6478, Dr. Peter R. Rony (703) 951-6370 or Dr. Paul E. Field, (703) 951-5376.
It's also:
- an intelligent terminal with simple I/O.
- a display processor with Z-80 microcomputer.
- a stand-alone computer with optional floppy disc.
- a software development system with assemblers, text editors, and BASIC.
- a keyboard accessible color graphics design machine with vector, circle, arc, and rectangle.
- a color display with variable size alphanumeric.

in a single compact package for your:
- process control systems.
- medical instrumentation systems.
- business graphics/alphaneumric applications.
- data processing configurations.
- credit verifying systems.
- computer aided design.
- tomography and thermography readout.
- utility control terminal stations.
- corporate financial information access stations.
- software development.
- drafting and graphics design.
- reservations terminals.

*Single quantity domestic USA price for 13" tube with 512 x 256 resolution. 512 x 512 resolution and 15" and 19" tubes available. Illustration is of 19" tube model.

For more information call your local-area Chromatics representative listed below.
Or contact one of our factory Applications Engineers at Chromatics, Inc., 3923 Oakcliff Industrial Court, Atlanta, Georgia 30340
404-447-6797

See you in Anaheim!
Booth 1726, NCC exhibit.

Chromatics
NEW DIMENSIONS IN COLOR GRAPHICS

SALES REPRESENTATIVES
Ala.: Huntsville Col-Ins-Co. 800/327-6600
Ariz.: Phoenix Thorson Co. 602/956-5300
Calif.: Irvine Thorson Co. 714/557-4450
Calif.: Los Angeles Thorson Co. 213/476-1241
Calif.: Mountain View Thorson Co. 415/964-9300
Calif.: San Diego Thorson Co. 714/292-8525
Calif.: Santa Barbara Thorson Co. 805/964-8751
Colo.: Denver Thorson Co. 303/759-0809

Fla.: Orlando Col-Ins-Co. 305/423-7615 (local calls) 800/432-4480 (inside Fla.) 800/327-6600 (outside Fla.)
Ga.: Atlanta Col-Ins-Co. 800/327-6600
La.: Baton Rouge Col-Ins-Co. 800/327-6600
Mass.: Framingham Bartlett Assoc. 617/879-7530
Md.: Bethesda Bartlett Assoc. 301/656-3061
Mich.: Detroit WKM Assoc. 313/588-2300
N. Mex.: Albuquerque Thorson Co. 505/265-5655
N.Y.: White Plains Bartlett Assoc. 914/949-6476
N. C.: Winston-Salem Col-Ins-Co. 800/327-6600
Ohio: Cleveland WKM Assoc. 216/267-0445
Ohio: Dayton WKM Assoc. 513/434-7500
Pa.: Pittsburgh WKM Assoc. 412/892-2953
Pa.: Wayne Bartlett Assoc. 215/688-7125
S.C.: Columbia Col-Ins-Co. 800/327-6600
Tex.: Austin Thorson Co. 512/451-7527
Tex.: Dallas Thorson Co. 214/233-5744
Tex.: Houston Thorson Co. 713/771-3504
Wash.: Seattle Thorson Co. 206/455-9180

CIRCLE 71 ON INQUIRY CARD

N. C.: Winston-Salem Col-Ins-Co. 800/327-6600
Ohio: Cleveland WKM Assoc. 216/267-0445
Ohio: Dayton WKM Assoc. 513/434-7500
Pa.: Pittsburgh WKM Assoc. 412/892-2953
Pa.: Wayne Bartlett Assoc. 215/688-7125
S.C.: Columbia Col-Ins-Co. 800/327-6600
Tex.: Austin Thorson Co. 512/451-7527
Tex.: Dallas Thorson Co. 214/233-5744
Tex.: Houston Thorson Co. 713/771-3504
Wash.: Seattle Thorson Co. 206/455-9180
TEKTRONIX thinks your logic analyzer should be as versatile as you are.

1. I need to see logic the way I think logic.
2. I need to have confidence in my measurements.
3. I need to identify my problem in one pass.
4. I need to do the entire design job—timings and logic.
5. I need to know my design works every time—not just some of the time.
The logic analyzer... it's become the essential measurement tool for digital designers like you. But just a logic analyzer isn't enough. Because your logic analyzer should be as versatile as you are. Our dictionary calls versatile capable of turning with ease from one to another of various tasks. And versatile is exactly what you have to be in your day to day digital design work. Versatile in the tasks you perform, and versatile in your role as part of the design team. And so you need a logic analyzer every bit as versatile as you are. One that lets you turn with ease. From hardware to software analysis. Or from microprocessor to non-microprocessor design.

**TEKTRONIX LOGIC ANALYZERS: THE VERSATILE ONES**

**VERSATILE CONFIGURATIONS:** Concentrate on new applications — not on learning a new logic analyzer. Modules that plug in to any Tektronix 7000 Series oscilloscope let you "build" the logic analyzer you need.

**VERSATILE FEATURES:** You — not the logic analyzer — decide how you’ll look at logic. Go from state tables to mapping to timing — without going to another logic analyzer. Touch a button and select binary, hex, octal, mapping, timing, GPIB, or ASCII. You need confidence in your measurements. So you want the best possible resolution. And that means you need to sample faster than the system under test — the faster the better. So Tek Logic Analyzers let you sample asynchronously up to 100 MHz at a resolution of 15 ns. You're looking at a lot of information in digital systems — yet you want to find your problem in one pass. Our large, formatted 4K memory can deliver up to 1024 bits per channel. You need to see what's on — and off — the bus. Synchronous and asynchronous operation in the same logic analyzer lets you perform software and hardware analysis. Your design has to work right every time. Automatic Data Comparison will verify it for you. Or identify any fault. While you're busy elsewhere.

**VERSATILE APPLICATIONS:** Tektronix Logic Analyzers stay with you. For design; debugging; and troubleshooting. For hardware and software analysis. For timing and state applications. For whatever job is at hand. Versatile — so you can do today's job and tomorrow's. So you can change applications without changing your logic analyzer.

Contact Tektronix Inc., P.O. Box 500, Beaverton, OR 97077. In Europe, Tektronix Ltd., P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

**Look at logic in your language: choose binary, hex, octal, mapping, timing, GPIB, or ASCII**

**The faster your measurements, the better the resolution. Sample up to 100 MHz at 15 ns resolution**

**See all the information you need to see with our large 4K formatted memory**

**Get the whole picture: verify logic on the bus synchronously; verify timing sequences asynchronously**

**Concentrate on other work while Automatic Data Comparison verifies operation — or identifies faults**
All at once, it's Harris.

Harris now delivers the most cost/performance effective multi-use computer system in the industry.

Our new family of high performance systems — S115, S125 and S135 — together with our powerful VULCAN Virtual Memory Operating System supports up to 64 terminals, simultaneously.

This is a whole new line of medium-scale, multi-use systems with increased reliability and new state-of-the-art technology. You get greater I/O throughput. MOS memory with error correction. Powerful microprocessor based CPU. Broad selection of highly reliable peripherals. And all operate with ANSI 74 COBOL, FORTRAN, RPG II, FORGO, SNOBOL, and extended BASIC.

The Harris S100 systems take on many different jobs all at the same time. Multistream batch processing. Multiple concurrent RJE’s, both host and remote. Multiple interactive time sharing. Real-time processing. And this new generation of high performance computer systems from Harris delivers these all to you, concurrently.

If your need is distributed processing, time sharing, data base management, or any type of concurrent multi-use application, benchmark our new computer system against any other system in the industry.

Harris Computer Systems, 1200 Gateway Drive, Fort Lauderdale, Florida 33309. Telephone (305) 974-1700. Europe: Harris Intertype, Ltd., 145 Farnham Road, Slough, SL1 4XG, England.

All at once, it's Harris.
CURRENT SEMICONDUCTOR MEMORIES

Increasingly rapid improvements in density, storage, and fabrication of semiconductor memories confront the designer with an everchanging spectrum of products and capabilities. A comprehensive overview of various technology options assures reliable, efficient, and cost-effective memory implementations.

Eugene R. Hnatek  Monolithic Memories, Incorporated, Sunnyvale, California

The advent of the 4k dynamic metal-oxide semiconductor random-access memory resulted in the adoption and proliferation of semiconductor memories in lieu of ferrite core for bulk storage applications. This choice was based on device reliability, performance, and cost, and the potential for further dramatic price reduction. Additionally, the microprocessor has provided a spur to increased usage of semiconductor memories. In fact, industry experts predict that the total dollars spent on semiconductor memories in the form of programmable read-only memory, read-only memory, electrically programmable read-only memory, and static and dynamic read-write random access memory will be eight times that spent on microprocessors during 1978.

Differing system applications have spawned various categories of semiconductor memories, each with peculiar advantages and disadvantages, and thus have exerted a major influence on end-system configuration and performance. Until recently, most system designers have devoted their design efforts almost entirely to microprocessors—with cursory attention to add-on memory. Today, semiconductor memories offer a multitude of capabilities and costs; thus, the choice of memory is critical to overall computer system performance.

Different categories of semiconductor memories and specific data storage applications where they find primary use provide system designers a wide range of options. In general, metal-oxide semiconductor (MOS) electrically programmable read-only memories (EPROMs) and dynamic random-access memories (RAMs) are extensively used in micro and minicomputer applications, while the slow electrically alterable read-only memories (EAROMs) are more suited to peripherals, at present. In addition, dense dynamic MOS RAMs are used in large volume in small and large mainframe computers for bulk storage. Bipolar programmable read-only memories (p/ROMs) provide high speed microprogram capability to microcomputers, minicomputers, peripherals, and small and large mainframe computers. Bipolar RAMs are used as scratchpad and file memories in minicomputers and small and large mainframe computers. The most recent category of memory that is receiving considerable attention is the MOS static RAM, which is challenging the bipolar RAM from performance and cost viewpoints both in buffer.
and cache applications and in microcomputer and peripheral applications. Magnetic bubble memory, charge-coupled device (CCD) memory, and high density (32k and 64k) MOS ROMS find extensive applications as tape, disc, and drum memory replacements.

Memory Technology Background

Clearly, integrated circuit (IC) technology has made the semiconductor memory a viable product. Literally thousands of cells, each consisting of one or more transistors, plus resistors or capacitors, and in some cases diodes, can be placed on a single chip along with driving and decoding circuits. Some technologies make it easier and cheaper to form additional transistors in the cell than others, but transistors occupy area and consume power. A complex cell may take more time to react than a simple cell; therefore, tradeoffs are involved.

Discussion of the relative merits of semiconductor memories centers on packaging density (maximizing the number of bits or cells per chip), speed of the memory system in terms of access time (the faster the speed, the shorter the access time), and cost per bit of storage. Usage confusion results from the existence of many different memory categories. Imprecise and misleading terminology further confounds the problem. Not only are the acronyms intimidating, but also, they are inconsistently applied. Three separate categories—read-write scheme, permanence of data entered, and process technology—are discussed here to diminish the confusion.

A prime distinction between memories is the manner in which information is stored (written) and accessed (read). Random-access memories involve column and row matrices which allow information to be stored in any cell and accessed in approximately the same time. By contrast, "serial access" means that information is stored in column order, and access time depends on where the desired bit is with respect to the sensing station.

Shift registers are examples of serial-access memories. On a larger scale, CCDs and magnetic bubble memories are types of shift registers that are gaining in popularity for low speed applications. They are not, however, based on transistor-cell configurations.

Permanence of information entered is indicated by the designations read-write memory and read-only memory. A read-write memory permits data to be entered or read out at any time. In contrast, a ROM may have data entered either permanently or semi-permanently, mainly for readout purposes. Thus, in ROMS a permanent program is fixed or unchangeable, while a semipermanent program is reversible and may be changed.

As for process technology, memories employ the same manufacturing processes and variations as digital logic systems. These include the bipolar technologies—transistor-to-transistor logic (TTL), emitter-coupled logic (ECL), and such variations as Schottky TTL and integrated injection logic (IIL)—and the MOS technologies—p-channel MOS (p-MOS), n-channel MOS (n-MOS), and complementary MOS (CMOS). Performance qualities that distinguish products built in each of these technologies (see Semiconductor Process Technology Summary) carry over to their applications in memory devices. Technologies that permit fast logic also permit fast memories; those that permit high density logic permit high density memories, and those that permit low power-consuming logic permit low power-consuming memories. Accordingly, there is a direct carryover of principal characteristics from logic medium- and large-scale integration (MSI and LSI) to memory products. Memories and logic fabricated by the same process are also easiest to interface because of similarity of electrical characteristics.

Speed-power product (SPP) tradeoffs exist for memories just as they do for logic families. The fastest memories are bipolar ECL and Schottky TTL devices. Such devices have access times of about 5 to 100 ns; however, power consumption tends to be higher. MOS memories have access times that overlap those of bipolar devices (from about 80 ns to 5 µs), but power drain is generally lower and regulation is less critical. Presently, most semiconductor memories have shifted from p-MOS to n-MOS because of increased speed and packing density. CMOS devices have lower power consumption, but are more expensive.

---

<table>
<thead>
<tr>
<th>Semiconductor Process Technologies*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Schottky TTL (High Cost)</td>
</tr>
<tr>
<td>Plays dominant role in digital IC technology</td>
</tr>
<tr>
<td>Consumes only 0.20 of the power of saturated TTL</td>
</tr>
<tr>
<td>Fast circuit operation</td>
</tr>
<tr>
<td>High silicon area—uses multichip organization for microprocessor applications</td>
</tr>
<tr>
<td>p-Channel MOS (Low Cost)</td>
</tr>
<tr>
<td>Enhancement mode</td>
</tr>
<tr>
<td>Excellent packing density</td>
</tr>
<tr>
<td>Slow speed</td>
</tr>
<tr>
<td>n-Channel MOS (Lowest Cost)</td>
</tr>
<tr>
<td>Faster than p-channel MOS</td>
</tr>
<tr>
<td>Normally depletion mode</td>
</tr>
<tr>
<td>Needs channel stoppers for isolation</td>
</tr>
<tr>
<td>Self-aligned silicon gate improves performance</td>
</tr>
<tr>
<td>High packing density</td>
</tr>
<tr>
<td>CMOS (Higher Cost)</td>
</tr>
<tr>
<td>Utilizes both p- and n-channel on same substrate</td>
</tr>
<tr>
<td>More complex processing</td>
</tr>
<tr>
<td>Improved SPP (speed power product)</td>
</tr>
<tr>
<td>over n- and p-channel MOS</td>
</tr>
<tr>
<td>Silicon-on-Sapphire (SOS) (Highest Cost)</td>
</tr>
<tr>
<td>Similar to CMOS</td>
</tr>
<tr>
<td>Forms devices on insulating substrate of sapphire</td>
</tr>
<tr>
<td>Reduces device capacitance</td>
</tr>
<tr>
<td>Improves speed</td>
</tr>
<tr>
<td>IIL (Medium Cost)</td>
</tr>
<tr>
<td>Eliminates load resistors and current sources of TTL</td>
</tr>
<tr>
<td>Reduces power consumption over bipolar</td>
</tr>
<tr>
<td>Greater packing density than bipolar</td>
</tr>
<tr>
<td>Mixes speed of bipolar with packing density of MOS</td>
</tr>
</tbody>
</table>

*Excerpted from A User's Handbook of Semiconductor Memories by E. R. Hnatek, with permission of the publisher, John Wiley & Sons, Inc, New York, NY
Obviously static and dynamic memory cells differ. Static memories are internally regenerative. They are designed to protect against false or ambiguous operation. Conversely, dynamic memories require refreshing at periodic intervals but cost less, are simpler, and need less silicon area. Moreover, less standby power is required.

Important, but confusing, distinctions exist in the ROM class. These memories are set to yield the same output at all times unless altered to change the data placed within them. The term ROM generally refers to a memory programmed during a final mask step as part of the factory fabrication process. Factory programmed ROMs are likely to function as decoders, translators, or even as libraries of universal or standard data. Factory programming is most economical if medium to large quantities of memories with set patterns are desired, and if the circuit design is fixed. Where programs are subject to change or engineering alteration, however, some form of programmable ROM (p/ROM) may be used. In these devices permanent changes in the cell interconnects are produced either by electrically destroying or “burning out” fusible metal links or by deforming a transistor junction with an overvoltage.

**Bipolar p/ROMs**

The majority of bipolar or fusible-link p/ROMs use Schottky TTL technology to achieve address access times \(T_{AA}\) of 30 to 90 ns (max), depending on memory size and organization, typically 32 to 2048 words in either 4- or 8-bit formats. Power supply currents \(I_{cc}\) range from 65 to 180 mA (max).

p/ROMs with both open-collector and 3-state outputs are readily available. The 3-state output offers two major advantages over open-collector types. First is that a low impedance drive is available for driving capacitance on the memory output, resulting in faster low to high transition. Second is that no pullup resistor is required.

Differences in bipolar p/ROMs occur in fusing technology and methods for programming p/ROMs. Fusible materials in widespread use are nichrome, polysilicon, and titanium-tungsten. Nichrome-fused p/ROMs have been proven reliable, and are well understood, but use high voltage programming techniques; polysilicon-fused p/ROMs utilize low voltage programming techniques. While titanium-tungsten fuses provide high speed p/ROMs with low programming voltages (high reliability), they do not have high usage history. The type of fuse selected by the system designer depends upon the method of programming, which is very important, and documented reliability.

Once programmed, bipolar p/ROMs cannot be changed. Thus, they provide nonvolatile/nonalterable storage and are useful for prototype systems. Many bipolar p/ROMs are completely interchangeable (electrically and pin compatible) with an equivalent ROM. In addition, there is upward compatibility of devices, ie, the ability to replace a 512 x 8-bit 24-pin p/ROM with a 1k x 8-bit 24-pin p/ROM using the same socket and without redesigning the printed circuit (PC) board. This upward compatibility exists for other devices as well.

Bipolar p/ROMs are high speed devices, and are incorporated in systems using high performance microprocessors, such as the Z80, where it is not feasible to use slow speed MOS memories that require the CPU to wait for the memory. Some bipolar p/ROMs are designed to replace an MOS equivalent product; the MMI 6385 and Signetics 8252708 are direct, high speed, bipolar equivalents to the popular Intel 2708 MOS EPROM. Other bipolar p/ROMs are pin-compatible with static MOS RAMs, such as the MMI 6353, Intel 2114, and TI TMS4045 for use as writable control stores in microprocessor-based equipment. However, differences occur in power dissipation—especially since the 2114 and 4045 can be operated in a power-down (low power dissipation) mode, but the 6353 cannot—as well as in speed of operation. Interchangeability among these three memories provides the designer with flexibility and with ability to change from an essentially fixed program device (p/ROM) to a read-write memory device (static RAM) without a major PC board redesign.

Today’s state-of-the-art in density for bipolar p/ROMs is 6192 bits, organized as 1024 x 8-bit and 2048 x 4-bit words. In the near-term future, 16,384-bit p/ROMs should become available in both open-collector and 3-state organizations. Two performance areas are being stressed: high speed [low address access time \(T_{AA}\)] and low power consumption. Since these two characteristics cannot be obtained concurrently, several versions of the same organizations will exist—a speed enhanced version and a low power consumption version—all with both open-collector and 3-state outputs. In addition, high speed switched and asynchronous asynchronous registered p/ROMs will soon be available in both Schottky TTL and low power Schottky TTL technologies.

Although bipolar p/ROMs traditionally have been used for programming writable control stores, this situation will change in the near-term future. MOS RAMs and p/ROMs will become available and will impact this market. One such device, the Mostek 120-ns, 150-mW 64k MOS ROM, which should have a \(T_{AA}\) of 80 ns, should be available by 1980.

**Bipolar ROMs**

Bipolar ROMs are available with speeds of from 25 to 40 ns and with capacities up to 16,384 bits (Table 1). Work on 32k and 64k density storage devices is in process.

Bipolar ROMs duplicate MOS ROMs in (1) memory cell array, (2) X address decode or row select circuitry, and (3) Y address or column select circuitry. Output drivers are used to provide the degree of output drive desired for off-chip load circuits. Since bipolar devices have much lower impedance than MOS, more drive capability is required throughout the bipolar ROM circuitry. An input buffer inverter should be fast and capable of driving the multiple row-select gates.

Bipolar ROMs are fabricated using Schottky TTL technology to obtain low access times and low power requirements. By eliminating the programming circuitry, smaller die size and higher reliability monolithic
TABLE 1

<table>
<thead>
<tr>
<th>Organization</th>
<th>Part Number*</th>
<th>( T_{\text{max}} ) max</th>
<th>( I_{\text{co}} ) max</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 x 8 bits</td>
<td>6230/6231-1</td>
<td>50 ns</td>
<td>125 mA</td>
</tr>
<tr>
<td>256 x 4 bits</td>
<td>6200/6201-1</td>
<td>45 ns</td>
<td>125 mA</td>
</tr>
<tr>
<td>256 x 8 bits</td>
<td>82S2214</td>
<td>60 ns</td>
<td>175 mA</td>
</tr>
<tr>
<td>512 x 4 bits</td>
<td>6205/6206-1</td>
<td>60 ns</td>
<td>130 mA</td>
</tr>
<tr>
<td>512 x 8 bits</td>
<td>82S215</td>
<td>90 ns</td>
<td>170 mA</td>
</tr>
<tr>
<td>1024 x 4 bits</td>
<td>6240/6241-1</td>
<td>100 ns</td>
<td>170/180 mA</td>
</tr>
<tr>
<td>1024 x 8 bits</td>
<td>6282/6283-2</td>
<td>55 ns</td>
<td>170 mA</td>
</tr>
<tr>
<td>1024 x 9 bits</td>
<td>6260/6261-1</td>
<td>100 ns</td>
<td>165/175 mA</td>
</tr>
<tr>
<td>1024 x 10 bits</td>
<td>6255/6256-1</td>
<td>100 ns</td>
<td>165/175 mA</td>
</tr>
<tr>
<td>2048 x 8 bits</td>
<td>6275/6276-1</td>
<td>110 ns</td>
<td>190 mA</td>
</tr>
</tbody>
</table>

*62XX—Monolithic Memories, 82SXXX—Signetics, 934XX—Fairchild

MOS EPROMs

The MOS EPROM is both field programmable and reprogrammable. Some typical commercially available EPROMs (Table 2) use floating gate avalanche injection MOS (FAMOS), although other EPROMs use metal alumina dielectric oxide semiconductor (MAOS) gates. "Floating" refers to the fact that the gate of each transistor is left unconnected, or electrically floating in an insulating layer of silicon dioxide. MOS EPROMs are typically five to ten times slower than bipolar types; they need multiple power supplies for operation (with the exception of the single supply Intel 2716) and are volatile to the extent that sunlight or fluorescent lighting can cause charge loss and thus erasure. These disadvantages are offset in many applications by their flexibility (field programming) and low cost. They can be programmed for a certain content, used, and then reprogrammed with a different content. Thus, they are ideal for prototype product development and applications with constantly changing data requirements.

Reprogramming capability is gained by use of a trapped electronic charge technique for programming, instead of the destruction of a fusing element as in bipolar memories. Application of a high voltage across the transistor causes a "tunneling" of high energy carriers that open a conducting channel. However, exposure of the chip for several minutes to an intense, low frequency ultraviolet light source reverses the process and returns the gate to its floating state. The device may be reprogrammed and erased indefinitely. Erasure must be performed properly to ensure programmability and to avoid dropping bits with age and temperature. There are no reprogrammable bipolar EPROMs in existence today because the trapped charge technique cannot be implemented easily in bipolar technology.

The industry standard 2708 8k EPROM has been replaced by the 16k 2716, a state-of-the-art version from both TI and Intel, and the AMI S4216B VMOS version. Presently, TI is redesigning its 2708 pin-compatible ver-

TABLE 2

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Model No.</th>
<th>Interchangeable ROM</th>
<th>Size</th>
<th>Organization</th>
<th>Access Time (max)</th>
<th>Power Supply</th>
<th>Maximum Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel</td>
<td>1702A</td>
<td>1302</td>
<td>2k</td>
<td>256 x 8</td>
<td>1 ( \mu )s</td>
<td>5, -9 V</td>
<td>65</td>
</tr>
<tr>
<td>Intel</td>
<td>2704</td>
<td>4k</td>
<td>512 x 8</td>
<td>450 ns</td>
<td>12, ±5 V</td>
<td>65, 45, 10</td>
<td>65</td>
</tr>
<tr>
<td>Intel</td>
<td>2708</td>
<td>8k</td>
<td>1024 x 8</td>
<td>450 ns</td>
<td>12, ±5 V</td>
<td>65, 45, 10</td>
<td>65</td>
</tr>
<tr>
<td>Intel</td>
<td>2716</td>
<td>16k</td>
<td>2048 x 8</td>
<td>450 ns</td>
<td>5 V</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>TI</td>
<td>2716*</td>
<td>16k</td>
<td>2048 x 8</td>
<td>450 ns</td>
<td>12, ±5 V</td>
<td>45, 17, 6</td>
<td>45, 17, 6</td>
</tr>
<tr>
<td>Intel</td>
<td>2732</td>
<td>32k</td>
<td>4096 x 8</td>
<td>300 ns</td>
<td>5 V</td>
<td>40</td>
<td>15</td>
</tr>
<tr>
<td>TI</td>
<td>2532</td>
<td>32k</td>
<td>4096 x 8</td>
<td>450 ns</td>
<td>5 V</td>
<td>168</td>
<td>10</td>
</tr>
</tbody>
</table>

*Interchangeable with Intel 2708, but being redesigned to be compatible with Intel 2716

devices are obtained. These ROMs offer a low cost solution to program memory for high volume usage. A major deterrent to their use, however, is their inflexibility to change. This precludes their use in prototype or very low production quantity systems. As mentioned before, bipolar ROMs that are interchangeable with bipolar p/ROMs are available.
Nonvolatile MOS memory is likely to occur. Electrically alterable read-only memories or where recurring power interruptions are likely, such as in severe noise environments or where data loss is intolerable, e.g., in severe noise environments or where recurring power interruptions are likely to occur. Such memories permit complete or selective writing of bits into either state. This means that the memory can be programmed electrically while it is still in the circuit and that alterations may be made without wiping out the remainder of the memory.

Nitride EAROMs are slow (with read times of 0.95 to 5 \(\mu s\)) for most real-time program storage applications and, at present, are costly. However, since they provide almost infinite storage times, they are being used increasingly as auxiliary memory in applications where remote systems are inaccessible for routine field change, and in aerospace (satellite) systems.

**MOS ROMs**

High density MOS read-only memories (ROMs) of 32k and 64k bits are emerging as a critical member of the microprocessor chip set, expanding the instruction capacity of microprocessor-unit based systems and holding immediate promise for fixed programs in larger hierarchies. In addition, high density ROMs are generally viewed as the most cost-effective of all semiconductor memories and may well impact tape and disc storage.

New MOS p/ROMs will not be EPROMs; instead they will be more like the inexpensive Motorola MCM2708P, which is programmable only once, similar to a bipolar p/ROM. MOS EPROMs require high injection voltages, which cuts down on density and speed. However, the nonerasability capability will provide high density and speed with low programming voltages.

The next generation of microprocessors—perhaps 16-bit versions—will use ROM extensively for software storage. By 1980, 80-ns 64k ROMs and 256k MOS ROMs and p/ROMs are expected.

### Bipolar RAMs

Bipolar TTL RAMs using oxide-isolation technology in combination with various processing techniques provide high density, high speed writable stores for buffer, cache, and scratchpad memory applications. Shallow and controlled ECL junctions provide even faster (7-ns) access times. Again, as with bipolar p/ROMs, with newer high speed microprocessors emerging, no longer can slow MOS RAMs be tolerated nor can various functions, such as refresh intervals, be buried in the microprocessor overhead without impairing system performance—high speed RAM is mandatory. At present, the Fairchild 93415A 1024 x 1-bit, 30-ns and 93412/93422 256 x 4-bit, 45-ns RAMs are dominant. They use an oxide-isolation technique to obtain greater chip density and faster operating speed (lower address access time, \(T_{AA}\)).

The transistorized flip-flop forms the bipolar RAM memory cell, resulting in ultrahigh speed performance, large die size (compared with MOS), higher power supply current (\(I_{CC}\)), and higher cost. However, the Fairchild 93481A 4k dynamic PL (isoplanar integrated injection logic) RAM represents the future technology trend. It has a die size of only 11,176 mil\(^2\), which is much smaller than competitive 4k dynamic n-MOS memories, thereby providing more die per wafer, higher yield, and lower unit cost (even though more masks are required) than MOS devices. Its performance characteristics are superior to those of the latest 4096-bit dynamic MOS RAM, the MK4027, (100-ns \(T_{AA}\) for 93481A versus 150 ns for the MK4027-2, and 450-mW power dissipation versus 462 mW for the MK4027).

Static n-MOS and VMOS RAMs, however, are making a direct frontal attack on the domain of bipolar RAMs—

### TABLE 3

Typical Commercially Available n-MOS EAROMs

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Model No.</th>
<th>Organization</th>
<th>Max Access Time</th>
<th>Alterability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nitron</td>
<td>NC7033</td>
<td>16 x 16</td>
<td>2 to 5 (\mu s) (serial)</td>
<td>—</td>
</tr>
<tr>
<td>Nitron</td>
<td>NC7035</td>
<td>16 x 18</td>
<td>2 to 5 (\mu s) (serial)</td>
<td>—</td>
</tr>
<tr>
<td>Nitron</td>
<td>NC7040</td>
<td>64 x 4</td>
<td>2 to 5 (\mu s) (parallel)</td>
<td>—</td>
</tr>
<tr>
<td>Nitron</td>
<td>NC7050</td>
<td>256 x 4</td>
<td>2 to 5 (\mu s) (parallel)</td>
<td>—</td>
</tr>
<tr>
<td>Nitron</td>
<td>NC7051</td>
<td>1024 x 1</td>
<td>2 (\mu s)</td>
<td>Block</td>
</tr>
<tr>
<td>GI</td>
<td>ER1105</td>
<td>256 x 4</td>
<td>—</td>
<td>Word</td>
</tr>
<tr>
<td>GI</td>
<td>ER1400</td>
<td>100 x 14</td>
<td>6 (\mu s)</td>
<td>Chip</td>
</tr>
<tr>
<td>GI</td>
<td>ER2050</td>
<td>32 x 16</td>
<td>2 (\mu s)</td>
<td>Word</td>
</tr>
<tr>
<td>GI</td>
<td>ER2401</td>
<td>1024 x 4</td>
<td>0.95 (\mu s)</td>
<td>Chip</td>
</tr>
<tr>
<td>GI</td>
<td>ER3401</td>
<td>1024 x 4</td>
<td>2.6 (\mu s)</td>
<td>Chip</td>
</tr>
<tr>
<td>GI</td>
<td>ER2800</td>
<td>2048 x 4</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>
TABLE 4

Typical Bipolar RAMs

<table>
<thead>
<tr>
<th>Organization</th>
<th>Part Number*</th>
<th>$T_{AA}$ max</th>
<th>$I_{CC}$ max</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 x 4 bits</td>
<td>6560/6561</td>
<td>35 ns</td>
<td>125 mA</td>
</tr>
<tr>
<td></td>
<td>L6560/6561</td>
<td>80 ns</td>
<td>40 mA</td>
</tr>
<tr>
<td>256 x 1 bit</td>
<td>8566**</td>
<td>40 ns</td>
<td>100 mA</td>
</tr>
<tr>
<td>256 x 4 bits</td>
<td>27802A/S03A</td>
<td>25 ns</td>
<td>100 mA</td>
</tr>
<tr>
<td></td>
<td>27LS02/LS03</td>
<td>55 ns</td>
<td>35 mA</td>
</tr>
<tr>
<td>1024 x 1 bit</td>
<td>93415A/25A</td>
<td>30 ns</td>
<td>135 mA</td>
</tr>
<tr>
<td></td>
<td>93L415/L425</td>
<td>60 ns</td>
<td>65 mA</td>
</tr>
<tr>
<td></td>
<td>93L470/71</td>
<td>55 ns</td>
<td>155 mA</td>
</tr>
<tr>
<td></td>
<td>93481A</td>
<td>100 ns</td>
<td>100/9 mA</td>
</tr>
<tr>
<td>4096 x 1 bit</td>
<td>74S400/401</td>
<td>75 ns</td>
<td>100 mA</td>
</tr>
<tr>
<td></td>
<td>74LS400/401</td>
<td>150 ns</td>
<td>60 mA</td>
</tr>
<tr>
<td>16,384 x 1 bit</td>
<td>93483</td>
<td>100 ns</td>
<td>NA</td>
</tr>
</tbody>
</table>


**Edge triggered write

higher speed cache and scratchpad applications. Devices, such as the Intel 2147, with a 70-ns $T_{AA}$ and a deselected (standby) $I_{CC}$ of 20 mA, and the AMI 54015 45-ns MOS RAM should provide stiff competition and should push the performance level for a 4k MOS RAM to 35 ns by 1980. Table 4 summarizes the popular bipolar RAMs by memory organization, maximum access time, and power supply current. Bipolar RAMs are available with both open-collector and 3-state outputs.

Fairchild plans to introduce the 93483, a 16k bipolar RAM, that will occupy less than 25,000 mil², offer 100-ns maximum access time, and provide pin-compatibility with the 93481A 4k RAM. Later, the 93485 65k RAM is expected. MOS 4k RAMs should push performance levels to 35 ns by 1980. However, ECL RAMs will lead in performance with 1k devices having 10-ns maximum $T_{AA}$ and 1k x 4-bit and 4k x 1-bit devices having 25-ns maximum $T_{AA}$; these RAMs will be used with high speed computers. Cache and buffer memory applications will be taken over by MOS RAMs.

**MOS RAMs**

MOS RAMs are available in both static and dynamic varieties with access times that overlap those of bipolar RAMS and even rival those of bipolar RAMS (Intel 2115A, Intel 2147, AMI S4015), but with generally lower power drain. Dynamic MOS RAMs are used in peripheral and buffer applications, as well as in small and large mainframe computers. Both static and dynamic MOS RAMs are used in applications in which power is at a premium, such as battery-powered portable equipment and small terminals.

In static MOS RAM cells, information is stored on the bistable flip-flop (as with bipolar RAMs), whereas information is stored as an electrical charge on a capacitor of a single transistor cell for a dynamic MOS RAM. Static memories are internally regenerative; they are designed to protect against false or ambiguous operation and are faster than dynamic RAMs. Dynamic memories require refreshing at periodic intervals, but cost less, are simpler, and need less silicon real estate. Moreover, less standby power is required.

Dynamic 4k RAMs provide a cost-effective solution to main memory and data heavy (4k to 6k byte) applications. Initially, confusion existed because of the promulgation of three different package types and pinouts, as each IC vendor attempted to have its 4k RAM accepted as the industry standard. Further confusion was added when the focus changed from 4k RAMs to 16k dynamic RAMs before volume production of 4k units was achieved, and just as most designers were incorporating them.

The future trend in MOS RAMs will result in devices with higher speed and density, such as the NEC 65-ns 16k RAM. MOS RAMs are impacting high speed minicomputer applications and by 1980 will impact medium performance large computers by means of parallel processors. Cache and buffer memories will soon see 35-ns static 4k RAMs. In addition, 1k x 8-bit MOS RAMs will be pin-compatible with 2708 EPROMs for writable stores, and should achieve speeds of 80 ns soon, and 50 ns by 1980.

16k dynamic RAMs provide a further cost incentive for semiconductor main memory usage, with specifications comparable to those of 4k dynamic RAMs. Tables 5 and 6 summarize salient electrical characteristics of some popular 4k and 16k dynamic n-MOS RAMs, respectively. Since only primary sources are listed, the information does not provide comprehensive data for all available memories in that category, nor list second sources.

Static RAMs are vying with dynamic RAMs as design activity increases and product announcements proliferate. At present, static RAMs outperform their dynamic counterparts in terms of speed (access time) and power dissipation (by virtue of powerdown operation and/or dynamic clocking of the newer n-MOS RAMs), but they do not have the density of dynamic RAMs—8k (static) versus 16k (dynamic). Hitachi Research Labs has developed a 4k CMOS RAM that has 43-ns access time and power dissipation of less than 100 mW. Scaled high performance n-MOS and MOS technologies are providing very high speed RAMs which are attacking the domain of bipolar RAMs—high speed cache and scratchpad appli-
TABLE 5

Typical Dynamic 4k n-MOS RAMs*

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Intel 2107B</th>
<th>TI TMS4060</th>
<th>NEC µPD411</th>
<th>Motorola 6605</th>
<th>National 5280</th>
<th>Fujitsu 8215</th>
<th>TI TMS4050</th>
<th>National 5270</th>
<th>Mostek MK4096</th>
<th>Mostek MK4027</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access time (ns)</td>
<td>200</td>
<td>200</td>
<td>150</td>
<td>230</td>
<td>200</td>
<td>100</td>
<td>150</td>
<td>150</td>
<td>250</td>
<td>150</td>
</tr>
<tr>
<td>Read cycle time (ns)</td>
<td>400</td>
<td>400</td>
<td>380</td>
<td>350</td>
<td>400</td>
<td>220</td>
<td>400</td>
<td>400</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>Write cycle time (ns)</td>
<td>400</td>
<td>400</td>
<td>380</td>
<td>450</td>
<td>400</td>
<td>200</td>
<td>400</td>
<td>400</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>Read-modify-write cycle time (ns)</td>
<td>520</td>
<td>580</td>
<td>470</td>
<td>470</td>
<td>520</td>
<td>300</td>
<td>600</td>
<td>520</td>
<td>515</td>
<td>—</td>
</tr>
<tr>
<td>Power dissipation (mW)</td>
<td>600</td>
<td>585</td>
<td>775</td>
<td>465</td>
<td>465</td>
<td>380</td>
<td>420</td>
<td>280</td>
<td>441</td>
<td>440**</td>
</tr>
<tr>
<td>Power supplies (V)</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
<td>12,±5</td>
</tr>
</tbody>
</table>

Note: All devices come in various speed versions

*Excerpted from A User's Handbook of Semiconductor Memories by E. R. Hnatek, with permission of the publisher, John Wiley & Sons, Inc, New York, NY

**1.3 mW standby power

TABLE 6

Typical 16k Dynamic n-MOS RAMs*

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Intel 2116</th>
<th>Texas Instruments TMS4070</th>
<th>Mostek MK4116</th>
<th>Motorola MCM6616</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part number</td>
<td></td>
<td>250/300/350</td>
<td>120/150/200</td>
<td>250/300/350</td>
</tr>
<tr>
<td>Access time (ns)</td>
<td>150/250/300/350</td>
<td>150/250/300/350</td>
<td>375</td>
<td>375/425/500</td>
</tr>
<tr>
<td>Read cycle time (ns)</td>
<td>375/425/500</td>
<td></td>
<td>375</td>
<td>375/425/500</td>
</tr>
<tr>
<td>Write cycle time (ns)</td>
<td>375/425/500</td>
<td></td>
<td>375</td>
<td>375/425/500</td>
</tr>
<tr>
<td>Read-modify-write cycle time (ns)</td>
<td>525/615/700</td>
<td>730</td>
<td>375</td>
<td>540/620/700</td>
</tr>
<tr>
<td>No. of refresh cycles</td>
<td>64/128 (three refresh modes)</td>
<td>128</td>
<td>128</td>
<td>128</td>
</tr>
<tr>
<td>Refresh time (ms)</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Power supply voltages</td>
<td>12,±5 V</td>
<td>12,±5 V</td>
<td>12,±5 V</td>
<td>12,±5 V</td>
</tr>
<tr>
<td>Operating power (mW)</td>
<td>720</td>
<td>550</td>
<td>600</td>
<td>500</td>
</tr>
<tr>
<td>Number of pins</td>
<td>16</td>
<td>16</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Outputs</td>
<td>Latched, 3-state, TTL compatible</td>
<td>Unlatched, 3-state, TTL compatible</td>
<td>Unlatched, 3-state, TTL compatible</td>
<td>Latched, 3-state, TTL compatible</td>
</tr>
<tr>
<td>Special operating conditions</td>
<td>Page mode operation</td>
<td>Full TTL compatibility on all inputs</td>
<td>Page mode operation</td>
<td>Data out controlled by column and strobe</td>
</tr>
<tr>
<td>Data I/O</td>
<td>On-chip latches, TTL compatible</td>
<td>On-chip latches, TTL compatible</td>
<td>On-chip latches, TTL compatible</td>
<td>On-chip latches, TTL compatible, common I/O</td>
</tr>
</tbody>
</table>

*Excerpted from A User's Handbook of Semiconductor Memories

ections. The variety of new 4k static RAM products with a 256 x 4-bit organization (Table 7), and a 1k x 4-bit organization (Table 8) shows the results of increased design activity. 65k dynamic and 16k static RAMS can be fabricated using present photolithographic techniques as demonstrated by Nippon Telephone and Telegraph's announced 200-ns, 150-mW (10-mW standby) 65k MOS RAM (16k x 4), which uses a single level, polysilicon gate process with molybdenum interconnects. Prototype parts should be available within 12 to 18 months.

**VMOS ROMs and RAMs**

Designers are utilizing V-groove MOS (VMOS) technology to obtain high density and high performance in lower cost devices. VMOS is an n-channel MOS logic
### TABLE 7

Typical 256 x 4-Bit Static RAMs*

<table>
<thead>
<tr>
<th>Part No./ Manufacturer</th>
<th>Technology</th>
<th>Power Supplies</th>
<th>TTL I/O</th>
<th>Power Dissipation</th>
<th>Access Time (ns)</th>
<th>Cycle Time (ns)</th>
<th>DIL Package</th>
<th>3-state/ OR-tie</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2101/Intel</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>150 mW typ</td>
<td>1000 max</td>
<td>1000 min</td>
<td>22-pin</td>
<td>Yes</td>
<td>Separate I/O via output disable</td>
</tr>
<tr>
<td>2111/Intel</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>150 mW typ</td>
<td>1000 max</td>
<td>1000 min</td>
<td>18-pin</td>
<td>Yes</td>
<td>Common I/O and output disable</td>
</tr>
<tr>
<td>MM2112/National</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>150 mW typ</td>
<td>850 to 1050 min</td>
<td>16-pin</td>
<td>Yes</td>
<td>Yes</td>
<td>Common data I/O</td>
</tr>
<tr>
<td>MM5269/National</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>350 mW max</td>
<td>1000 max</td>
<td>1000 min</td>
<td>22-pin</td>
<td>Fully decoded with on-chip address and enable register</td>
<td></td>
</tr>
<tr>
<td>2606/Signetics</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>200 mW</td>
<td>750 max</td>
<td>750 min</td>
<td>16-pin</td>
<td>Yes</td>
<td>Common data I/O</td>
</tr>
<tr>
<td>2606-1/Signetics</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>200 mW</td>
<td>500 max</td>
<td>500 min</td>
<td>16-pin</td>
<td>Yes</td>
<td>Common data I/O</td>
</tr>
<tr>
<td>35L38/Fairchild</td>
<td>Isoplanar</td>
<td>5 V</td>
<td>Yes</td>
<td>184 mW max</td>
<td>400 max</td>
<td>400 min</td>
<td>22-pin</td>
<td>Yes</td>
<td>Power-down standby mode, fully decoded</td>
</tr>
<tr>
<td>3538/Fairchild</td>
<td>Isoplanar</td>
<td>5 V</td>
<td>Yes</td>
<td>350 mW max</td>
<td>350 max</td>
<td>350 min</td>
<td>22-pin</td>
<td>Yes</td>
<td>Fully decoded</td>
</tr>
<tr>
<td>TMS4039/TI</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>175 mW typ</td>
<td>1000 max</td>
<td>1000 min</td>
<td>22-pin</td>
<td>Yes</td>
<td>Fully decoded, 2-chip enable inputs for OR-tie</td>
</tr>
<tr>
<td>TMS4042/TI</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>175 mW typ</td>
<td>1000 max</td>
<td>1000 min</td>
<td>18-pin</td>
<td>Yes</td>
<td>Common I/O with output enable</td>
</tr>
<tr>
<td>7101/AMS</td>
<td>Si-gate</td>
<td>5 V</td>
<td>Yes</td>
<td>300 mW max</td>
<td>250</td>
<td>250</td>
<td>22-pin**</td>
<td>Yes</td>
<td>Data retention to 1.6 V</td>
</tr>
<tr>
<td>7040/AMS</td>
<td>Si-gate</td>
<td>5, 12 V</td>
<td>Yes</td>
<td></td>
<td>200 typ</td>
<td>350 typ</td>
<td>22-pin</td>
<td>Yes</td>
<td>Separate chip select, on-chip address, input latches</td>
</tr>
<tr>
<td>HM-6551/Harris</td>
<td>CMOS</td>
<td>5 V</td>
<td>Yes</td>
<td>15 mW</td>
<td>215/375</td>
<td>335/585</td>
<td>22-pin</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>HM-6561/Harris</td>
<td>CMOS</td>
<td>5 V</td>
<td>Yes</td>
<td>15 mW</td>
<td>215/375</td>
<td>335/585</td>
<td>18-pin</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>5101/Intel</td>
<td>Si-Gate CMOS</td>
<td>5 V</td>
<td>Yes</td>
<td>135 mW</td>
<td>650 max</td>
<td>650 min</td>
<td>22-pin</td>
<td>Yes</td>
<td>Separate data I/O</td>
</tr>
</tbody>
</table>

*Excerpted from A User's Handbook of Semiconductor Memories

**Also available in 16- and 18-pin versions

structure integrated on a 3-dimensional surface in which the transistor elements are arranged vertically up the sides of a V-groove. Device speed for a VMOS device is maximized by the short channel length. VMOS cell size can be the same width as the connector lines to it, rather than larger, as in n-MOS. Net result is a considerable increase in circuit density over both standard n-MOS and bipolar technologies. VMOS can easily provide more circuitry for a given chip area, or a smaller chip area for a given circuit. Its density is increased because the n+ substrate also serves as the common source for all transistors, thereby eliminating the ground “lines” required on n-MOS circuits. The saving in surface area is consequently substantial. Circuit density on such a chip exceeds that from any competing technology available or projected, primarily because of the additional vertical dimension. Using VMOS, for example, the AMI S4264, a 65k ROM on a 28,000 mil² chip, has been achieved. In addition, because VMOS uses the same basic cell design for ROM, p/ROM, and dynamic RAM, very high density ROMs, p/ROMs, and RAMs are in design or prototype stages.

Already available is the AMI S4015 1k x 1-bit RAM that has a specified access time of 45 to 65 ns and power dissipation of 625 mW. High speed (30 ns) and low power versions (300 mW) are on the drawing board. Other products in the design stage include several 4k static RAM chips that are about one-half the size of a comparable n-MOS 4k RAM; these chips include the S4016/2114 1k x 4 200-ns devices and 4017/4019/2147 4k x 1 70-ns devices. EPROMs such as the 16k S4316/2716 devices have a low 15-V programming voltage. The AMI S4264/S4016B 65k ROMs have an access time of 250 ns.
### Magnetic Bubbles

The physical feasibility of magnetic bubbles has been proved. Bubbles can be created and destroyed, moved reversibly in two dimensions, magnetized for presence or absence of charge, and mutually repulsed to perform logic.

Micro-sized bubbles can be supported in magnetic rare earth garnets grown epitaxially on nonmagnetic matching substrates. Since the number of similar process steps is much fewer than for silicon, the cost per area should be lower. Shift registers 1000 bits long, at densities of 1.6M bits/in², should be routine. Mask size, not defect density, is the present size limitation.

Electron beam processing should benefit bubble technology: smaller bubbles for higher packing densities and lower costs should result.

Although bubble technology scores high on adaptability, it is different in this respect from IC memories. Partitionability is about the same, but garnet chips carry more bubbles. Lower defect densities, smaller cells, and simpler processes allow economical integration to levels higher than are possible with silicon. Logic, memory, and switches can be intermixed on a finer scale within the garnet because no restructuring is needed. Bubble serial bit speed is slower, about 1 µs, but system throughput may approach that of the highest speed silicon RAMs, where associative and parallel processing can be used.

Magnetic bubble memories combine most of the outstanding capabilities of solid-state and mechanical magnetic storage; however, they perform better against some of these competing technologies than against others. In comparison with fixed-head and floppy discs,
bubbles have a higher reliability and a lower error rate, since they employ no moving parts. Other assets are faster access time, lower power consumption, smaller physical size, simple interfacing, and lower entry price—all resulting from the elimination of mechanical elements. However, data transfer rates are lower than those of fixed-head discs, and their per-bit cost at present is much higher than that of floppy discs, except in small systems.

A comparison with semiconductor memories is somewhat unfair since bubbles will probably work in conjunction with random-access memories. RAMs, which have dramatically better access times, higher data transfer rates, and simpler interfacing requirements, will hold their ground as main memory, transferring data into and out of bubble mass storage. In relation to charge-coupled devices, bubble chips have the advantage of nonvolatility and high packing density, but suffer from slower access times and data transfer rates.

Presently, the Texas Instruments TIM 0103 (Table 9) is the only commercially available bubble memory, packing 92,384-bits of nonvolatile storage into a 1 in\(^2\) 14-pin dual inline package (DIP). Initial applications of this device will be in microcomputer storage, where at most a few megabits are required. Much work is taking place in this area; bubble density is forecast to increase to 5 \(\times 10^9\) bit/cm\(^2\) and 4 \(\times 10^8\) bit/cm\(^2\) by 1980 and 1985, respectively, from 5 \(\times 10^6\) bit/cm\(^2\) today. Magnetic bubble memories represent a totally new frontier in IC technology. Such manufacturers as IBM, National Semiconductor, Intel, Signetics, and Rockwell are emphasizing bubble research for future use.

**Charge-Coupled Devices**

Magnetic bubbles and charge-coupled devices (CCDs) are related in concept. However, while magnetic domains are manipulated in bubbles, in CCDs regions of charge are moved. CCDs require very little host material restructuring. The fundamental difference between CCDs and ICs is that charge remains in the CCD substrate; it is not routed from place to place, through windows, by way of conductors.

Area per bit for a CCD can be a few square mils and will shrink further with electron-ion processing. Volatile charge packets imply periodic regenerators, which increase effective bit area and add process steps. They also tend to limit versatility, since they hamper the asynchronous operation easily attainable with bubbles. Because charge packets do not interact with each other, logic is not intermixed with memory as easily as in bubbles; however, charge packets are intrinsically many times faster and will have no trouble competing on power per bit.

Considering all factors, CCD and bubble memories will cost less than IC memories in the future—on the order of millicents per bit. Magnetic bubbles will probably have the lowest cost, although currently they are slower and cost more. All three technologies rank high in adaptability in different, but perhaps complementary, ways. The gains in service effectiveness to be achieved are only a small fraction of potential possible when system innovators take advantage of the new levels of adaptability. Available CCD memories, the largest of which has a density of 65k bits, are summarized in Table 10.

Predictions are that the 65k CCD will decide the future of CCD memories—prime requirements being productivity and low cost. For example, both the TI TMS 3064 and Fairchild F464 are organized in 16 4k loops, while the Intel 2464 is organized as 256 256-bit loops. However, the F464 uses four clocks while the 3064 and 2464 require only two. CCDs will serve different applications than dynamic MOS RAMs—replacements for mass data storage tapes, discs, and drums that require low cost/bit. During 1980, 256k- and 1M-bit CCD memories should become available.

**Summary**

The vast number of different types of semiconductor
memories available to the system designer is increasing steadily. Technological advances, such as projection printing, electron beam, x-ray masking, plasma dry etch, and automation of diffusion steps, should provide a continuous flow of new products (such as 64k dynamic RAMs). This makes it necessary for the designer to thoroughly evaluate various tradeoffs in selecting the particular memory(s) best suited for the application. Speed (as expressed by access and cycle times), power dissipation, and cost are usually the major considerations. To minimize cost, the designer should not implement a level of speed higher than that required by the application.

High density devices are advantageous because they conserve space and, perhaps more important, because they help simplify system design. Interconnections are reduced and overall reliability is improved.

Frequently, trading off speed for power is necessary. With all other factors equal, designing for high speed means utilizing more power. Requirements must be viewed with regard to temperature rise and reliability, as well as number and rating of the power supplies needed. With memory prices per bit steadily declining, power supplies constitute an appreciable portion of overall future system cost.

Dynamic memories operate at higher speeds and consume less power than static memories. However, they may necessitate more costly auxiliary components, such as a variety of power supplies or critical clock control. In the past, memories generally used more than one clock with critical phasing requirements and relatively large voltage swings, although some recent devices feature single clocks. (Clocks requiring both positive and negative swings are the least convenient.) The latest dynamic RAMs possess simpler clock and timing characteristics than earlier models, narrowing the gap in application simplicity between themselves and static devices.

Input/output compatibility is important, if expensive level changers and buffers are to be avoided. The latest high density memories offer TTL compatibility, substantially enhancing applicability.

### TABLE 10

**Typical Commercially Available CCD Memories**

<table>
<thead>
<tr>
<th>Model/Manufacturer</th>
<th>Size</th>
<th>Organization</th>
<th>Operating Modes</th>
<th>Power Supplies</th>
<th>External Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>CD460/4</td>
<td>16k</td>
<td>4 blocks of 32 128-bit registers, 4 data I/O</td>
<td>Read, write, read/modify/ write, recirculate</td>
<td>±5, 12 V</td>
<td>1 at 120 pF 1 at 15 pF</td>
</tr>
<tr>
<td>2416/Intel</td>
<td>16k</td>
<td>64 256-bit registers, 1 data I/O</td>
<td>Read, write, read/modify/ write, shift</td>
<td>±5, 12 V</td>
<td>2 at 500 pF 2 at 700 pF</td>
</tr>
<tr>
<td>CC16M1/Bell Northern Research</td>
<td>16k</td>
<td>4 4096-bit registers, 4 data I/O</td>
<td>Read, write, recirculate</td>
<td>±5, 12 V</td>
<td>2 at 60 pF</td>
</tr>
<tr>
<td>CD450/Fairchild</td>
<td>9k</td>
<td>9 1024-bit registers, 9 data I/O</td>
<td>Read, write, read/modify/ write, recirculate</td>
<td>±2.5, 5, 12 V</td>
<td>2 at 400 pF</td>
</tr>
<tr>
<td>F464/Fairchild</td>
<td>65k</td>
<td>16 4096-bit registers, 16 data I/O</td>
<td>Read, write, read/modify/ write, recirculate</td>
<td>±5, 12 V</td>
<td>2 at 90 pF 2 at 30 pF</td>
</tr>
<tr>
<td>2464/Intel</td>
<td>65k</td>
<td>256 loops at 256 bits/loop</td>
<td>Page mode (2.5 MHz), serial (1 MHz), refresh, search</td>
<td>±5, 12 V</td>
<td>2 at 10 pF</td>
</tr>
<tr>
<td>MN-64/Mnemonics</td>
<td>65k</td>
<td>16 blocks of 4k bits</td>
<td>Read, write, recirculate</td>
<td>12, -7.5 V</td>
<td>10 (150 to 1000 pF) (HF-LF)</td>
</tr>
<tr>
<td>TMS 3064/Texas Instruments</td>
<td>65k</td>
<td>16 blocks of 4k bits</td>
<td>Read, write, read/modify/ write, shift</td>
<td>±5, 12 V</td>
<td>20 at 160 pF</td>
</tr>
</tbody>
</table>

*Excerpted with permission from A User's Handbook of Semiconductor Memories

**High speed clock

***Low speed clock

(Continued on p 126)
### TABLE 10 (Continued)

<table>
<thead>
<tr>
<th>Model/Manufacturer</th>
<th>Data Rate (per I/O)</th>
<th>Average Access Time</th>
<th>Refresh Time (ms)</th>
<th>Power (mW)</th>
<th>Interface</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>CD460/ Fairchild</td>
<td>0.5 to 5.0 MHz</td>
<td>12.8 µs</td>
<td>2 (halt) 10 (reclrc)</td>
<td>200 (max) 50</td>
<td>All TTL except clocks</td>
<td>22-pin DIP</td>
</tr>
<tr>
<td>2416/Intel</td>
<td>0.1 to 2 MHz</td>
<td>96 µs</td>
<td>1.2 (9 µs max shift interval)</td>
<td>300 (max) 24</td>
<td>All 12-V except enhanced TTL data in</td>
<td>18-pin DIP</td>
</tr>
<tr>
<td>CC16M1/ Bell Northern Research</td>
<td>1 to 10 MHz</td>
<td>200 µs</td>
<td>4</td>
<td>340 (max) 200</td>
<td>All TTL except clocks and write enable</td>
<td>16-pin DIP</td>
</tr>
<tr>
<td>CD450/ Fairchild</td>
<td>0.05 to 3 MHz</td>
<td>170 µs</td>
<td>2.5</td>
<td>265 (max) 31</td>
<td>All TTL except clocks</td>
<td>18-pin DIP</td>
</tr>
<tr>
<td>F464/ Fairchild</td>
<td>4 MHz</td>
<td>500 µs</td>
<td>2</td>
<td>400 (max) 70</td>
<td>All TTL except clocks</td>
<td>16-pin DIP</td>
</tr>
<tr>
<td>2464/Intel</td>
<td>1 to 2.5 MHz</td>
<td>300 ns access 128 µs latency</td>
<td>2 to 10</td>
<td>Depends on operating mode</td>
<td>All I/O TTL</td>
<td>18-pin DIP</td>
</tr>
<tr>
<td>MN-64/ Mnemonics</td>
<td>5 MHz</td>
<td>2.14 to 214 µs</td>
<td>4 at 1 MHz 0.8 at 5 MHz</td>
<td>65 (1 MHz)</td>
<td>All I/O TTL</td>
<td>22-pin DIP</td>
</tr>
<tr>
<td>TMS 3064/ Texas Instruments</td>
<td>1 to 5 MHz</td>
<td>819 µs</td>
<td>4</td>
<td>260 (max) 10</td>
<td>All I/O TTL</td>
<td>16-pin DIP</td>
</tr>
</tbody>
</table>

---

**Bibliography**


E. R. Hnatek is product marketing manager at Monolithic Memories. Prior to joining that company, he held marketing and engineering positions in management at DCA Reliability Laboratory, Signetics, and National Semiconductor. Mr Hnatek holds BSEE and MSEE degrees from Bradley University.

---

Eugene R. Hnatek is product marketing manager at Monolithic Memories. Prior to joining that company, he held marketing and engineering positions in management at DCA Reliability Laboratory, Signetics, and National Semiconductor. Mr Hnatek holds BSEE and MSEE degrees from Bradley University.
Our new 9400 Controller, as seen by your minicomputer...

The 9400: A high-performance, µP-based disk system that's transparent to your mini's software and hardware-compatible. Now you can have inexpensive large-capacity storage—without making changes to your DEC software.

With our new 9400 System you can have your cake and eat it too. Use the CPU manufacturer's Operating System software, but run it—without any changes—on our low-cost high-performance disks.

Thanks to an advanced microprocessor-based design, plus our nine years experience handling DEC-supplied software, the 9400 System offers complete hardware and software compatibility. Put simply, this means quick and easy interfacing with your PDP-11. And no fiddling with your software. Just minutes after wheeling in one of our 80- or 300-megabyte disks, you can be off and running. And that's not all.

By taking advantage of our Extended Emulation™ features, you can free yourself from the CPU manufacturer's system constraints. Compared to the manufacturer's largest-capacity system, our 300-megabyte disk and controller offers you 50% more storage capacity with a 50% faster transfer rate—at only 50% of the cost. We call this our “Fifty-Percent Solution.”

Check the standard features on our 9400 System, and you'll find several that aren't available on other equipment—not even as options. Features like full-hardware Error Checking & Correction (ECC), which uses a 56-bit firecode—plus true Overlap Seek, which lets you initiate a seek to one drive while data is simultaneously being transferred from another. Moreover, the 9400 controller is flexible enough to apply large-capacity disk storage to a wide variety of system configurations—from 80 Mbytes using a single drive and mini, to an enormous 2.4 billion bytes using eight drives and four minis! And since it's optimized for Unibus compatibility, the 9400 is as easy to install as it is to use, requiring only one small peripheral controller (SPC) slot in your Unibus.

Think of us as “The Disk Store." Depend on us for the very best price/performance in disk systems.

System Industries
an equal opportunity employer
525 Oakmead Parkway, P.O. Box 9025, Sunnyvale, CA 94086
(408) 732-1650, Telex: 346-459

System Industries
an equal opportunity employer
525 Oakmead Parkway, P.O. Box 9025, Sunnyvale, CA 94086
(408) 732-1650, Telex: 346-459

□ Please send technical details on the 9400 System.
□ My minicomputer is: _____________________________
□ My storage capacity need is: _____________________________
□ 80 Mbytes □ 300 Mbytes □
Name _____________________________
Position _____________________________________________
Company _____________________________________________
Address _____________________________________________
City/State/Zip _____________________________________________
□ Please add my name to the mailing list for your quarterly newsletter, "The Bit."
□ Please also send me a "Disk Store" lapel button to remind me of your product breadth.


CIRCLE 75 ON INQUIRY CARD
WE JUST PUT TWO BIG HAMMERS IN ONE SMALL PACKAGE WITHOUT DRIVING COSTS UP.

If you’re looking for higher current and higher voltage without paying higher prices, Fairchild’s new SH3011 Dual 5-amp Hammer Driver hits the nail on the head.

**BIG SAVINGS.**

Our new dual hammer driver was designed as an alternative to \( 2\frac{1}{2} \times 2\frac{1}{2} \) circuit boards that end up costing you a small fortune in time and parts.

So now whenever you need high-power for driving impact printer heads, solenoids or motor controls, you can plug in a SH3011 and save about half the TTL gates, darlington transistors you’d need otherwise.

Which, in turn, saves you insertion time, production time, test time, labor and inventory.

And all those savings added together can greatly reduce your overall system cost.

**BIG PERFORMANCE.**

Each of the SH3011’s two independent hammers is capable of sinking 5-amps of current. Each output is designed to withstand 80 volts between the collector and emitter. And each driver is TTL compatible.

The SH3011 comes compactly and hermetically sealed in a steel, 8 lead TO-3 package to improve reliability and eliminate heat sink.

For details on our newest Hybrid (or on any of our other Hybrid products), just contact your Fairchild sales office, distributor or representative today. Or use the direct line at the bottom of this ad to reach our Hybrid Division.

Fairchild Camera and Instrument Corporation, 464 Ellis St., Mountain View, CA 94042.
Tel: (415) 962-3771. TWX: 910-379-6435.
An exhaustive decision-making process based on careful studies and evaluations of a multitude of hardware and software design alternatives and interrelationships achieves an interactive minicomputer with increased machine functionality.

Peter F. Conklin and David P. Rodgers Digital Equipment Corporation, Maynard, Massachusetts

Design and production of a high technology, interactive minicomputer are the end results of hundreds of architectural and implementation tradeoffs. Alternatives ranging from instruction encoding to processor-memory interconnection, and from high level language procedure call conventions to fault location techniques were weighed. Coping with this multitude of decisions required a design evaluation—or pruning—process encompassing minicomputer motivation factors, the design selection process, and major tradeoffs.

Architecture Alternatives

The need for large addressing capabilities in a minicomputer was perceived several years ago, but it has been only the recent combination of cost and technology trends resulting in high volume availability of semiconductors at a low price that could justify the development of a minicomputer system like the VAX-11/780™. These trends have been especially emphasized in the area of large memory systems at a low cost per bit, allowing storage and execution of large programs. The market revolved primarily around the ever-increasing acceptance of the interactive, distributed minicomputer, which has been viewed by industry as a viable alternative to the large centralized mainframe and as a corollary to the demand for increased machine functionality at reasonable cost.

Faced with these market and technology trends, the primary design alternatives taken into account for an advanced minicomputer were an enhanced 16-bit architecture with its inherent addressing limitations; a smaller version of existing 36-bit systems; and a wide word length machine with ease of use, speed, and flexibility similar to the PDP-11,™ but with the functionality and power of a clean 32-bit architecture, including large virtual memory software and extensive reliability, availability, and maintainability features.

System Interconnect

Before these directions were established, a group of hardware implementers was examining structures for interactive systems with particular focus on the interconnection among processors, memories, and secondary storage or swapping media. This group set out to design a system bus with high bandwidth, data integrity, and reliability, and with versatile capability for supporting multiple processors. Drawing on past experience, they met those objectives by specifying the Synchronous Backplane Interconnect (SBI™) that is the main control and data path of the minicomputer (Fig 1).

VAX-11/780™, PDP-11,™, SBI™, and UNIBUS™ are trademarks of Digital Equipment Corp, Maynard, Mass.
Among the tradeoffs considered in the design of the SBI were synchronous versus asynchronous operation, bandwidth versus access time, distributed versus centralized arbitration, bus length versus bus cycle time, complexity of control versus number of lines, data integrity versus interface cost, serviceability versus interface cost, etched signal paths versus cable connections, and custom large-scale integration (LSI) versus off-the-shelf components. To provide data on which to base these tradeoffs, a computer simulation model was developed. This model allowed hypotheses about cache performance, memory speeds, peripheral controller buffering, multiprocessor interaction, and system saturation to be explored, from which parameters for the bus and other system components were determined. Although many simplifying assumptions were made in constructing the model, only the supposition that processor write cycles were randomly distributed caused the model to predict behavior at variance with the actual usage.

All of the tradeoffs were made to achieve cost-effective design goals. Synchronous operation was chosen to simplify system design in a pipelined environment (for high bandwidth) at the cost of some additional buffering in the interface. Bandwidth was favored over access time in selection of the bus protocol since the cache provides fast effective access time. Distributed arbitration improved system availability and operated more rapidly with less complex logic.

Selection of three meters as the maximum bus length was influenced more by packaging considerations than by bus cycle time since the 200-ns cycle was dictated by other system component delays. With only slight increase in control complexity, the number of lines required for the SBI was reduced significantly, decreasing overall interface cost as well. Data integrity and serviceability were considered so important that a significant fraction of interface cost was allocated to features that enhanced them.

By designing the SBI around the characteristic impedance of etched lines on fiberglass laminate, improvements in electrical and mechanical integrity over cable connections were achieved at the cost of additional development expenditure. Combining several of the interface functions into a pair of custom LSI components provided considerable space and time savings over an interface comprised of off-the-shelf components. Additionally, the LSI components were designed to allow individual interfaces to remain connected to the bus while unpowered.

Architecture Team

A team of computer architects—hardware and software engineers—was assembled simultaneously with hardware and software implementation teams that included logic designers, microcoders, operating system designers, and
composed the final list of features to ensure that it was consistent and symmetrical. Additional features could be requested later by any implementer or user, but the instruction set is provided in an additional compatibility mode that is selected dynamically by software on a process-by-process basis. A proven, stable Schottky transistor-transistor logic family is utilized in the design. Attachments to the internal SBI are highly buffered; the pipelined bus structure can attain a throughput of 13.3M bytes/s. Both principal PDP-11 external buses (UNIBUS™ and MASSBUS) are used for peripheral attachments. A single state-of-the-art, all purpose operating system is included that fully exploits the 32-bit architecture. Hardware data formats and software record and file formats are compatible with those of the PDP-11 hardware and RSX-11 software, respectively. In addition, a FORTRAN IV-PLUS compiler exploits the instruction set, including the ability to manipulate character strings.

Pruning Process

At several points in the design process, hardware/software tradeoffs were decided during “pruning” meetings, which were instrumental in designing a well-balanced architecture. In general, this process was divided into three major phases: structural design, feature selection, and final tuning. During the structural design phase, a liberal addition of features was allowed to ensure that all feasible ideas were considered. Approximately twice as many features were specified as were justified economically. A formal meeting was held with both the implementers and users of the features. At this meeting performance estimates, historical statistics, and consistency rules were aired, cutting the items almost to final feature specifications. The architecture team then composed the final list of features to ensure that it was consistent and symmetrical. Additional features could be requested later by any implementer or user, but the addition required a detailed justification.

Instruction Set

Basic format of the instruction set was chosen during the architecture design process (Fig 2). Two key design points were that the instructions would have a varying number of operands and that the opcode would be encoded within a single byte. However, it was decided that more than 256 opcodes might be necessary in the future; therefore, certain opcodes were defined as escapes to a second byte. Since each opcode could have from zero to six operands, more than 400 well-specified instructions were accumulated as candidates for the final machine design, based on previous experiences, other architectures, and suggested concepts. Many instructions were simply optimizations of others (Fig 3). For example, the “Clear
TABLE 1
Memory Addressing Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Literal (Immediate)</td>
<td>{ S \uparrow } { I \uparrow } # constant</td>
</tr>
<tr>
<td>Register</td>
<td>Rn</td>
</tr>
<tr>
<td>Register Deferred</td>
<td>(Rn)</td>
</tr>
<tr>
<td>Autodecrement</td>
<td>-(Rn)</td>
</tr>
<tr>
<td>Autoincrement</td>
<td>(Rn) +</td>
</tr>
<tr>
<td>Autoincrement Deferred (Absolute)</td>
<td>at (Rn) + at # address</td>
</tr>
<tr>
<td>Displacement</td>
<td>{ B \uparrow } { W \uparrow } { L \uparrow } displacement (Rn) address</td>
</tr>
<tr>
<td>Displacement Deferred</td>
<td>at { B \uparrow } { W \uparrow } { L \uparrow } displacement (Rn) address</td>
</tr>
</tbody>
</table>

n = 0 through 15; x = 0 through 14; S = Short; I = Immediate; R = Register; B = Byte; W = Word; L = Long word

Addressing Modes

Originally the most powerful addressing modes were derived from recursive specifications of other addressing modes. Most of the designers disagreed with the result because it was hard to explain and difficult to implement; concern existed that compilers would not take advantage of the features. Finally, the operating system and compiler designers derived a list of the most probable addressing needs; this included a detailed estimate of the allowable length of each type of addressing, enabling the architecture team to eliminate several modes that were contributing to the complexity. A simpler addressing mode design evolved that retained flexibility and was more tightly encoded for several important general addressing forms. When proposed, this form won complete acceptance for its balance of functionality, simplicity, and performance.

Each operand of a VAX-11 instruction starts with a byte that contains a 4-bit mode designator and usually a 4-bit register number. Nine addressing modes specify the way in which the operand location is determined (see Table 1). Register mode indicates an operand located in a general register, literal mode indicates an operand that is part of the instruction, and register deferred mode specifies an operand whose address is in a general register. Autodecrement and autoincrement modes not only locate an operand whose address is in a register, but also subtract or add the size of the operand (in bytes) to the register; respectively, they alter the register before and after use as an address. Autoincrement deferred mode uses the 32-bit quantity whose address is in the designated register as the address of the desired operand; the register is incremented by four after the register contents are
used as an address. When the designated register is the program counter, the address is included in the instruction following the address mode.

Three variations of displacement mode add an 8-, 16-, or 32-bit signed integer to a register before using the result as the operand address. Three corresponding displacement deferred address modes determine the address of the 32-bit operand address by adding the signed displacement to the register. Indexed mode may be applied as a prefix to any of the above modes except literal or register; it adds the contents of a register, after multiplying by the operand size, to the address computed by the address mode that immediately follows.

**Memory Management**

Choice of memory management design was one of the most difficult; there was little unanimity as to the best form. Many systems have a protection relocation arrangement, possibly with a straightforward paging mechanism added, and have been proven to be efficient, understandable, and reliable. Two other schemes are prevalent in the academic environment. The first is the segmentation and ring system used on MULTICS, a commercially viable mainframe system; the second is the capabilities model used in several research systems. The latter has found particular favor because of its theoretical properties for guaranteeing protection.

Each model was explored for memory management. Selection of the final design was based on good performance, ability to build a complete set of languages and operating system, and ability to understand and predict the resulting performance. Because a durable architecture was desired, implementation of the capabilities model was examined initially. Unfortunately, none of the academic implementations had the necessary speed characteristics. Several alternatives were designed that came close; however, fundamental problems discovered with using the capabilities model for subroutine calls were that no current applications language is prepared to deal with a dynamically changing address space, and copying of all arguments (not just pointers to them) is required. Both prohibited its use for FORTRAN, COBOL, and BASIC. The capabilities system is an excellent method of controlling communications between processes, which is essentially the way it is used in the HYDRA system.

The segmentation model has various benefits; however, general segmentation tended to require several overhead memory references (three to five in this case) for each real memory reference. To a certain extent this can be compensated for by a hardware translation buffer that remembers recent translations. In fact, the final result is very close to this model. Concern existed that system performance would be unacceptable at minicomputer prices in an interactive environment. Pricing required that the size of the translation buffer and its associated logic be constrained. The interactive environment required that the system perform well in an environment of frequent context switches between processes; either each context switch must discard the contents of the translation buffer or the translation buffer must be system wide. In the former case, the buffer is not much help with frequent context switching; in the latter, the maintenance cost becomes excessive when pages are moved in and out of memory.

The solution was to decrease the number of overhead references required to make a real reference. A group of software and hardware designers then trimmed the design needs of memory management to a practical level of overhead. The resulting set of changes had all useful features of the segmentation design, while reducing overhead by more than a factor of two. The ring structure pioneered by MULTICS was kept. The solution was constrained to four access modes, two for the operating system nucleus and two for the application/user, enabling protection information to be encoded well into the two most size-sensitive data structures (the Program Status Longword and each Page Table Entry). Most reductions, which were in the overhead references required to map a page of virtual memory to real memory, consisted of giving up the generality of full segmentation and combining the best features of relocation registers and paging. Concerning general segmentation, it was observed first that the addressing modes encouraged all compilers to generate position independent code, and secondly that practical applications have only two types of dynamic data structures. One type is the extremely regular behavior of the stack used to allocate variables in a recursive environment and to make procedure calls. The other is the completely irregular needs of a “heap” storage for dynamic allocation of data structures such as strings and list structures, since a heap has no predefined pattern for allocation and deallocation strategies. This suggested a need for only two points at which data structures could grow independently.

A relocation type of system is utilized to control these storage regions. In particular, each region of a process is described by a pair of registers. A length register specifies how many pages are currently allocated in the region (whether in physical memory or paged out on the disc). The other register specifies the base of a page table that describes the location and access protection of each page in the region. Since the page table for a process region could be lengthy, it is actually paged in system virtual memory. This virtual memory is described by a similar page table in physical memory. The precise result is two overhead references that access a process location—one that finds the process page table entry in the system region and one that examines the page table entry itself, allowing the design of a cost-effective translation buffer that would ensure good performance even in a very interactive or time-critical environment.

**RAMP Features And Implementations**

Early in the design of both hardware and software, emphasis was placed on a reliability, availability, and maintainability program (RAMP). Representatives of field service, software support, manufacturing, marketing, documentation, diagnostic engineering, and hardware and software engineering proposed features, tools, and strategies expected to improve the overall minicomputer quality. In a manner similar to the design of the instruction set, these proposals were detailed and reviewed by both implementers and users in a series of
meetings. Each feature or strategy had to be cost-justified either directly through reduced support costs or indirectly through increased value to the customer.

Although RAMP features were included in every element of the system, the insistence on payback from each feature caused the majority of allocated product cost to be concentrated in a few high leverage areas: system bus and bus interfaces, error correcting and error logging memory controllers, and the diagnostic console. Even in these areas, features with marginal value were eliminated.

The SBI and its attached interfaces achieved high reliability and data integrity through a combination of conservative electrical design, data checking, protocol checking, and tolerance for transient failures. They allowed the SBI to continue to handle system traffic even though an individual unit might be malfunctioning. Maintainability is assured through the use of a bus history silo and error status bits present in every interface. These error log facilities operate in such a way that the exact environment leading up to the time of a failure may be recorded. Additional proposed features were eliminated by reasoning that errors resulting from multiple points of failure were highly unlikely so that detection or recovery was unwarranted. For example, deviations from bus protocol are recorded, but those resulting from two or more independent failures are not checked.

Similar evaluation of empirical data on semiconductor memory components lead to the error correction scheme implemented in the memory controller that transparently corrects single-bit errors, detects double-bit errors, and may or may not detect errors in three or more bits. Thus, the software does not include routines for reconstruction of single-bit failures, as is the case with simple memory parity schemes. The memory controller records the location of the failing component—in the case of correctable errors—for software error logging. However, in the event that the error rate exceeds the ability of the software to record the occurrences, only a lost error indication is recorded.

The diagnostic console has extensive facilities for system control of operating and maintenance conditions. These include timing margin control and the ability to force the execution of diagnostic microprograms. Diagnostic feature implementation was nevertheless guided by cost. Although the diagnostic console has access to every module in the processor through the internal communication path and a special “diagnostic visibility” bus, it cannot examine the contents of the microcontrol storage random-access and read-only memories. The large number of wires and interface circuits hampers direct access. These memory elements must be verified by checking the parity bits associated with them. Machine check error logging, unattended restart, disc error correction code,

<table>
<thead>
<tr>
<th>Name</th>
<th>Operand</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insert:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOSINSERT</td>
<td>ch¹</td>
<td>Insert character, fill if insignificant</td>
</tr>
<tr>
<td>EOSSTORE_SIGN</td>
<td>—</td>
<td>Insert sign</td>
</tr>
<tr>
<td>EOSFILL</td>
<td>r²</td>
<td>Insert fill</td>
</tr>
<tr>
<td>Move:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOSMOVE</td>
<td>r</td>
<td>Move digits, filling insignificant</td>
</tr>
<tr>
<td>EOSFLOAT</td>
<td>r</td>
<td>Move digits, floating sign</td>
</tr>
<tr>
<td>EOSEND_FLOAT</td>
<td>—</td>
<td>End floating sign</td>
</tr>
<tr>
<td>Fixup:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOSBLANK_ZERO</td>
<td>len³</td>
<td>Fill backward when zero</td>
</tr>
<tr>
<td>EOSREPLACE_SIGN</td>
<td>len</td>
<td>Replace with fill if negative zero</td>
</tr>
<tr>
<td>Load:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOSLOAD_FILL</td>
<td>ch</td>
<td>Load fill character</td>
</tr>
<tr>
<td>EOSLOAD_SIGN</td>
<td>ch</td>
<td>Load sign character</td>
</tr>
<tr>
<td>EOSLOAD_PLUS</td>
<td>ch</td>
<td>Load sign character if positive</td>
</tr>
<tr>
<td>EOSLOAD_MINUS</td>
<td>ch</td>
<td>Load sign character if negative</td>
</tr>
<tr>
<td>Control:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOSSET_SIGNIF</td>
<td>—</td>
<td>Set significance flag</td>
</tr>
<tr>
<td>EOSCLEAR_SIGNIF</td>
<td>—</td>
<td>Clear significance flag</td>
</tr>
<tr>
<td>EOSADJUST_INPUT</td>
<td>len</td>
<td>Adjust source length</td>
</tr>
<tr>
<td>EOSEND</td>
<td>—</td>
<td>End edit</td>
</tr>
</tbody>
</table>

¹ch = one character
²r = repeat count in the range 1 through 15
³len = length in the range 1 through 255
online diagnostics, and remote diagnosis offer a balance between costs incurred and benefits received.

**Edit Operators**

Design of an instruction that would perform picture editing for COBOL and PL/1 started by researching needs both as documented in the appropriate American National Standards and as found in the actual implementations of the languages for various manufacturers. Based on this approach, a design was established for an edit instruction that would support all of the high frequency needs of the languages (Table 2). In this case, confirmed data were available that showed the frequency of various picture operators.

An instruction was needed that would run efficiently, without requiring a large amount of microcode to implement. The initial proposal, which required an excessive amount of state for special character variables, was reworked by the architecture team to a more reasonable state. However, it was not until the architecture team and hardware implementers met that the pattern operators were reduced from over 25 to the current 16. This also resulted in a microcode reduction of over 40%. Despite this trimming, the space to store patterns and the time to execute them were unchanged for any important usage.

**Major Design Tradeoffs**

After the major architectural and implementation decisions had been made, the design remained relatively stable. However, as use and further studies brought out additional facts, specific portions of the architecture were revised. Following are accounts of other major design tradeoffs made.

**Procedure Call Instructions.** This approach investigated the needs of many current languages; concentration was directed specifically on FORTRAN, COBOL, and BASIC, and in general, on the needs of ALGOL, PL/1, APL, and PASCAL. The study showed that it was feasible to design a single interface between routines that would be efficient while also allowing any one language to call another. Critical needs for operating system and implementation language calls so that one interface could be used between all subsystems and languages were also taken into account.

As the architectural design proceeded, the microcode requirements grew drastically. The number of options involved in creating the argument list was very large with many choices of location of data, location of descriptors, and types of data. Although all this information could be encoded, the results were becoming progressively less optimal. In particular, most calls were generated by languages such as FORTRAN or COBOL for which the compiler can precompile the argument lists; thus, after several design reviews, the implementation was limited to that which needed to be created dynamically in all cases.

Two important cases of calling are one in which the entire list could be precompiled, and one in which the list could be created dynamically. Two call instructions were included with a common result so that each compiler could generate calls in its optimal fashion. The call also included setup and cleanup steps common to all languages. Left to the individual compilers were language dependent choices of creating the argument list and allocating local stack storage. The resulting instructions do more, faster than their precursors, and yet support the general interfacing needs of all languages and subsystems (Fig 4).

![Fig 4 Procedure call frame. Call instructions save environment of calling procedure on stack and establish new environment for called procedure; corresponding return from procedure instruction restores saved environment, removing it from stack, before returning control to calling procedure. Call instructions always save program status word (PSW) containing trap enable bits, general registers containing addresses of procedure's argument list and caller's state, and instruction following call. If called procedure indicates intention to use any other general registers, these are saved along with bit mask denoting those saved. Trap enable bits for called procedure are set to canonical state and pointer to its condition handler is set to zero. Finally, frame pointer (FP) and argument pointer (AP) general registers are loaded with addresses of newly created stack frame and caller's argument list, respectively. Argument list is data structure containing number of arguments and combination of argument values, address, and descriptors as determined by calling and called procedures.](image)
Context Switching. Originally, the goal was to include all task scheduling in microcode. As the design progressed, the defined mechanisms grew. A few specific tuned mechanisms were needed for task scheduling and synchronizing. Theoretical primitives, such as Dijkstra's P and V operators, needed to be complemented with some higher level "primitives" in order to achieve compact code and high performance at the system level.

Common event flag blocks, mailboxes, and asynchronous system traps (ASTs) were implemented by the operating system in addition to the traditional semaphores. Furthermore, semaphores were used for both resource counters and mutual exclusion. Each of these, as well as several other mechanisms, had to interface to the scheduler, providing a constantly growing set of interfaces and special cases for the microcode to handle.

During an interactions and scheduling policies meeting, several recurring code sequences were noted that represented over 90% of the time the operating system spent in "scheduling" overhead. These sequences were incorporated into the architecture as instructions. The interfaces and policies were left to software.

Net effect, which could be tuned and modified for several years, was a very clean implementation that achieved virtually all that was possible in "complete" microcoding (Fig 5). The benefit of this approach was that as performance measurements of the system were available, the speed of the scheduler was increased substantially by changing its algorithms and coding. This could never have been done if the scheduler had been committed to microcode.

Math Function Library. A significant goal of the architecture was to help create a standard mathematics function library having good performance without sacrificing accuracy. Many FORTRAN programs have execution times that depend primarily on the performance of the math library, especially sine, cosine, arctangent, exponential, and logarithm functions. Usually the algorithm selected to approximate the function is a sequence of multiplies and adds of the powers of the argument and a table of coefficients. Multiply is used rather than divide because multiply algorithms are faster than divides for any reasonable bounds on cost. For the formula to produce a result with reasonable error bounds in a short time, the user's argument is first reduced to a normal range.

To help general math functions, two special operations are provided. The first performs argument normalization as accurately as possible, and the second performs the iteration of multiply-add via Horner's method (ie, repetition of intermediate is replaced by coefficient plus argument times intermediate). The latter requires attention to rounding of the intermediate values.

In general, argument reduction is done mathematically by taking the remainder upon division by some constant. For example, the trigonometric functions could be normalized by dividing the argument by 2π to bring the argument into the range of one rotation. Actually, the trigonometric functions will divide by a fraction of 2π and use one of several different approximations, depending upon which quadrant or octant is involved. In any case, multiplication is faster than division; thus, the range reduction instruction does a multiply by a program supplied constant that is the reciprocal of the "divisor." In order to obtain maximum accuracy if the input is accurate, this instruction takes a multiplier that is eight bits longer than the normal floating-point operand. This ensures that no error is introduced by the expression of the reciprocal of 2π, or whatever multiplier is used.

The second instruction introduced for the math library is the "polynomial" instruction; it is given a table of coefficients and a polynomial order, and it applies Horner's method to the reduced argument to produce a series value. The polynomial

\[ a(0) + a(1)x + a(2)x^2 + \ldots + a(n)x^n, \]

where \( a(0) \) through \( a(n) \) are constant coefficients of the powers of the variable \( x \), can be evaluated with a minimum number of arithmetic operations if rewritten as

\[ a(0) + x(a(1) + x(a(2) + \ldots + xa(n)) \ldots ). \]

Evaluation consists of alternate additions of constants and multiplications by the variable with the result accumulating; this process begins with constant \( a(n) \) and terminates with addition of constant \( a(0) \).

Because the table could be lengthy (even an order 5 evaluation would be noticeable in a real-time environment), the instruction is interruptible. It turns out that in practical cases, there is no rounding issue between terms, so that normal floating-point rounding can be performed. However, it is desirable that extra rounding bits be carried from the multiply to the corresponding add. In some cases, this extra rounding can save a term in the polynomial, thus improving performance for a given level of accuracy.

The final design aspect concerned where the result of the polynomial instruction was to be left. Most other instructions store the destination in a location specified by a distinct operand. For this instruction, that would have required saving an extra register to remember the destination address across any interrupts. This, in turn, would have slowed down the math library by a noticeable amount, in some cases as much as 5 to 10%. However, it was detected that every application of this instruction always left the final result in R0 (the function value register); therefore, an extra performance benefit was gained.

Cyclic Redundancy Check Instruction. Traditionally, various schemes have been used to double check a sequence of data to be sure the data have not deteriorated in the presence of possible sources of corruption. Cyclic redundancy checks (CRCs) have been used frequently because they involve a binary feedback method unlike most sources of noise. Thus, a CRC is likely to catch data corruption. Most discs, tapes, and communications lines include some form of CRC in the hardware. For this minicomputer design, it was desirable to provide a similar capability for software. An instruction was designed that would allow the calculation of specific CRCs for those applications when it was impractical to include a CRC box in hardware (Fig 6).

In this minicomputer architecture, the CRC instruction allows efficient calculation of any CRC polynomial up to order 32. At current machine speeds, this is sufficient to protect data with the probability of undetected corruption being less than once in several years. In many cases, the data to be protected do not reside in one location or string. The instruction was designed so that several CRC calculations could be chained to produce one check value.
It can calculate CRCs at a rate approximately 10 times faster than the equivalent instruction sequence, and faster than most hardware CRC boxes.

The CRC of a data string can be calculated by taking several bits at a time, shifting the result, and Exclusive-ORing in a value calculated from the bits shifted out. This calculated value can be precomputed so that the CRC instruction takes a table of such values. The principal design issue was how many bits to shift at each step—if the number is too small, it takes more iterations and the instruction runs slower; if it is too large, the precomputed table gets large and is unlikely to be in the cache, so that the instruction runs slower. The optimum choice is four bits. This results in only two steps per byte of input and uses a table of 16 entries that can remain in the cache; thus, the instruction executes very quickly. Since the CRC is usually coded as a function, it was decided to place the result in R0 for the same reasons stated for the polynomial instruction in the math library.

Conclusions

The VAX-11/780 resulted from the application of a systematic design process that stressed careful specification of alternatives, no a priori rejection of features, evaluation of alternatives in a pruning forum that included both implementers and users, unification of the architectural design along simple principles formulated by a small group of hardware and software experts, and implementation by individuals involved in the design. The detailed technique considered each of these hardware and software tradeoffs to successfully create a viable, interactive minicomputer.

References


Peter Conklin is employed by Digital Equipment Corp as software program manager for the VAX-11. He has held managerial positions involving the VAX-11 architecture and DECsystem-10 software development, and also has done scientific and system programming. He has an AB degree from Harvard University.

Serving as the VAX-11/780 engineering manager, David Rodgers has also been a systems engineer and a member of the VAX-11 architectural design team since joining Digital Equipment Corp. His previous experience was as a system programmer, hardware designer, and director of hardware systems. He received his BSEE from Carnegie-Mellon University.
Your new Smart Box
All you do is plug it in

What "point-and-push-the-button" sophistication did for photography, our new Smart Box does for desktop punched tape readers. All you do with the new Decitek Model 262D9 is plug it into your RS232C port.

Then, using the DIP mode selector switch on the rear panel of the Smart Box you can select data transmission rate, word length, parity and number of stop bits. You also have the full range of Baud rates from 110 to 9600 as options.

And our new Smart Box configures to RS232C, current loop or parallel I/O.

Additional program functions all internally programmable by jumpers. You also get patented dual-sprocket drive, 25,000 hour light source with fiber optics, and stepper motor drive—all proven Decitek reader advantages.

That's a lot of desktop tape reader. There's not another one on the market that gives you this kind of flexibility with our Smart Box's plug-in simplicity.

But your biggest surprise will be the reasonable cost of the Smart Box. It would be smart of you to find out about that right now. Call or write. We'll be happy to give you complete facts and figures.
APPLICATIONS OF VECTOR PROCESSING

The vector-scalar processor, a unified supercomputer system that has very high speed computation capabilities, can execute 140 to 200 million operations per second in scientific and industrial vector signal processing applications. Analysis of algorithms associated with various applications leads to successful implementations.

Lee Higbie  Cray Research, Incorporated, Minneapolis, Minnesota

Scalar and vector signal processing and related algorithms, as implemented on the CRAY-1™ computer system, are applicable to many powerful general-purpose processing systems and illustrate the techniques used to code pipeline or array processors, as well as vector-scalar systems.

Two dichotomies of signal processing applications exemplify the spectrum of powerful supercomputer techniques. The first is active/passive; many signal types are reflections (usually) of signals that are transmitted, then received. Petroleum exploration seismology, radar, active sonar, and atmospheric sounding systems are in the active signal processing category. Typical passive signals are found in earthquake seismology, radio signal processing, passive sonar, radio telescope, electroencephalography, and electrocardiography. The second dichotomy is acoustic/electromagnetic; acoustic signals are typified by those in seismology and sonar, while electromagnetic signals include radar and radio.

A large number of common computational procedures are used in many of these applications to process the signals received from multiple sensors. These procedures generally fall into one of several categories: direction finding and signal enhancement, frequency analysis and separation, and a plethora of "downstream" routines that are dependent on signal type, such as signature detection, analysis, and cataloging; clutter elimination; and resource scheduling.

Computer Architecture

The vector-scalar signal processor contains both a very high speed vector processing unit and a very high speed scalar processing unit. It is difficult to characterize the raw computing power of a powerful general-purpose computer capable of extremely high processing rates; however, speeds of approximately 140 million floating-point operations per second (MFLOPS) are attainable when multiplying large matrices, and 200 MFLOPS are possible in bursts. These rates are achieved by combining scalar and vector capabilities into a single central pro-

Ed Note: This article complements "An Introduction to Vector Processing," by Paul M. Johnson, which appeared in Computer Design, Feb 1978, pp 89-97. While the previous article established basic principles of parallel vector processing, this follow-up demonstrates several real-world implementations as performed on a supercomputer system.

™CRAY is a registered trademark of CRAY Research, Inc, Minneapolis, Minn.
Processor which is joined to a large, fast, bipolar memory. Vector processing—performing iterative operations on sets of ordered data—provides result rates that greatly exceed those of conventional scalar processing. Scalar operations complement the vector capability by providing solutions to problems not readily adaptable to vector techniques.

Basic organization of a CRAY-I computer system is discussed and illustrated in Johnson's article (see Bibliography). The central processor unit (CPU) is a single integrated processing unit consisting of a computation section, a memory section, and an input/output (I/O) section. Memory is currently expandable from 0.25 million 64-bit words to 1 million words (2M to 8M bytes). The 12 full-duplex I/O channels in the I/O section connect to a maintenance control unit (MCU), a mass storage subsystem, and a variety of I/O stations or peripheral equipment. The MCU provides for system initialization and for monitoring system performance. The mass storage subsystem provides secondary storage and consists of one to eight disc controllers, each with one to four disc storage units. Each storage unit has a capacity of 2,424 x 10^9 bits, so that a maximum mass storage configuration could hold 9.7 x 10^9 8-bit bytes.

Computation section consists of an instruction control network, operating registers, and functional units. The instruction control network performs all decisions related to instruction issue and coordinates activities for three types of processing—vector, scalar, and address. Associated with each type of processing are registers and functional units that support the processing mode. For vector processing, these include a set of 64-bit multi-element vector registers (V0 to V7), three functional units—add, logical, and shift—dedicated to vector applications, and three floating-point functional units—add, multiply, and reciprocal approximation—supporting both scalar and vector operations. For scalar processing, there are two levels of 64-bit scalar registers (S0 to S77 and T0 to T77) and four functional units—add, logical, shift, and population/leading zero count—dedicated to scalar processing, in addition to the three floating-point functional units shared with vector operations. For address processing, there are two levels of 24-bit registers (A0 to A7 and B0 to B77) and two integer arithmetic functional units—add and multiply.

Vector and scalar processing are performed on data as opposed to address processing, which operates on internal control information such as addresses and indexes. Data flow in the computation section is generally from memory to registers and from registers to functional units. The flow of results is from functional units to registers and from registers to memory or back to functional units. Data flows along either the scalar or vector path depending on the mode of processing.

Flow of address information is from memory or control registers to address registers. Information in the address registers can then be distributed to various parts of the control network for use in controlling the scalar, vector, and I/O operations. Address registers can also supply operands to the two integer arithmetic functional units. These units generate address and index information and return the result to the address registers. Address information can also be transmitted to memory from the address registers.

Processing Techniques

All processing operations are performed between registers, allowing prefetching of operands and poststoring of results, as well as fast access to intermediate results. Since each of the eight V registers holds up to 64 elements (each is a 64-bit word) of a vector, long vectors are processed in blocks of 64 elements and a remainder, as shown in Fig 1. Here the sum of two 40-element vectors and the product of two 100-element vectors are illustrated. The 40-element vectors are added in one operation, while the 100-element vectors require two steps (this is transparent in FORTRAN, of course).

During most calculations, the scalar processor performs bookkeeping operations, such as indexing, counter incrementing, and checking to determine what code is next, while floating-point operations are streaming through the vector processor. Since these scalar operations do not involve floating-point operations, they proceed in parallel with vector processing. For codes that are "vectorizable", bookkeeping is generally done in a small fraction of the time required for vector operations; thus, there is no delay in starting a vector operation after the previous operation has finished.

Because of the independence and parallelism of the functional units, the processing of V1 + V2 * V3 proceeds as follows:

![Diagram of vector segmentation](image)
ADD Vl, clock cycles, and the above operation takes 81 clock startup plus nine clocks accessing pipe, multiply pipe, and add pipe, but once startup time is eight or nine clocks for vectors with 64 elements (eight clocks for multiply startup plus nine clocks for multiply startup plus 64 clocks for 64 elements). Concurrent vector operations are called "chaining," and 81 clock periods are equal to one chain time. Because of the short startup time of the vector functional units, there is little loss of speed when using short vectors. For typical operations, vector lengths of three elements or less run faster in scalar mode, while those of four elements or more run faster in vector mode. In addition, vector mode is about five times faster than scalar mode on long vectors such as those that must be segmented into blocks of length 64 or less. Transfers between memory and vector registers all proceed at one word per clock period, unless the increment between successive memory locations, which is arbitrary, is a multiple of ±8.

Clearly any vector operation can be processed as an iterated scalar operation, as it is on any scalar processor. The "scalar mode" referred to previously is for the operation performed in an iterated scalar loop instead of in a vector operation.

Application Algorithms

Several common algorithms that perform the operations required to process signals received from a seismic or passive sonar system using multiple sensors are presented as the type of application readily handled by a supercomputer. Usually, these signals are enhanced first by beamforming; then, they are filtered and frequency analyzed. Frequency analysis is normally accomplished with a fast Fourier transform (FFT). After the FFT, interpolation and signature analyses are usually performed.

Beamforming Operation

The initial signal-processing operation performed in a multiple-sensor system is the formation of a beam or beams. This operation provides two types of information enhancement on the signals: determine signal directional information and increase signal-to-noise ratio. For application simplicity, an equally spaced linear array of sensors is discussed. Fig 2 shows an array of sensors, each attached to a delay line so that its output signal is stored for a short period of time. If the delay line for each sensor is long enough for a signal to propagate to the farthest end of the sensor array in the time that a sampling signal passes down the delay line, beams can be formed in all directions. Beams in three directions—broadside, at an oblique angle, and end-on—are formed by adding the elements from the delay line, as shown by the shaded areas.

Computationally, it is necessary to be able to add the elements of a vector with as few as 12, or as many as several thousand, elements because arrays of such disparate numbers of elements are used. Furthermore, especially for large sensor arrays, it is frequently necessary to weight the signals (multiply by a weighting coefficient before summing) from some sensors more heavily than others so that the required operation is an inner product.

\[
\sum_{i} w_i \cdot x_i (t_{1i})
\]

where

\[w_i = \text{weight for shaping} \]
\[x_i = \text{ith datum} \]
\[t_{1i} = \text{delay for beam at angle } \alpha \text{ for } \text{ith sensor}\]

\(^*\)The term "pipe" is used for a functional unit because it is pipelined.
CASE 1: NO SHAPING
LOAD ADDRESSES FOR BEAMS INTO REGISTERS
Ai ← (A) 1ST ADDRESS
Si ← (Ai) 1ST BEAM ELEMENT
COMMENT: "INDIRECT" ADDRESSES AND 1ST SUMMAND ARE NOW LOADED
FOR i = 2 TO M
Ai ← iTH ADDRESS
Si ← (Ai)
COMMENT: THIS LOOP SUMS ALL BEAM ELEMENTS TO PRODUCE BEAM

CASE 2: SHAPED BEAM
LOAD ADDRESSES FOR BEAMS INTO REGISTERS
FOR k = 1 TO MIN(M, 64)
i = 1 to MIN(M, 64)
Ai ← iTH ADDRESS
Si ← (Ai)
V1 ← Si
*V4 ← SHAPING WEIGHTS, SEGMENT k
V5 ← V4 * V1
V5 ← V5 + V4
COMMENT: HERE THE SHAPING MULTIPLY IS DONE WITH A VECTOR OPERATION TO SAVE TIME
RECURSIVE ADD OF V5
V5 ← (V5 + V1) OR (V5 + V3)
COMMENT: THE RECURSIVE SUM ADDS THE 64-ELEMENT VECTOR ABOVE TO AN 8-ELEMENT VECTOR
S2 ← V5[60] 56TH ELEMENT OF V5
FOR i = 57 TO 63
Si ← V5[iTH ELEMENT OF V5]
S2 ← S2 + Si
COMMENT: THIS LOOP SUMS THE LAST EIGHT ELEMENTS
STORE S2 = Σi=1 N x1 INTO SUM

Fig 4 Beamforming codes. Both shaped and unshaped beamformers are shown. Each case is for an oblique beam that requires irregular addressing of memory.

The subscript i varies over all the sensors; weights may depend on the angle, be equal for all directions, or be unity. An additional complication is that indexing is not regular throughout the array, ie, i values do not form a linearly increasing sequence (Fig 3). Thus, a vector fetch of the data is not possible.

Beamforming Implementation
In beamforming, the first problem encountered is storing data in memory. It is assumed that data are stored as received; in other words, during each time interval, one datum from each sensor is stored in sensor order in a circular buffer. Beams are formed by computing the sum of a sample for each sensor, such as those samples shown by the shaded areas in Fig 3. Irregular accessing of data is required except for the case of very rapid sampling, when the increment between beam samples is uniform or when only one beam is formed, as in seismic operations. Fig 4 shows both implementations of this algorithm. In the first or unshaped beam case, a fast scalar loop is used because the arithmetic is simple; the second or shaped beam case uses vector operations because of the more complicated arithmetic. Irregular addressing and very high speed of the scalar processor, causes samples to be serially fetched from memory. If the beam is not being shaped, these samples can be added as they are fetched (Case 1); otherwise, they are loaded into a vector register for multiplication by shaping factors, and then added using the recursive-add operation (Case 2). For the special case where data accessing is regular, vector operations can be used throughout. This load chains into the shaping and summing operations; ie, it is concurrent with them.

Filtering Operation
Once beams are formed, it is common practice to filter the signals so that the sampling rate can be reduced; sampling at a rate more than double that of the highest
frequency in the signal yields no additional information. Reduction of the sample rate, called down-sampling or decimation, decreases the volume of data to be processed by succeeding operations. Fig 5 shows signal flow diagrams (not flowcharts) for two common filter types. The first type is called a recursive filter; it is the digital implementation of an analog infinite impulse response filter. Just as an analog filter can ring, this type of digital filter continues producing an output long after the input has gone to zero because of the recursive nature of the processed signal; once illuminated, this filter produces an output indefinitely. The second type is computationally explicit and, because no initial excitation will cause it to ring, is referred to as a finite impulse response or explicit filter.

The recursive filter cannot be calculated for large numbers of data points in parallel because each filter output value is used as an input for the next computation of the next filter output. In other words, computations of output n+1 cannot be initiated until that for output n is completed. Thus, the short vector capability is necessary for efficient recursive filter implementation.

However, the explicit filter can be calculated on large numbers of inputs or for large numbers of outputs at the same time. For this reason, it is often preferred to the recursive filter for digital implementations. Although not shown in Fig 5, the coefficients are frequently symmetrical about the midpoint of the delay line and, if the output is being down-sampled by a factor of two, the filter computation is performed on only half of the input points. Thus, even though the recursive filter is generally more efficient in terms of multiplies per input, the nonrecursive filter is both more efficient and easier to compute when down-sampling and symmetric filter coefficients are used. The explicit or nonrecursive filter is a running inner product:

\[ \sum_{i} f_i x_i \]

where \( f_i \) are filter coefficients and \( x_k \) is datum k.

Filtering Implementation

There are two major approaches to producing high order filters: cascading several low order filters (ie, processing the signal output from one through the next in a chain of filters) or using a filter with many poles and zeroes. In signal processing systems with short word lengths, cascading is preferred because it reduces computational errors; highly parallel systems run more efficiently with high order filters.

In a recursive filter (Fig 6), short vector operations allow efficient implementation even for the 4-pole, 4-zero filter illustrated, making cascading filters feasible. In this case, there are four poles plus four zeros or eight coefficients, ie, vector length (VL) = 8. For high order filters, ie, those with many segments for the delay line, processing is more efficient because of the longer vectors that can be used in the processor. Cascading low order filters is not necessary because of the accuracy of the 48-bit mantissa floating-point arithmetic in the computer system. Fig 6 shows that each pole coefficient is multiplied by a recurred output and each zero coefficient is multiplied by an input datum; then the products are summed to produce an output.

In the program for the nonrecursive filter (Fig 7), to preserve generality, no decimation of the output is shown nor is any symmetry of the filter coefficients used, even though both of these may be used at times. Particularly noteworthy in this implementation are the large number of chained operations and the low rate of data transfers from memory to processing unit. This results directly from using multiple registers in the vector processor.
Fig 7 shows that each coefficient is multiplied by an input datum and the products are summed to produce an output.

**Fast Fourier Transform Operation**

Frequency analysis is generally applied to the filter output signals and is most commonly performed by an FFT algorithm. Figs 8 and 9 show an FFT algorithm similar to the original by Cooley (see Bibliography); however, Fig 9 shows the input amplitude samples on the left. The complicated signal routing and processing required for an FFT are illustrated in two equivalent signal flow graphs, with Fig 9 merely a rearrangement of Fig 8. Outputs and processing are identical; only the order is different. Note that the difference between the indices of successive input signals, which is the difference between memory locations, is usually divisible by a large power of two. Thus, this FFT algorithm tends to have many memory conflicts because there are 16 memory banks in the system. In addition, data must be shuffled into “bit-reverse” ordering (Fig 8), before the algorithm can be performed. Fig 9 shows a rearrangement of the signal flow diagram of Fig 8 with all inputs and outputs in numerical order, which saves rearranging the data; for this flow only, weights occur with subscript sequences that are separated by large powers of two. Operations in the FFT algorithm are all complex, except for those few that have weights of ±1 or ±i. For these weights, the “multiplies” are all by ±1.

**FFT Implementation**

For the typical FFT algorithm, a number of computationally equivalent procedures exist, some of which are much easier to implement on a vector processor than others (see Gold and Rader). The FFT algorithm shown in Fig 8 requires bit-reverse ordering of input data (left hand indexes), others generate bit-reverse ordered results. For a sequential processor, one of a number of special techniques can be used to reorder the data, such as a table lookup; however, these are not vectorizable, in general. Thus, as shown in Fig 9, the ordered-in, ordered-out FFT implementation is more straightforward. All data are accessed in natural order, in time sequence, and vectors in the processor are relatively long (more than 10 elements). Weights are accessed in groups where the exponents (subscripts, in effect, because the weights are precomputed) differ by large powers of two. In actual implementation, this difficulty is partially overcome by storing a small set of the weights a second time. This duplicate storing of weights is useful for those FFT stages where weights are used repeatedly.

The actual FFT is implemented with the first three stages (shown in Fig 8) done as special cases. In the first two stages, multiplication is not needed, thus saving computation; the third stage is also performed as a special case, because there is only one nontrivial coefficient, v², ie, only one “multiplier” is different from ±1 and ±i.

By the fourth stage, there are four nontrivial weights, and it is easier to carry out the full multiplication. However, notice that the weights are used eight times over for 64-element vectors. Thus, the multiplication requires:

(a) vectors of length eight, (b) serial fetching of weights and storing them repeatedly into a vector register, or (c) a block of weights repeated eight times. Because only a few weights are used in this stage, the solution is to repeat a few of the weights eight times and to use this set of repeated weights for the next two stages as well.

Memory accesses whose addresses are multiples of four proceed at full speed, thus the use of four times as many weights as necessary, each repeated eight times, allows all processing to be vectorized and all vector lengths to be a multiple of 64. With this scheme, the extra or repeated weights are used for the fourth, fifth, and sixth stages.
FORTRAN Usage

A FORTRAN programmer coding for a vector processor can take advantage of a number of possible techniques to increase code vectorizability. Loops that have all result names different from the operand names are likely to be vectorized by all FORTRAN compilers. Beyond this, compilers will vectorize depending on their sophistication and on the relative speeds of vector and scalar operations, which determine the importance of vectorization. For example, vector computer systems with poor short vector performance are more likely to have compilers that interchanged program loops so that vector lengths are maximized; on vector-scalar computers this is not generally necessary. In any program, vectorizing compilers will attempt to code inner loops of programs as vector operations.

The following list presents inner loop constructs in order of increasing difficulty (approximately) for vectorization by compilers.

1. Same variable names as operands and results
2. Complicated subscript expressions
3. Loop increments other than 1
4. Functions with mixture of vector and scalar arguments, such as ATAN2(X, Y(I))
5. Scalar temporaries in loop
6. Dependent or ambiguous subscripts
7. Transfer out of loop
8. Forward transfer in loop
9. Subscripts defined before a numbered statement before a loop, yielding possibly nonlinear recursion, as
   
   JONE = 1
   
   50 CONTINUE
   
   DO 100 I = 1, N
   
   A(I) = A(I + JONE) * ... 

10. Subroutine calls in loop (other than ones that are known to the compiler to be vectorized)
11. Transfer into loop
12. Backward transfer in loop

In item 9, the compiler cannot easily know whether the loop is nonlinearly recursive and, therefore, nonvectorizable.

Currently, the CRAY-I FORTRAN compiler (CFT), vectorizes loops that include items 1 to 5 and in some cases item 6. At this time, CFT generally produces better code for a few large loops rather than many small ones because there are only a few loop “overheads” instead of many. CFT recognizes common subexpressions and uses registers to avoid recomputation wherever possible. Using vector temporaries reduces speed by requiring more memory references; thus

\[
\begin{align*}
200 & \quad Y(I) = \text{TEMP}(I) - 1.0 \\
& \quad \text{This code sets } X_I = A_I^* B_I^* \sqrt{\sin(A_I + k)} + 1 \text{ and } Y_I = A_I^* B_I^* \sqrt{\sin(A_I + k)} - 1 \text{ for } i = 1, 2, \ldots, 200.
\end{align*}
\]

will execute more slowly than:

\[
\begin{align*}
\text{DO 100 } & \quad I = 1, 200 \\
& \quad X(I) = A(I)*B(I)*\sqrt{\sin(A(I) + K)} + 1.0 \\
& \quad Y(I) = A(I)*B(I)*\sqrt{\sin(A(I) + K)} - 1.0 \\
& \quad \text{The same result as the previous case}
\end{align*}
\]

The compiler will compute the common subexpression only once in either case but, in the second, it does not store this temporary result, resulting in faster execution.

Summary

Several signal processing algorithms and their implementations on a powerful vector-scalar processor have been described. Vector-scalar supercomputers are ideally suited to digital signal processing because of the very high processing rates that are required in scientific and industrial applications. These applications presently include energy, weather, and timesharing computations.

Because of tremendous speed requirements for vector signal processing applications, a final recapitulation of operating speeds for a vector-scalar supercomputer follows. Measurements are in millions of floating-point operations per second. Only required operations are counted; those needed by hardware or software are not included.

<table>
<thead>
<tr>
<th>Operation</th>
<th>CRAY-I Speed, MFLOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT</td>
<td>75</td>
</tr>
<tr>
<td>Nonrecursive filter</td>
<td>100</td>
</tr>
<tr>
<td>Recursive filter</td>
<td>60</td>
</tr>
<tr>
<td>Matrix multiply</td>
<td>140</td>
</tr>
<tr>
<td>Dot product</td>
<td>75</td>
</tr>
<tr>
<td>Constant Q interpolation</td>
<td>35</td>
</tr>
<tr>
<td>Search largest</td>
<td>30M compares/s</td>
</tr>
</tbody>
</table>

Bibliography


Lee Higbie, a marketing support analyst at Cray Research, has extensive high speed systems experience both as a designer and a user. He holds a BS degree in physics from St Lawrence University and an MS degree in mathematics from the California Institute of Technology.
Your new
1 MHz
LC testing
problem solver

It's unbelievable at $2965

The new GR 1687 Megahertz Digibridge™—
microprocessor-based automatic LC measure-
ment with keyboard control.

You will find some exciting features that are really
new in 1 MHz testing, like two test speeds; ten
automatic limit comparison bins for sorting; con-
tinuous, average and single component test
modes; operator selection of four different types
of display; and a five full-digit readout for L and C.

Another important new feature. The micro-
processor automatically compensates for any stray
capacitance or inductance at the test probe tip or
test fixture. Now, with no error factor at the
OUT connection, you're going to obtain a new kind
of reliable and consistent testing accuracy.

A further plus. The OUT connection is
Kelvin.

- Automatically measures Ls &
  Q, Cs & D, Cs & Rs, Cp & Gp
- 0.1% Accuracy for C
  0.2% Accuracy for L
- Autoranging takes the guesswork
  out of setting the proper range.
- IEEE 488 bus option: provides both
  IEEE 488 interface and autohandler
  output for a handler, printer or
  bench-top calculator system.
- 10 Bins for sorting. Set any
  symmetrical (e.g.: ± 1%, ± 5%) or
  asymmetrical (e.g.: -20% +80%,
  -30% +10%) limits you desire.
- Two test speeds to suit every
testing application.
- Three test modes: select continuous,
average (displays average value of
10 measurements), or single.
- Four types of display: programmed
  bin limits, measured values, deviation
  measurement (Δ L or Δ C), or
  bin number.
- Five full-digit display for L and C. Four full-digit
  display for Q, D, R and G. All numbers go to 9.
- Wide measurement values allow you to test a
  greater number of component types. Test L from
  0.001 to 99999 μH; C from 0.001 to 99999
  pF. Q from 0.001 to 999.9. D from 0.001 to
  9.999, R from 0.001 α to 999.9 Kα, and G
  from 0.01 μS to 999.9 mS.
- External bias from 0 to 60 V can be supplied.
- Optional Kelvin test fixture tests radial and
  axial lead components.
- Automatic self-check/diagnostics on power-up.

The GR 1687 represents a new era in 1 MHz test-
ing. Contact your GenRad sales office.
DESIGN NOTE

Digital Display of Stepper Motor Rotation

Incorporating readily available ICs, a low cost, highly accurate, digital logic circuit numerically displays both the instantaneous step angle and revolutions traveled by a stepper motor shaft.

Hao-Yung Lo
National Tsing Hua University, Hsin-Chu, Taiwan, Republic of China

Since a stepper motor is a discrete motion device that converts a train of digital input pulses into analog output shaft angular-step rotations, a digital display circuit can be readily designed for tracking stepper motor shaft movements. For example, the Slo-Syn™ bifilar-type stepper motor takes 200 steps to complete one shaft revolution—or 1.8 deg/incremental step. By counting the number of input pulses to the stepper motor over a specific time period and using a multiplier constant to accommodate the fixed 1.8-deg step angle, a digital display circuit can easily and accurately track the instantaneous—as well as total—travel angle rotation of the stepper motor shaft.

A simple, flexible, and inexpensive digital display circuit uses versatile and readily available up/down decade counters to read out five binary coded decimal (BCD) digits. Four digits display the travel angle (000.0 to 360.0) in degrees, while the fifth indicates the number of completed revolutions (0 to 9). This stepper motor display can monitor the relatively slow and deliberate movements of incremental plotters, precision film camera drives, and numerical control machines, in general, and can track the precision start-stop motions of fuel control rods within a nuclear reactor, in particular.

Although adaptable to stepper motor applications, commercial digital panel meters are more expensive, have a restricted range of readings, consume high power, and possess limited flexibility. The described digital display circuit overcomes all of these restrictions while operating from a single power source (5 Vdc at 1.2 A).

Circuit Design Requirements
The logic circuit design comprised two main tasks: driving the stepper motor, and measuring and displaying the motor shaft angle rotation. A state generator [Fig 1(a)] has been designed to generate high current waveform pulses and to provide the correct switching sequence for exciting the stepper motor. Input pulses to the state generator can be connected to the output of a square wave generator or a microprocessor, such as the MOS Technology KIM-1. If the latter is used, the speed and direction of motor rotation can be controlled by programming the period and level of the output pulses. Because the KIM-1 input/output pins are transistor-transistor logic compatible, interface circuitry is not needed.

Square wave generator pulses are used as clock signals to trigger a J-K flip-flop (SN7473N), which changes the on-off states of QA1 and QA2 or QB1 and QB2. The direction of motor step rotation is controlled by the state of input gate G1—a high level for clockwise (CW) rotation and

Slo-Syn™ is a registered trademark of Superior Electric Co, Bristol, Conn.
a low level for counterclockwise (ccw) rotation. The stepper motor wiring is shown in Fig 1(b) and the sequence of phase currents is shown in Fig 1(c). All four current combinations are amplified through power stages before delivery to the respective windings of the stepper motor.

**Circuit Operation**

The digital display circuit (Fig 2) is designed to connect directly to either a square wave generator or a microprocessor. This circuit mounts on a 6 x 11" (15 x 28-cm) printed circuit board and weighs 1.2 lb (0.5 kg), excluding power supply. Complete hardware cost including power supply is less than $20.

Output from the square wave generator or microprocessor connects to the input of monostable multivibrator ICl for triggering the digital display. The positive-going transition of the square wave drives the motor shaft through a rotational angle of 1.8 deg/pulse, and simultaneously triggers one of the two monostable multivibrators in ICl. A negative pulse—produced at pin 4 (1Q) of ICl—enables gate 3 (G3) to load the input data into IC3 and IC4. These two programmable up/down decade counters have been previously set in BCD code to 0001 1000₂ (or 10₁₀) for 1.8 deg/step. Gate G4 is enabled by gate OR1.

The second monostable multivibrator in ICl is triggered by the trailing edge of the positive pulse output (Tₚ) of pin 9 (2A), which is connected to pin 9 (2A) when pin 10 (2B) is set high. Thus, a positive-going pulse is produced at pin 5 (2Q), which enables gate G1. The values of the resistance-capacitance (RC) circuit between pins 6 and 7, and 14 and 15 of ICl are selected so that the clock output pulse width (Tₚ) at pin 13 (1Q) is wide enough to allow a proper timing sequence. For example, if C = 0.1 µF and R = 10 kΩ, then

![Fig 1 Stepper motor drive requirements. State generator circuit (a) supplies current waveform pulses and switching sequence for exciting stepper motor. Input pulses from square wave generator (or microprocessor) serve as clock pulses that control direction of stepper motor rotation and triggering of J-K flip-flop. In Slo-Syn motor wiring (b), resistance R equals 10 Ω for this application. Ground return can be via chassis or separate wire. 4-step sequence drive (c) is pulse coded for repeating clockwise or counterclockwise rotation](image)
4,000,000,000 electronic components must be right.

We've sold that many CAMBION electronic components and other CAMBION precision products around the world since CAMBION went into business more than 30 years ago. By the time you read this, the number will have increased dramatically.

The number of combined years of design, manufacturing experience and care that have gone into making these billions of parts and products is also impressive.

At CAMBION everyone is interested in one thing: making CAMBION products that live up to the trust our customers put in them. That's why our customers keep coming back to us and more and more OEM's are turning to CAMBION every day.

It's also why we can afford to guarantee everything we make. Confidently.

Write today for free, full-line catalogs of the right CAMBION connections for you. Cambridge Thermionic Corporation, 445 Concord Avenue, Cambridge, MA 02138.

CAMBION

The right connection.
Since stepper motor has ±3% accuracy for each step, positional accuracies of ±0.054 deg for 1.8-deg/step case and ±0.027 deg for the 0.9-deg/step case are attainable. Circuit can be used for either open- or closed-loop stepper motor control systems with high accuracy.

\[ T_w = K x R x C \left( 1 + \frac{0.7}{R} \right) \]

where \( R = \text{k}\Omega, C = \text{pF}, K = 0.32 \) for SN74122 or 0.28 for SN74123, and \( T_w = \text{ns} \).

Therefore, \( T_w = 0.28 \times 10^6 \left( 1 + 0.07 \right) = 3.0 \times 10^6 \text{ ns} \).

Also, if \( C = 330 \text{ pF} \) and \( R = 10 \text{ k}\Omega \), then \( T_w = 1000 \text{ ns} \).

Flip-flop IC2 is set by enabling gate G1 coincidently with a clock pulse. In turn, IC2 sets and then resets up/down decade counters IC3 through IC9. Clock pulses are divided down to 100 kHz from the 1-MHz crystal-controlled oscillator and pass through gate G2 to the input countdown of IC4. Then, IC4 starts counting down from \( 18_{10} \) (0001 100010) to \( 0_{10} \) (0000 000000). However, since gate G4 is enabled by OR1, the clock pulses also pass through G4 to the input of IC5, which starts counting up from \( 0_{10} \) to 0001 100010 in the opposite direction. Each count is added to the previous value in IC5 through IC9. When the contents of IC3 and IC4 both reach 0 a stop signal (negative pulse) is produced by the borrow (Br) output of the last stage of IC3, which resets IC3 and IC4 through an inverter and gate G3.

Note that \( AND \) gate G3 is previously enabled by pin 4 (IQ) of IC1, while \( AND \) gate G4 is inhibited by the output of OR1 as long as the content of IC4 is 0. Furthermore, when the square wave input is negative-going, gates G1 and G2 are inhibited by the output of IC1 (pin 5) and IC2 (pin 12). This guarantees that up/down counters IC3 through IC9 are completely stopped and that the circuit is reset to initial conditions. The circuit starts counting again when the square wave output is positive-going.

The decimal point is set at the left of the first digit of BCD decoder.

\(^{1}\)The TTL Data Book for Design Engineers, Texas Instruments, Inc, pp 21-33, 138.
IC10 (least significant digit). Thus, the readout display shows an increment of 1.8 deg for each rotational step of the motor shaft. After 200 steps, the rotor has moved one complete revolution, and all the step increments are summed by the circuit to display 360.0 deg.

A carry is produced by AND gate G5 for IC9 when IC13 and IC12 read 36, which adds one count to the previous revolution's value. The maximum display for the circuit of Fig 2 is nine revolutions plus 358.2 deg. Circuit response can be expanded if necessary. Data input into IC3 and IC4 can be changed or preset accordingly as the angle per step of the stepper motor is changed.

Since the stepper motor's rotational speed is relatively slow, typically 100 steps/s, system operation is possible as long as the following condition is met:

$$T_s \geq m T_k + T_w$$

where

- $T_s$ = time period of output square wave from signal generator or microprocessor
- $T_k$ = time period of clock pulse from crystal-controlled oscillator
- $m$ = number of pulses equivalent to integer value of rotational angle per step (step angle) of stepper motor. For example, when step angle = 1.8 deg, $m = 18$; when step angle = 0.9 deg, $m = 9$.
- $T_w$ = pulse width produced at pin 13 of IC1 for triggering IC2. For example, if $T_w = 10 \mu s$, then $m = 18$ for 1.8 deg/step, and $T_w = 30,000$ ns or 30 $\mu$s. Therefore, the period ($T_s$) of the output square wave from the signal generator must be equal to, or greater than, 210 $\mu$s.

Summary

A factor that may cause display of incorrect readings is that in open loop schemes the total number of steps taken by the motor may not equal the total number of pulses supplied to the stepper motor drive. In this case, the starting and stopping rates should be carefully studied and should not be operated out of the normal range, which is 100 to 400 steps/s.
THE LSI-11/2 MICROCOMPUTER.

HALF SIZE ISN'T THE HALF OF IT.
We took the world's most powerful 16-bit microcomputer, split it down the middle, and put the CPU and memory on two separate half-size boards.

After that, you'd think we would have called it a day.

Instead we went on to give it the most advanced 64K byte memory ever created. A state-of-the-art RAM with byte parity, onboard refresh, selectable I/O page boundary, and complete battery backup capability. Priced at only $1149.* And designed for total compatibility with the half-sized LSI-11/2.

Put it all together with a 270ns access time, PDP-11 software, and the comprehensive family of LSI-11 options and you've got more than just a new form factor to work with.

You've got a whole new dimension in power and flexibility.

Best of all, we can get it to you now. The LSI-11/2.

Half size isn't the half of it.


*In 100's when purchased with the CPU.
One-Step Programmable Arbiters for Multiprocessors

When processors in a multiprocessor system demand service from a shared bus in an asynchronous mode, a synchronous state arbiter resolves conflicts and allocates resources. Independent of the combination of requests, only one state transition is required from a free to an allocated resource with arbiter structure and priority rules programmed into state machine memory.

K. Søe Højberg  
Risø National Laboratory, Roskilde, Denmark

In a parallel system, two or more devices may simultaneously request use of a shared resource. During the time that one request is being handled and the second is waiting, others may appear. Thus, it is necessary to resolve request conflicts and to allocate the shared resource according to priority rules. Plummer\(^1\) describes a multirequest arbiter with asynchronous logic. Many serial events in port and priority networks are involved in a request-to-grant transaction. Pearce\(^2\) et al, describes a multirequest arbiter tree based on asynchronous logic arbiter modules. A request-to-grant transaction causes signal flow through at least two basic modules. Ref 3 describes a synchronous arbiter with request-dependent speed, including examples such as a hardwired structure with fixed priority rules.

In this synchronous state-machine arbiter, structure and rules are programmed into permanent or semi-permanent storage \{read-only memory (\text{ROM}) or programmable read-only memory (\text{P/ROM})\}, or into a random-access memory (\text{RAM}) which can be changed dynamically. Since digital computer simulation of a state machine is straightforward, design and verification procedures for the arbiter can be simplified.

Functional Principles

The arbiter [Fig 1(a)] consists of a memory and input and output latches. One or both latches may be integrated with the memory in a chip. Device \(i\) requests the shared resource by raising its request line \(R_i\) [Fig 1(b)], where \(i = 1 \ldots n\). Devices initiate requests only when grant line \(G_i\) is low. The arbiter allocates the shared resource to requesting device \(i\) by raising its grant line, \(G_i\). When device \(i\) has finished using the resource, it resets its request line, \(R_i\), which causes the arbiter to reset the corresponding grant line, \(G_i\).

Arbiter states can be divided into grant and wait states. During static conditions, no grant is issued in a wait state and one grant is issued in a grant state. Request input signals in addition to the next state number are stored in latch 1 until a clock 1 impulse occurs. In the arbiter dia-
gram [Fig 1(a)], internal requests and grants (for instance \(R_i\) and \(G_i\)) are in boldface* for easy identification. Outputs from latch 1 \(R_1 \ldots R_n\) and P) are used as an address in memory. In this manner, the memory address is well-defined, independent of fluctuations in asynchronous request inputs and memory outputs.

One byte of the addressed memory cell is used for storage of the next state number, \(N\), which can be implemented by binary representation. Another byte contains the grant information \(G_1 \ldots G_n\). A 1 bit represents a grant for a corresponding request/grant channel. At most, one grant is present. At a clock 2 impulse, the grant byte is stored in latch 2. Fluctuations initiated at memory addressing time, clock 1, can be avoided at grant outputs by proper separation of clock 1 and 2 impulses.

In Fig 1(b), it is assumed that no requests are initially present. Shaded areas of \(R_i\) and \(R_{i+1}\) between succeeding clock 1 impulses indicate possible request arrival or departure times with identical grant responses. Note that, on the average, only one clock 2 period is required for setting or resetting a grant \(G_i\). Detection of request \(R_i\) occurs at the first clock 1 impulse following the request transition from logic level 0 to 1. At the succeeding clock 2 impulse, grant \(G_i\) is issued. When request \(R_i\) arrives within the same clock period as another request (eg, \(R_{i+1}\)), the request having the highest priority \(R_i\) is honored with a grant. If a request \(R_{i+1}\) is waiting when a grant is released, a new grant \(G_{i+1}\) is issued after one clock period only. If more than one request is waiting, the highest priority request releases a grant.

A set of priority rules is established for conflict cases described above, as well as for single-request and no-request cases. On this basis, the state transitions grant-to-wait and wait-to-grant are described. The arbiter uses a table that is set up for determining the next state number \(N\) as a function of input and present state number \(P\) [Fig 1(a)].

**Arbiter Example**

A ring priority arbiter with four request/grant channels serves requests around a ring structure. Advantageously, no single request can prevent others from getting service by continually setting up requests. A grant state is assumed for each request/grant channel, and a wait state is needed when no requests are present. In a ring priority wait state, the arbiter must remember which grant has just been served by introducing a specific wait state for each grant state. The number of states \(Q\) is then \(Q = 2C\), where \(C\) is the number of request/grant channels. Wait states are designated by even numbers \(0, 2, 4, 6\), while grant states are odd numbered \(1, 3, 5, 7\). Corresponding request and grant signals \(1, 3, 5, 7\) are denoted by \(R_1, R_3, R_5, R_7\) and \(G_1, G_3, G_5, G_7\), respectively.

An address in state machine memory (Table 1) is composed of the present state number in binary representation and a sampled request byte that includes one bit for each request input. The addressed memory cell contains the corresponding grant to be sampled and the next state to be entered. All combinations (in the example, 128) of request and present state signals should be listed to serve as memory addresses; remaining addresses can be evaluated by comparing any possible address with the corresponding request bit pattern and source state number in Fig 2. If the next state is identified as a grant state, the corresponding grant bit is set to logic 1. Fig 2 shows the state diagram resulting from the application of rules established here.

In Fig 2 wait states are described by shaded circles, grant states by nonshaded circles. Lines going from circle to circle indicate state transitions. Note that source and destination states for a transition can be identical. Fig 2(a) shows all possible

---

*Boldface \(R\) or \(G\) denotes an internal signal that is nearly equal to \(R\) or \(G\), respectively, only displaced in time.
Fig 2 Ring priority arbiter. In (a), all state transition paths are shown. Parts (b) and (c) show departures from wait state and grant state, respectively. Corresponding request bit patterns are specified on transition lines—X indicates 0 or 1. Multirequest patterns detected in wait state lead to selection of first corresponding grant state met by following circle in clockwise direction.

TABLE 1
Determination of State-Machine Arbiter Memory

<table>
<thead>
<tr>
<th>Memory Address</th>
<th>Memory Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampled Requests (R,R,R,R)</td>
<td>Present State (P)</td>
</tr>
<tr>
<td>0000</td>
<td>000</td>
</tr>
<tr>
<td>0000</td>
<td>001</td>
</tr>
<tr>
<td>0000</td>
<td>010</td>
</tr>
<tr>
<td>0000</td>
<td>011</td>
</tr>
<tr>
<td>0000</td>
<td>100</td>
</tr>
<tr>
<td>0000</td>
<td>101</td>
</tr>
<tr>
<td>0000</td>
<td>110</td>
</tr>
<tr>
<td>0000</td>
<td>111</td>
</tr>
<tr>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>

When the present state is a wait state [for instance 0 in Fig 2(b)] and at least one request is at logic 1, the first corresponding grant state found by moving clockwise around the circle is entered. “Corresponding” means that the new state number (1, 3, 5, or 7) is equal to the index of one of the requests given. For instance, grant state number 1 is entered if R_1 = 1, regardless of the level of other requests; grant state number 3 is entered if R_3 = 1, while R_1 = 0, R_5 = 0 or 1, and R_7 = 0 or 1, etc. If all requests are logic 0 in a wait state, the state is not changed.

When the present state is a grant state [Fig 2(c)] and the request corresponding to the grant state is at logic 1, no state change is made. If this request, however, is at logic 0, the first feasible wait state found by moving clockwise around the circle is selected. As an example, the present state is assumed to be number 1, a grant state. When the request with
Ramtek has done for imaging and graphics what Kodak did for photography.

Brought you low-cost color.

Most people wouldn’t settle for black and white snapshots. There’s no reason why you should settle for black and white displays.

The Ramtek 9050 series of Graphic Display Systems slashes the cost of color in half. For imaging. For graphics.

Low cost. Not low quality. Here is the same technology that you’ve seen delivering ERTS satellite photos, dramatic medical research images, maps, charts, tables and graphics.

We took the most-wanted features of our modular Ramtek 9000 systems and packaged them together in one module. You custom tailor the Ramtek 9050 to your needs with a matching set of off-the-shelf options.

For less than $10,000 the Ramtek 9050 gives you 16 bit image processing, character, vector, plot generation, raster mode, and scrolling. Resolution up to 512 by 512 elements. 256 levels of gray scale. 4096 colors (or 64 colors for under $6,000; black and white for less than $5,500). Video look-up tables. Interactive keyboard and joystick operation. Off-the-shelf interfaces for popular minicomputer lines.

And the Ramtek 9050 is software compatible with its big brother the Ramtek 9000. That’s a time-saving plus when your needs shift to real-time applications, ultra-high resolution, expandable customized systems or any of the thousands of possibilities opened up by the Ramtek 9000’s modular design.

Call today, or write. We’ll fill you in on the whole colorful Ramtek picture.

Ramtek Corporation, 585 N. Mary Ave., Sunnyvale, CA 94086. (408) 735-8400.
index 1 disappears \((R_1 = 0)\), a transition to a wait state takes place in the following way. If all requests are at logic 0, the present state number plus 1 (in the example, state 2) is selected. If a request is at logic 1, a corresponding grant state number minus 1 is used. Thus, if \(R_1 = R_3 = 0, R_5 = 1,\) and \(R_7 = 1,\) grant state number 5 is used as a basis as it precedes number 7 on the circle. Thus, the wait state destination becomes \(5 - 1 = 4.\) The same principle applies for the other transition lines in Fig 2(c). By using a temporary wait state in this way, a proper time spacing is ensured between grants. When the next state number \(N\) becomes a grant state number, a corresponding grant \(G_N\) is issued immediately. Since the next state is used as a basis for grant issue, rather than the present state, one clock period of delay is avoided by setting or resetting a grant.

Memory capacity requirements for two to eight channels are given in Table 2. In essence the number of memory words increases exponentially with the number of request/grant channels. In general, an arbiter with a certain number of channels can also be applied to a decreased number of channels by setting inputs to logic 0.

**Conclusion**

The type of arbiter described is well suited as a bus controller in a multiprocessor system. Safe transition from one grant to another is obtained by the introduction of intermediate pause states. In this way safety margins can be increased simply by clock frequency adjustments. To summarize, the described method for implementation of asynchronous arbiters by synchronous techniques can lead to reliable and flexible systems.

**References**

OEM Printers with value-added options and the quality your customers demand

We've built-in I/O compatibility and value-added features across our line
Control Data's OEM printers have value-added features that help you tailor better solutions to your customer's requirements. Built-in features include clear, crisp print quality, acoustically dampened cabinets and easy-operating controls. And we've built in common interface protocol across our line. So you don't have to redesign your interface for each application.

Choose one of our Bi-Directional Position-Seeking Matrix Printers
Our Matrix Printers print single to five part forms with sharp, clean 7 x 7 or 9 x 9 patterns. Standard 10 cpi, 6 lpi and 64 ASCII characters...full line 132-character buffer memories. Options include a paper-saving 16.5 cpi pitch and 8 lpi spacing, 96 and 128-character sets. Speeds range from 70 lpm to 132 columns to 200 lpm for 33 columns.

Cut your customer's paper costs with one of our Band Printers
Offer your customer reduced paper and total life cycle costs with a choice of 10 cpi or compressed pitch 15 cpi bands. Bands switch in seconds. At the 15 cpi density, a full 132-character line prints on letter-sized paper. Multiple options permit you to tailor the printer to your application. Eleven interchangeable bands, identical spare parts kit. Full solid-stroke characters top to bottom. Print speeds with 48 character set: 360, 720 and 1130 lpm.

High performance, high throughput Fastrain Printers
All Fastrain models accommodate any size character set from 16 to 128 with correspondence-grade print quality. Speeds with a 48-character set are 1200, 1600 and 2000 lpm.

Put quality behind your nameplate. Call us at 313/651-8810 or if in Europe, contact one of our European representatives. Or return coupon to:

Harrison Craig, Product Sales Manager
Control Data Corporation, 1480 N. Rochester Road, Rochester, Michigan 48063.

Please send literature and sample printout of your
Matrix Printers □ Band Printers □ Fastrain Printers
Name ____________________________ Title ________________
Company _________________________ Phone ________________
Address __________________________ State ________________ Zip ____________

More than a computer company
The soft terminal. Designed to be redesigned

Chances are, the intelligent terminal you really need doesn't exist yet.
That's why we build the Conrac 480, The Soft Terminal. It's designed to be redesigned by your software to fit your system like a glove.

Flexible hardware to start you off.
Most CRT terminals are built around one large circuit board, which doesn't leave you much flexibility.
The Conrac 480, on the other hand, offers you the benefits of a clean bus architecture. Plug in four cards, and get a basic working terminal. Plug in up to twelve additional cards, and get some real power. Cards like RAM up to 48K bytes, PROM up to 16K bytes, and interfaces to floppy disk drives, printers and other peripherals.

Software to make it happen.
Do you need a special keyboard, character set, or set of terminal attributes? No problem. Just plug in a special PROM.
With the proper MPU software, the Conrac 480 can be configured as a polling terminal or as a powerful microcomputer. Or as anything in between. This software can reside in PROM, or can be downloaded into RAM from a host computer or from disk.
Many software modules are available off-the-shelf, like a basic editing package, and protocol handlers for IBM, Burroughs, and Univac. More are on the way. To make microprogramming easy, you can use the AMI 6800 Microcomputer Development Center software, which runs perfectly on our terminal. That's power!

Attractive outside as well as inside.
Any way you look at it, the Conrac 480 is attractive. The basic version is only 20" deep and fits where space is limited. Its understated modern styling blends into virtually any decor.
And you can have your own color and texture. Operators love the feel of our long-life capacitive keyboard with sculptured keys. And our sharp and stable CRT display. As a matter of fact, we're known worldwide as the manufacturer of professional video monitors.

Write to us or give us a call for more facts. We'll send you a comprehensive 12-page brochure on The Soft Terminal. And we promise not to use "hard sell."

CIRCLE 162 ON INQUIRY CARD

CONRAC
NORTH AMERICAN SALES
Conrac Division, 600 N. Rimsdale Ave., Covina, California 91722
Telephone (213) 966-3511, Telex 670437
EUROPEAN SALES
Conrac GmbH, Industriestrasse 18, D-6992 Weikersheim, W. Germany
Telephone (07934) 675, Telex 74250
Finally – a cheap
(or rather inexpensive)
Video A/D Converter

Now you can afford to go digital

We’ve done today what everyone thought was years away. We’ve developed a Monolithic Video A/D Converter to sell for less than $500—it works just great—and best of all, it’s ready for delivery now.

TRW’s new 8 bit TDC 1007J costs only $485 (in 100’s), features up to a 10 to 1 power reduction over existing converters, is less than ½ the size, and converts with unmatched accuracy up to 30MHz (33 ns conversion time).

The TDC 1007J exceeds the standards that networks require for studio equipment, yet is economical enough for field and/or industrial use. If you have a product that is now using one of those expensive Video A/D Converters you can mount the TDC 1007J (and about $30 worth of other components) on a card and start saving a bundle immediately. (Incidentally—we are making available, in small quantities, an evaluation board. It’s a fully tested drop-in unit containing everything you need to go digital—just ask for TDC 1007 PCB.)

Let us show you how you can go digital...economically. Available from stock from Hamilton/Avnet or contact your local TRW Electronic Components field sales office or call Willard Bucklen at (213) 535-1831, or send coupon.

TRW LSI Products
An Electronic Components Division of TRW Inc.,
P.O. Box 1125
Redondo Beach, CA 90278

Please send data sheets on the new TDC 1007J Monolithic Video A/D Converter and the TDC 1007 PCB.

Name

Company

Div/Dept

Mail Code

Address

City

State

Zip

TRW LSI PRODUCTS
...for Digital Signal Processing

CIRCLE 86 ON INQUIRY CARD
Hybrid Digital-Analog Implementation of Digital Filters

This hybrid device is a modification of a counting digital filter (see Computer Design, Feb 1978, p 132) permitting a new set of tradeoffs. The speed of the counter in the filter is a major design parameter. In the hybrid device, high speed is obtained through lower precision rather than through higher cost. This is mainly effected by substituting an analog device for the digital counter, thus obtaining inherent lower precision.

The device is shown in the Figure, in which the A register holds the filter coefficients $a_n$. It can be shown that the filtered output sample $y_m$ is given by

$$y_m = \sum_{r=0}^{J-1} h_{mr} (-2)^r$$

in which $h_{mr}$ is simply a count of the TRUE gates in the figure and $J$ is about double the number of bits per word. Each gate controls the analog switch shown below it (closed when TRUE). Switch $S_0$ feeds the resistor network with a voltage proportional to $(-2)^r$. With $h_{mr}$ of the switches closed, the current through point $Q$ is proportional to $h_{mr}(-2)^r$.

Switch $S_0$ is synchronized with the shifting of the X shift register, so that all $J$ terms comprising $y_m$ are generated sequentially as currents through $Q$. The integrator fed by these currents then performs the mathematical operation of summing (accumulating), so that when all $J$ currents have been generated, the voltage at the integrator output point $P$ is proportional to $y_m$. Switch $S_0$ should then close momentarily, feeding the output low-pass filter with a pulse proportional to $y_m$.

The new cycle for the generation of $y_{m+1}$ starts with the opening of $S_n$, momentary closing of $S_a$ to discharge the integrator capacitor, and feeding of the new sequence of $J$ currents comprising $y_{m+1}$.

Note

This work was done by Shalhav Zohar of Caltech/JPL. For further information, write to: John C. Drane, NASA Resident Legal Office-JPL, 4800 Oak Grove Dr, Pasadena, CA 91103.

Patent Status

This invention has been patented by NASA (U.S. Patent Number 3,732,409). Inquiries concerning nonexclusive or exclusive license for its commercial development should be addressed to: Monte F. Mott, NASA Resident Legal Office-JPL, 4800 Oak Grove Dr, Pasadena, CA 91103. Refer to NPO-11883.

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government nor any person acting on behalf of the United States Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.
Introducing the King of the Static RAM Family

We brought you the first 4K static RAM — and delivered it a year and a half ahead of anyone else. We were the first to put it and its many descendents into volume production.

Now we'd like you to meet the new King of the Static RAMs . . . the 1K x 8, 300 nsec SEMI 8108. Look at his credentials!

A 1K Byte memory system in a single package.

300 nsec access time. The speed you’ll need for microprocessor systems.

Low operating power — just 33 µW per bit.

Packaged in industry standard 22-pin DIP, for a 30% saving in board space over 18-pin 4K devices.

The new King will soon mount his throne to lead you to new design conquests. Call or write us for advance technical information.

Memory at Work

SEMI, INC.

A subsidiary of Electronic Memories & Magnetics Corp., 3883 N. 28th Ave., Phoenix, Arizona 85107 (602) 263-0202


CIRCLE 87 ON INQUIRY CARD
shipped over 10,000 small digital tape drives last year. To more than 100 customers!

We manufacture:

**Model 6406 Raycorder**
for Philips cassettes — the industry standard for more than 6 years.

**Model 6409 Mini-Raycorder**
for ANSI X385/77-22 Mini-Data cassettes — the first in the industry. Now added features make it even better — the runaway leader in its class.

**Model 6413 Cartridge Raycorder**
for 1/4-inch data cartridges. A new offering this year from Raymond — a new package with a proven track record.

Shouldn't you be buying the best? From the small tape drive experts —

Raycorder Products Division

Raymond Engineering Inc.
217 Smith Street, Middletown, Connecticut 06457, (203) 632-1000

a subsidiary of Raymond Precision Industries
THE NEC SPINWRITER "THIMBLE"

NEC built the Spinwriter family of bidirectional character printers to be better than today's best. That required a high-quality print element able to outperform "daisy wheels," and we have one.

Our unique "thimble" print element lasts up to three times longer, prints faster, offers greater applications flexibility, and costs less than daisy wheel elements.

Spinwriter thimbles are made from plastic specially reinforced with fiberglass — and specially molded — to provide normal element life of more than 30 million impressions. Thimbles are smaller in diameter and lighter in weight than daisy wheels. They have less mass, which means they can reach the next character faster and, therefore, print at a faster effective rate.

Spinwriter thimble elements can print up to 128 characters compared with 94 printable on daisy wheels. One thimble can hold two type fonts, and output those fonts with OCR quality. That means a Spinwriter can be used even in those applications normally requiring metal wheels or other modifications which slow printers down.

Spinwriter thimbles are available in a wide variety of type fonts, and are priced approximately 30 percent less than daisy wheel elements. Like Spinwriter ribbons, thimble elements are easily accessible, and can be replaced in seconds by operators using one hand.

Spinwriter thimbles are noticeably quieter than either plastic or metal daisy wheels, which means that Spinwriter printers fit well in office environments. A Diablo-compatible interface is available for Spinwriters, making direct replacement easy for original equipment manufacturers (OEMs) and end users.

The thimble is only part of what makes Spinwriters better than today's best character printers. Consider our much longer lasting print hammer assembly: it has fewer moving parts than those on competing printers, and the voice coil actuated print hammer is strengthened with special alloys.

And consider the way highly reliable Spinwriters meet your printer needs: the Spinwriter family includes microprocessor-controlled receive-only and keyboard send/receive models, and basic mechanisms for those wishing to add their own power supply and housings.

Spinwriters feature Mean-Time-Between-Failure rates of better than 2,000 hours, and are serviced by one of the largest, most competent organizations serving the computer industry. Spinwriters are priced approximately 10 percent below competition, and we can deliver in OEM quantities in 60 days or less.

Tell me more about the Spinwriter family.
☐ Please have a sales representative call.
☐ Please send literature.

Name: ________________________________  Title: ________________________________  Company: ________ ________________________________
Street: ________________________________  City: ________________________________  State: __________  Zip: __________
Telephone: ________________________________

To find out more about how a better print element helps make a better printer, fill out the coupon, or call NEC Information Systems, Five Militia Drive, Lexington, Mass. 02173 (617) 862-3120.

CIRCLE 88 ON INQUIRY CARD
Signal Processing and Display for Electrochemical Data

A compact and inexpensive system automatically measures metabolic by-products during micro-organism detection

An electrochemical method for detecting micro-organisms, based on a linear relationship between initial cell concentration and time of molecular hydrogen ($H_2$) detection, is efficient and accurate, yet it does have drawbacks. In routine use, the recorder is expensive and bulky, and an operator must read and manually record the reaction end point.

A compact and inexpensive signal-processing and display apparatus alleviates these drawbacks by automatically determining the reaction end point and displaying the lag period in hours and minutes or directly in cell concentration. A multiplexed analog signal output, which is suitable for display on a strip-chart recorder or similar device, permits the operator to check out all channels and provides a permanent record of events. The unit can also be interfaced with a computer.

Two electrodes, a standard pH reference electrode and a platinum cathodic electrode, are required by the system. Alternatively a combination redox electrode can be used in a container with a nutrient medium suitable for microbial growth along with the sample to be tested. Samples could be from a variety of sources where interest is in detecting and enumerating the number of microorganisms (e.g., a sample of water for coliforms or a urine sample from a case of suspected urinary tract infection).

Electrodes are connected to an amplifier which provides the required high impedance electrode interface. The amplifier voltage gain is needed to drive the analog-to-digital converter (ADC), the up/down binary counter, and the digital-to-analog resistance ladder. A clock provides operating pulses to the ADC at a rate slow enough to make the system immune to a noise spike. (This low operating rate forms a rudimentary digital filter.) The clock also drives an 80-min timer that inhibits the threshold counter for the first 80 min of operation. This time period allows the ADC to capture and track the electrode voltage and also permits the electrode voltage to stabilize after insertion into the broth medium.

A special electronic circuit was designed to sense and record the end point. A counter determines the equivalent number of digital pulses that correspond to 10 mV of input voltage change. When this time is reached, the signal from the counter reverses the timer, which is started when the broth medium is inoculated with the sample; the timer then runs backward until a count equivalent to 30 mV of electrode voltage is detected by the counter. At this time, the timer stops and displays a time equal to the length of time required for the inoculum to begin the production of measurable amounts of $H_2$ after inoculation.

Examination of a large number of strip-chart records reveals that the baseline (voltage level after stabilization) occasionally exhibits a slow, steady rise. Such a case can cause the 10-mV counter to reach its count earlier than it would with a flat baseline. To circumvent this problem, a circuit has been added that subtracts one digital count from the 10- to 20-mV counter often enough to prevent the observed nonsteady baseline from adversely affecting the correct detection of 10 and then 30 mV.

**Note**

This work was done by Richard N. Young and Judd R. Wilkins of Langley Research Center. For further information, write to: John Samos, Langley Research Center, Mail Stop 139A, Hampton, VA 23665.

**Patent Status**

Inquiries concerning rights for the commercial use of this invention should be addressed to: Howard J. Osborn, Langley Research Center, Mail Code: 313, Hampton, VA 23665. Refer to LAR-11922.

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government nor any person acting on behalf of the United States Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.
Thanks to the N123’s interactive programming, non-technical people can do what programmers do. And non-technical people are a lot easier to find these days.

The fact is, the N123 programs itself automatically from any verified backplane. Your “programmer” merely sets up the pin-naming scheme, enabling the system to print error messages in your own language.

And all this involves is using a keyboard to answer a series of questions asked by the system through its CRT display.

**SMALL SYSTEM, BIG ADVANTAGE.**

Although designed for smaller backplanes (8000 points or less), the N123 has many advantages in common with our larger, computer-controlled N151.

Easily understood error messages are one advantage. Daisy-chained fixture cards are a second. A ten-year warranty is a third.

Best of all, users of the N123 report exceptionally fast payback.

For an information package that includes both details of the system and a payback analysis, write Teradyne, 183 Essex Street, Boston, Massachusetts 02111.

**SO SIMPLE TO PROGRAM YOU DON’T NEED PROGRAMMERS.**

The N123 backplane test system.
MICROCOMPUTER INTERFACING: INTEGER ADDITION AND SUBTRACTION

Christopher Titus and Jonathan A. Titus
Tychon, Inc

David G. Larsen and Peter R. Rony
Virginia Polytechnic Institute and State University

Most 8-bit microprocessors such as the 8080A, Z80, 6800, 6502, and F8 can add and subtract only 8-bit numbers, which represent only those decimal quantities between 0 and 255. This is not enough resolution or dynamic range for many applications; consequently, multiple-precision and floating-point numbers are used. Multiple precision refers to the use of two or more computer words to represent a numeric quantity. In the above mentioned microprocessor chips, a computer word—a byte—is eight bits long. A double-precision number, therefore, contains two bytes, or 16 bits, and can represent any unsigned integer number between 0 and 65,535. Similarly, a triple-precision number contains three bytes (24 bits), representing any unsigned integer number between 0 and 16,777,216. Despite this ability to represent very large numbers, multiple-precision numbers do have their limitations, especially when units such as picograms, liters per second, and kilograms all appear in a single equation.

Floating-point numbers are used frequently for scientific and engineering calculations, because they can represent quantities that vary greatly in magnitude. The term floating-point number refers to a computer quantity that usually is composed of two parts: a mantissa and an exponent. For 8-bit microprocessors, a floating-point number is often represented by a 16-bit mantissa and an 8-bit exponent. Since the exponent and mantissa may be either positive or negative, one bit in each is used as a sign bit. Thus, the 3-byte floating-point number (15-bit mantissa plus sign bit, 7-bit exponent plus sign bit) can represent numbers between 32,767 x 2[-127] and 32,767 x 2127, which correspond to the decimal number range, 1.93 x 10^-34 to 5.58 x 10^34. It is quite common for the mantissa to contain an implied binary decimal point, covering binary numbers between 0 and 1.000 or between 0.500 and 1.000.*

Unfortunately, a floating-point package, which is a collection of subroutines that perform addition, subtraction, multiplication, and division of floating-point numbers, is a complex program. The Intel 8080 floating-point package,* written by O. C. Juelich, had its origin in an earlier 8008 floating-point package written by C. E. Ohme; it requires 865 bytes of read-only memory and 24 bytes of read/write memory. Few programmers write floating-point packages, because they are available from computer manufacturers or their respective user's groups.

Integer or fixed-point mathematical programs are relatively easy to write. For 8080A-based microcomputers, the add (ADD) and add-with-carry (ADC) instructions are used to write integer addition subroutines and programs. These instructions are used to add not only 8-bit numbers, but also 16-bit, 24-bit, and larger numbers. The ADC instructions are particularly useful in this regard, since they add the content of the carry bit to the sum of two 8-bit bytes. The carry bit also is either set or cleared as a result of this addition.

A typical triple-precision integer-addition subroutine for an 8080A microcomputer is shown in Example 1. The subroutine adds two 3-byte (24-bit) numbers stored in memory and returns the sum back to memory. When subroutine ADD3 is called, register pair D must contain the memory address where the least significant byte of one of the numbers is stored. The more significant bytes of the 3-byte number must be stored in consecutive memory locations at the next two higher memory addresses. At location ADD3, the C register is loaded with the number

*O. C. Juelich, "Elementary Function Package," Insite™ (Intel Corp User’s Library), Intel Corp, Santa Clara, Calif, 1975
of bytes that are to be added, in this case, three. Register pair H is then loaded with the memory address where the other 24-bit number is stored. The first of the three memory locations used for this storage is assigned the symbolic address IACC (integer accumulator). It should be noted that it is always possible to use a group of consecutive bytes in memory to create a multibyte accumulator, which contains one of the operands and in which the final result of an arithmetic or logical operation is stored.

The next instruction that the 8080A executes, XRAA, clears the carry to a logic 0. This instruction must be included in the subroutine since there is no way of knowing what the state of the carry is when the subroutine is called. Otherwise, the carry from some previous operation might be added into the 24-bit result.

At ADDAGN (add again), a single byte is moved to the A register from the memory location addressed by register pair D. The content of the memory location addressed by register pair H is added to the content of register A, and this result is copied into the memory location addressed by register pair H. Both register pairs D and H are then incremented by 1 with the aid of the INXD and INXH instructions, respectively. The byte count contained in the C register is decremented by 1.

When the content of register C is decremented to 0, the 8080A returns from the subroutine. If the content of that register is not 0, the 8080A jumps back to ADDAGN and adds the next two bytes in sequence. The XRAA instruction is used to clear the carry to a logic 0 only when the subroutine is first called. Subroutine ADD3 can be easily modified to add a 4-, 7-, or even a 200-byte number simply by changing the immediate data byte of the MVIC instruction. Of course, if 4-byte numbers are to be added, a 4-byte integer accumulator must be provided to store the accumulated result.

A triple-precision integer-subtraction subroutine program for an 8080A microcomputer, listed in Example 2, is almost identical to that given in Example 1; the ADCM instruction in Example 1 is replaced by SBBM. The content of the integer accumulator is subtracted from the content of memory addressed by register pair D, with the result of the subtraction stored in the integer accumulator. In the succeeding column, integer multiplication and division subroutines will be analyzed. A later column will describe the application of these subroutines to smoothing or filtering of data acquired from an analog-to-digital converter.

This article is based, with permission, on a column appearing in American Laboratory magazine.
Series of Fully Integrated Microcomputer Development Systems
Covers Wider Range With Improved Price/Performance

The Intellec™ Series II is a family of compatible microcomputer development systems that provide a wide range of capability from a low cost ROM-based software development system to a high performance floppy disc-based system. Enabling hardware and software development coverage to be implemented as early in the development cycle as possible, Intel Corp., 3065 Bowers Ave, Santa Clara, CA, 95051, has created the systems to support a variety of that company's microprocessors; in addition, the systems will support new microprocessors as they are introduced.

The three models feature modular configurations, allowing the user to choose the system that best meets price, performance, and throughput needs. As these needs expand, the systems can be upgraded easily. They are all compatible with standard Intellec/SSBC expansion modules, and are software compatible with previous Intellec systems. They also implement the standard Multibus™ with multiprocessor and DMA capabilities.

At the low end of the product line, the model 210 is a fully supported system providing hardware and software support for development of products based around the MCS-80 and 85; with optional software, the capability can be extended to MCS-48 based products. The 4” (10-cm) tabletop chassis holds the 4-slot card cage, power supply, and two PC cards.

Located on the integrated processor board (IPB) is an n-MOS 8-bit 8080A-2 microprocessor; 32k bytes of RAM; 4k of ROM, preprogrammed with system bootstrap, self-test diagnostics, and system monitor; 8-level vectored priority interrupt system; and the company's 8259 interrupt controller. The I/O subsystem consists of two serial channels on the IPB card, as well as additional interface logic on the parallel I/O board (PIO), which is mounted on the rear panel. The ROM-based editor/assembler combination allows development of microprocessor programs in RAM, thus minimizing usage of paper tape.

Integrated into one package for medium-scale development, the model 220 includes the same IPB. The chassis holds a 2k-char CRT, 6-slot card cage, power supply, fans, cables, single 256k-byte floppy diskette drive, and two PC boards. A detachable full ASCII keyboard with cursor controls and upper/lower case capability is attached with a cable.

The second card is a slave CPU, responsible for all remaining I/O control, including the CRT and keyboard interface, and floppy disc. Mounted on the rear panel, this I/O controller (IOC) also contains its own microprocessor, RAM, ROM, and I/O inter-
Megastore goes where a disk drive used to go.

More to the point, Megastore keeps going long after a disk drive quits. Without motors, bearings, heads or platters, there's nothing to wear out, burn out or crash. No moving parts.

Megastore is the astonishing new fixed-head disk memory replacement from Ampex that uses reliable cores instead of rotating media. In the long run it saves a lot of money.

Megastore provides increased throughput, increased system availability, increased system uptime and reduced maintenance costs. A vastly better return on investment.

Unplug your disk and plug in Megastore. You'll get a half-million to four million bytes of capacity (in half-megabyte increments) that your existing software can't tell from the disk it was designed for. The only difference you'll see is a major improvement in throughput, because Megastore has a data access time that's anywhere from 1000 to 3000 times faster than the disk it replaces.

Megastore. Ready now as a software-transparent replacement for Novadisk (Megastore 1223) and DEC's RJS03/RJS04 Disk (Megastore 11). Also available as Megastore 4666 for users who wish to provide their own controller. Other versions on the way. Contact Ampex Memory Products Division, 200 North Nash Street, El Segundo, California 90245. Phone (213) 640-0150. Ask for Megastore. The disk that doesn't spin.
Integral CRT, 64k bytes of RAM, and 1M bytes of online data storage with dual floppy discs are incorporated in Intel's model 230 with detachable keyboard. System has access to operating system, system monitor, and software to combine all tools necessary for comprehensive software and system microprocessor-based development work.

face, thus creating a dual processor environment. The IPB and IOC cards communicate over an 8-bit bidirectional data bus.

iss-ii diskette operating system with relocating 8080/8085 macro assembler, linker, and locator allows this system to be used to debug and assemble programs for the MCS-80, 85, or 45 families without the need for handling paper tape; it performs all file handling operations. The system also interfaces directly to the company's in-circuit and "in-system" emulator modules.

Most powerful member is the model 230. Similar to the 220 with the LST

IPB and IOC cards, this unit in addition has 64k bytes of RAM and a second chassis (stacked vertically) containing two floppy disc drives along with a separate power supply, fans, and cables. Capable of double-density operation, the drives can store 1M bytes (expandable to 2.5M). Two additional boards in the card cage are used to control the drives. Designed for the 80, 85, and 48 families, the system also uses iss-ii software. It supports FL/M-80 and FORTRAN-80 languages, as well as a line of macro assemblers, thus providing access to all necessary software and system development tools.

In-circuit emulator modules (ICE™) provide a design tool that allows debugging of system software in real time, in the hardware prototype environment, while using debug aids built into the host system. It allows symbolic debugging using actual program labels. Modules are available for the 8080, 8085, 8048, and series 3000 systems. ICE-85 external trace module captures trace information of 18 external signals for true in-system emulation.

Prices for the three models are $3250, $7450, and $12,900, respectively. Available peripherals include a 4-slot expansion chassis, two printers, two diskette-based peripherals, 200-charset paper tape reader, universal p/ROM programmer, enhancement kit for upgrading the 210 to a 220, and any of the Multibus expansion boards. Software, documentation, and membership in the INSITE™ User's Library are standard support offerings. Circle 420 on Inquiry Card

Microcomputer Series Expands to Add Control Unit

Designed as a low cost/high volume control unit, the MN1403 is a 50-instruction microcomputer packaged in an 18-pin DIP. Features include 2-level subroutine stack, one 4-bit parallel input port, one input sense line, four discrete output lines, and a 5-V power supply operation. Panasonic, One Panasonic Way, Secaucus, NJ 07094 has manufactured the device with an n-channel MOS process. Offering a 10-µs instruction cycle, it incorporates a clock generator, ALU, 16-word RAM, and 512-word ROM. Circle 421 on Inquiry Card

Microprocessor-Based Boards Meet Standard European Specifications

Two versions of the Z80-MCB/E microcomputer board and Z80-MDC/E memory/disc controller have been introduced by Zilog, Inc, 10460 Bubb Rd, Cupertino, CA 95014 to meet standard specifications commonly adopted in West Germany, the United Kingdom, France, and Switzerland. Featuring the same basic capabilities as their domestic counterparts, the boards sell for $595 and $895, respectively. The company's domestic and European sales networks will market the pair. Circle 422 on Inquiry Card

System Memory Interface Forms Powerful 2-Chip Microcomputer

A single monolithic IC, the 2656 system memory interface (SMI) combines with the company's 2650 microprocessor (or those of other manufacturers) to create a 2-chip microcomputer with system flexibility. Aside from this configuration, the unit serves as an interface chip to expand memory and I/O capability of any microprocessor, or may be used with a peripheral interface chip to drive...
Many engineers are resisting fiber optics. We know why.

Most good engineers can't resist a good idea. (And fiber optics is a compelling idea, after all: optical communication cables carry more information in less space with less weight, and eliminate electrical interference, just for starters.)

Some very good engineers see fiber optics in a different light. They point out that a good idea must also be a proven product. Their job is not to get trapped into testing new products, it's to take advantage of proven ones. Quite right.

Which is why it may come as a surprise that there are more than 2,000,000,000 feet of our fiber optics in use today. Galileo has been manufacturing fiber optic products for nearly 20 years.

Galileo Electro-Optics Corp.
Galileo Park, Sturbridge, Massachusetts 01518
Progress made practical.

We offer the most complete line of optical communication cable in a range of attenuations, mechanical strengths and cost to meet your application requirements. In fact, you can probably find whatever Galileo Galite® fiber optic cable configurations you need from stock (not just our highly versatile Galite 3000).

You see, we make it all ourselves, from raw materials to finished cables. Which is why we can tell you and show you more about fiber optics than anybody else today. Including how to take advantage of it as a proven technology. (You'll find a complete line of connectors and electronic components available from Galileo, which makes application and installation very simple indeed.)

You can write to Galileo for a detailed information package that will give you a good idea of what fiber optics can do for you today. Or you can call Galileo's applications engineers at (617) 347-9191 for specific personal help on how... and where... fiber optics could fit into what you're doing today.

You'll find we offer more than fiber optics. We also offer know-how.
File Management System Maximizes Use of Fast Random Access

A keyed sequential access method is offered by Efficient Management Systems Co, PO Box 24766, Oakland, CA 94623 in the form of KSAM80, together with utility programs. Designed for floppy disc microcomputer systems, this file management system handles large files with fast random access.

Also supported are sequential access starting at any point within a file, random access by partial key, and random access by relative record number; these commands may be intermixed. Other features include self-reorganizing files and buffering techniques. Developed under Zilog's Z80 OS 2.0, the software package can be implemented in many microcomputer operating systems.

Circle 427 on Inquiry Card

Personal Computers Replace Costly Edit Code Readers

The introduction of the first of a proposed series of operating systems written by J. S. Wiener, 4440 N Kedzie Ave, Chicago, IL 60625 is aimed at firms using audio/visual communications. SMPTE (Society of Motion Picture and Television Engineers) READ program will allow time-coded indexing for editing, assembling, and other uses formerly subjected to the judgement of technicians.

Written in 8080 assembler, the program uses any 8080-based microcomputer to read time-coded films and tapes. The display handles up to eight sources simultaneously. The package, supplied on punched paper tape with manual, source listing, and interface module, sells for $49. The program resides in 3k of contiguous memory, requires two parallel input ports, and operates with a variety of video display modules having onboard screen memory.

Circle 428 on Inquiry Card

Expansion Board For 9900-Based μComputer Provides I/O Flexibility

The model 990-110 memory and I/O expansion board is physically and electrically bus compatible with the TI TM 990/100M microcomputer. The board provides sufficient RAM/EPROM and I/O to satisfy many complex control applications. Specifically, it has 2k 16-bit words of EPROM expandable to 4k, 1k 16-bit words of static RAM, and memory addresses which are selectable on 1k boundaries for RAM and 4k boundaries for EPROM.

Three TMS 9901 programmable systems interface chips provide input, output, and interrupt lines. The 48 I/O lines, programmable as inputs or outputs in groups of two, may be buffered or power inverted, and have pull ups, pull downs, or standard terminations. There are 18 additional inputs, 12 of which have optional input latches for edge-triggered signals.

Other features include 15 possible interrupt inputs on each 9901 chip, and a cache base selectable on 128-bit boundaries. Digital Interface Systems, Inc, PO Box 1446, Benton Harbor, MI 49022 will offer low quantity prices ranging from $395 for a board with unbuffered I/O and no memory, to $635 for a buffered and fully populated board.

Circle 429 on Inquiry Card

Bit Slice Family Combines Increased Speed With Low Power

No longer having to sacrifice power for speed, systems designers can have both ecl-type speeds and ls bipolar power consumption and interface capability. National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051 has developed a family of 2900-type 4-bit-slice microprocessor components that are 30 to 50% faster than similar designs.

The IDM 2900 family uses a process called SCL that joins low power Schottky peripheral circuitry with proprietary high speed Tri-State® emitter coupled logic circuitry for interface. One circuit innovation uses Tri-State translator circuitry to transform ecl voltage levels to low power Schottky ttl levels and back, allow-
For high-density "universal" PDP-11* storage, with parity...

Plug in Motorola's MMS1117 Memory System.

Now it's easy and inexpensive to add in high-density, high-speed PDP-11 compatible memory with parity features. Motorola's MMS1117 memory system provides total electrical and mechanical compatibility with 10 different UNIBUS* PDP-11 processors; the new 11/60, plus 11/04, 11/05, 11/10, 11/14, 11/35, 11/40, 11/45, 11/50, and 11/55. Just plug it into any new "Hex SPC" slot.

A fully populated MMS1117 is a whopping 128 kilobytes, and options include systems of 96, 64, and 32 kilobytes, priced appropriately lower. Parity options are on-board parity plus controller, parity data only, or no parity. All are available for each of the three system speed options.

The MMS1117 interfaces to all 18 bus address lines. Starting address can be selected, via switches, to fall on any 4K word boundary between 0 and 124K. The MMS1117 imposes one UNIBUS load regardless of memory size or parity option. Despite the density and speed of the MMS1117, power requirements are low. A fully populated 128 kilobyte system with parity and controller operates at the following rates: 5 V ±5% @ 3.0 A (typ), +15 V @ 0.2 A standby and 0.7 A continuous maximum access, -15 V @ 0.03 A.

Motorola's line of standard memory systems is heavily augmented with custom projects. We take great pride in the fact that you get really fast delivery and leadership pricing on both standards and custom systems.

The fastest way to get information on Motorola memory systems is direct contact with your Motorola sales office, or we'll respond promptly to qualified inquiries on the coupon below. For a copy of the MMS1117 data sheet, write to Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, AZ 85036.

Motorola's line of standard memory systems is heavily augmented with custom projects. We take great pride in the fact that you get really fast delivery and leadership pricing on both standards and custom systems.

The fastest way to get information on Motorola memory systems is direct contact with your Motorola sales office, or we'll respond promptly to qualified inquiries on the coupon below. For a copy of the MMS1117 data sheet, write to Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, AZ 85036.

Motorola's line of standard memory systems is heavily augmented with custom projects. We take great pride in the fact that you get really fast delivery and leadership pricing on both standards and custom systems.

The fastest way to get information on Motorola memory systems is direct contact with your Motorola sales office, or we'll respond promptly to qualified inquiries on the coupon below. For a copy of the MMS1117 data sheet, write to Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, AZ 85036.

Motorola's line of standard memory systems is heavily augmented with custom projects. We take great pride in the fact that you get really fast delivery and leadership pricing on both standards and custom systems.

The fastest way to get information on Motorola memory systems is direct contact with your Motorola sales office, or we'll respond promptly to qualified inquiries on the coupon below. For a copy of the MMS1117 data sheet, write to Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, AZ 85036.
The company is second sourcing most of the major components in the industry standard 2900 family. This includes the 2901A 4-bit slice with 16-word x 4-bit 2-port RAM and 8-function ALU; the 2902 high speed look-ahead carry generator; the 2909A/2911A address controllers for sequencing through a series of microinstructions in ROM or p/ROM; the 29702/03 inverting 64-bit RAMs; and 29750/51 and 29760/81 field programmable 32-word x 8-bit and 256 x 4-bit p/ROMs, respectively. All are pin and functionally compatible with current devices.

New components being added are the 29803 16-way branch controller, 29811 next address controller, 29901 octal Tri-State register, 29902 priority encoder, 29903 16-word x 4-bit clocked RAM, and 29908 quad-gated flip-flop. They improve throughput and efficiency of existing bit-slice systems. All devices are now available in sample quantities.

Representative of the family, the IDM2901A MPU has a basic microcycle time in the 60- to 70-ns range. Execution of a typical operation is in the 60- to 120-ns range. Power consumption for the single 5-V device is about 800 to 900 mW; speed-power product is 6 pJ.

Improved Assembler/Editor Resides in 4k of RAM or ROM

The MCS 8502 resident assembler/text editor and relocating loader produce relocatable object code on tape and store directly executable code in memory during assembly. Object code can be loaded at most locations. Less than 4k of RAM or ROM are required by the assembler/editor. Features include 17 editor commands, 16 assembler pseudo-ops, assembler listing, 18 error codes, and ability to assemble source programs from tape or memory.

Preconfigured for TIM-based systems, this software supports up to two tape decks, CRT and keyboard, and optional printer. Hexadecimal listing and operator's manual, costing $25, are available from Carl W. Moser, 3239 Linda Dr, Winston-Salem, NC 27106.

Circle 430 on Inquiry Card

Output Capability of 120 Vac Is Added To Microcomputer System

The standard industrial microcomputer of Process Computer Systems, Inc, 750 N Maple Rd, Saline, MI...
Quick Change Artist.

Our OEM 600 lpm printer has a replaceable character cartridge as fast and easy to change as a typewriter ribbon.

How fast?
Less than a minute.
How easy?
Easy enough for anyone with the strength to pick up 10 lbs. and the skill to change a typewriter ribbon.

Data 100 knows what an OEM wants in a line printer.
Like fast and easy character set interchangeability.
A capability that's standard on our 600 lpm printer.
It not only gives the user greater flexibility, but also eliminates the need to buy two line printers just to satisfy that requirement.
Make good sense to you?
It should. We're adding this Quick Change Printer to our Data 100 systems, too.

DATA 100
CORPORATION

Data 100 knows what an OEM wants in a line printer.
48176 can now be used to drive ac devices in machine and process control applications. Model 1825 is a self-contained 120-Vac output module which provides 16 optically isolated ac output ports, thus minimizing feedback, cross-talk, and ground loops.

All outputs are latched, and zero cross-over switching of all outputs is provided automatically by the module to inhibit noise generation, current surges, and part stress.

An optional version includes the basic module plus 16 card edge LED indicators to show the status of each output and to aid in troubleshooting. A switch also is provided to lamp test the LED indicators. The $425 (quantity one) module is Flexibus II system bus compatible.

Circle 431 on Inquiry Card

Operation of 32k ROM for Bus-Organized Systems Is Fully Static

A 4096 x 8-bit ROM is a mask-programmable, byte-organized memory designed for use with such systems as the M6800 or other 8-bit microprocessor families. Static operation eliminates the need for clocks, refreshing, and address setup and hold times.

The Integrated Circuit Div of Motorola Semiconductor Products, Inc, 3501 Ed Bluestein Blvd, Austin, TX

Circle 432 on Inquiry Card
DO YOU QUALIFY?

OUR PRODUCT WAS DESIGNED FOR THE VANGUARD OF THE COMPUTER INDUSTRY. SOPHISTICATED USERS RECOGNIZE THE VERSATILITY OF OUR MACHINE AND HAVE BEATEN A PATH TO OUR DOOR.

We've installed our revolutionary computer system, the QM-1, in Fortune 500 aerospace corporations, universities, the military, major system houses and in a giant computer manufacturer.

QM-1: THE MOST VERSATILE YET!

They purchased our system because:
- The QM-1 was specifically designed to enable you to emulate any computer or, for that matter, any peripheral or digital device.
- When an emulator is running, the QM-1 architecture is transparent to the user. Software developed on the QM-1 will run on the machine which has been emulated. The opposite is also true; application and system software from the "real" machine will run unchanged on the QM-1.
- QM-1 customers have emulated commercial, militarized, avionic and special purpose computers. They range from micros to fourth generation Large Scale General Purpose Systems.
- Users are not limited to one system identity; they can emulate as many kinds of computers as they like, even run multiple emulations of different systems concurrently.
- The QM-1 allows you to control and monitor the emulated system, even primitives like gates, data busses and registers. You can use it to design new computers.

Here's what QM-1 users have found to be true:
- Emulators on the QM-1 are running one hundred times faster than simulators on more expensive systems.
- The QM-1 is an easily modified, reusable breadboard to verify and validate device design.
- The QM-1 is without equal as a software development tool for any computer. It will also protect investments in software running on destandardized machines.
- The QM-1 is an excellent design tool for analyzing software structure, system composition and hardware/software trade offs.
- The QM-1 is ideal in a computer science environment for instruction and research into hardware and software architecture.

Prices range from $190K for a minimum system configuration, capable of running Nanodata supplied software, to upwards of $700K for a multiprocessor. A "typical" customer configuration sells for $280K and includes emulators of the PDP 11, Data General NOVA, IBM 360, etc.

Do you qualify as a prospective user? If you do, then write for additional information or, better still, call Michael Senft, Director of Marketing.

NANODATA CORPORATION
2457 Wehrle Drive • Williamsville, N.Y. 14221 • (716) 631-5880

CIRCLE 95 ON INQUIRY CARD
A programmer for the KIM-1 microcomputer, offered by Blue Wood Technology, Inc, Blue Wood 127, Earlysville, VA 22936 for $59.95, is furnished on a single PC board with a connector. The program runs on all computers that use the MOS Technology 650X microcomputer and have I/O ports 1700 to 1703 available. Circle 434 on Inquiry Card

Mid-Level Compiler Blends Features of Assembly/High Level Languages

A systems implementation language, CSL/65, has been developed by Computer Application Corp, 413 Kellogg, Ames, IA 50010 for the 6500 microcomputer family. It resembles PL/1 and ALGOL in general form, but has been specifically designed for microcomputer users to simplify development of programs normally written in assembler. As a mid-level language, it has the power and flexibility of assembler and the structuring potential of a high level language.

Versions are available for Rockwell's System 65 and any DEC PDP-11 using the RT-11 operating system; others will be announced later this year. Assembler code rather than object code is produced. Output is passed to the assembler which is part of the System 65 monitor or to the MINNIGP assembler which is available from the company for the PDP-11. Circle 435 on Inquiry Card

Isolated, Digital Input System Operates With Three Microcomputers

The MP810 and MP810-NS are 24-channel, optically isolated, digital input microperipheral boards that are electrically and mechanically compatible with Intel SBC-80, Intellec MDS, and National BLC-80 microcomputers. With onboard power supply, the 810 operates with dry relay contacts; the 810-NS has voltage inputs and operates with wet relay contacts.

Each group of eight inputs is isolated from other input groups and from the computer bus to 600 Vdc. Isolation between inputs of the NS version is 300 Vdc. Voltage supplied to each line, therefore, is not critical, and ground loops are avoided. Isolation protects the microcomputer from voltage transients and other malfunctions.

The boards, available from Burr Brown, International Airport Industrial Pk, PO Box 11400, Tucson, AZ 85734, are programmed as memory locations. Each input uses one memory bit so that any read command may be employed. Each command inputs the status of eight channels.

Input impedance is 15 kΩ; input delay is 25 µs max, open to closed, and 100 µs max, closed to open. Maximum voltage that can be applied across the 810 input is 120 Vac rms or 60 Vdc; across the 810-NS inputs, 168 Vac rms or 84 Vdc. They are priced respectively at $355 and $295 in quantities of one to nine. Circle 436 on Inquiry Card
Don't give up on your micro project: just put less into it.

Find it hard to believe that FORTH software tools can short-cut microsystem development that much? Or that you don't have to give in to those old time/memory trade-offs which bog down so many microprocessor projects?

Skeptics, take note: microFORTH software has turned the corner in microsystem implementation, for the likes of AT&T, G.E., Monsanto, RCA and Hughes as well as the U.S. Army and Navy (and more).

Fully user-proven, microFORTH provides much more than an interactive multi-level language: a disk-based operating system, plus assembler, compiler, interpreters, text editor (and your entire program) are all concurrently resident. The more we could put in the package, the less you're put out.

Less program development time. Save 60-90% in manhours, to get from drawing board to working prototype. microFORTH permits you to go directly to the point — instruct machines on your own terms — because it's fundamentally an extensible dictionary including a vocabulary you define for your specific application. And you debug interactively as you go, without the need for breakpoints and software traces.

Less memory required: half the bite of assembler code; 60-80% less than other high-level languages. microFORTH's dictionary structure provides modularity of coding and uses precompiled definitions via indirect threaded code.

Less overhead. microFORTH run time is not only faster than other high-level languages, it's controllable too — with full machine-speed capability available when you need it. Intersperse machine-code subroutines without calling sequence expense.

And more transportable programs. microFORTH provides a consistent software interface between you and a broad range of different manufacturers' hardware. Application programs are easy to transfer to a variety of µP systems.

But no matter whose microprocessor is in place, microFORTH minimizes your hardware investment, since it requires less memory capacity, permits simpler hardware logic.

In short, FORTH softens your total investment. Off-the-shelf microFORTH is package-priced at $2500, plus options. (Contract application programming services are also available.)

Get more to go on. For full details on microFORTH benefits and savings, send the coupon below.

And let us know, in the space indicated, if you'd like to participate in a microFORTH Seminar in your locale. In the next few months we'll be conducting in-depth discussions and demonstrations of these new software tools nationwide — without cost or obligation to those attending.

Minicomputer project managers: you can count on our miniFORTH tools for the same development savings and flexibility.
Card Reader Interface...

When it comes to Card Reader interface, MDB has it:

- Low cost card reader controllers
- Completely software transparent to host computers
- Runs host computer diagnostics

The variety of MDB card reader controllers offers user flexibility in card reader selection with no change in host system software. Each controller is a single printed circuit board requiring one chassis slot and is complete with a standard fifteen foot cable. Just plug in the MDB module and connect your card reader.

Transparent to the host computer, the MDB controller is completely compatible with diagnostics, drivers and operating systems. Operation and programming are exactly as described by the host computer manufacture.

More than a dozen computer-to-card reader controller combinations are now available from MDB. Inquire about your specific requirements.

MDB interface products always equal or exceed the host manufacturer’s specifications and performance for a similar interface. MDB products are competitively priced, delivery is 14 days ARO or sooner.

MDB places an unconditional one year warranty on its controllers and tested products. Replacement boards are shipped by air within twenty-four hours or notification. Our service policy is exchange and return.

MDB also supplies other peripheral device controllers, GP logic modules, systems modules and communications/terminal modules for the computers listed above. Product literature kits are complete with pricing.

Business Software Program Applies To Microcomputers

The Grimes Business Information System (GBIS) is a low cost, general business software package for microcomputers. Developed by Larry G. Grimes & Associates and Computer Products of America, the system is intended for small businesses; it is offered by Computer Mart, 633 W Katella Ave, Orange, CA 92667 for $200.

Requiring only 24k of memory, the software is an interactive system where receivables decrease book inventory, payables increase book inventory, and general ledger accounts are updated automatically with extensive and valid accounting controls. Payroll and data entry also are covered. It is written in North Star Basic; other disc basic languages may be used for listings. Features include no multiple statements on a line; logic flows from top to bottom; no user-defined functions; data files (no data statements); and indented lines at strategic places.

The package has 51 programs with 21 pages of documentation. A users group has also been formed. The first update that may be purchased will include subsidiary journals for cash receipts and disbursements, extended payroll, checkwriting, and some manufacturing applications.

Circle 437 on Inquiry Card

Minifloppy Disc System Boosts Operating System Performance

Providing fast access, online storage economically for Z80/8080 microcomputer users, the V80 floppy disc system contains a minifloppy drive with de regulator board, S-100 bus controller card to control up to three drives, I/O connection cable, and VOS and basic-e compiler. Vista Computer Co, 2807-FS Oregon Ct, Torrance, CA 90503 has included such features as instantaneous program loading and dumping, file management and storage, context editing, dynamic debugging, program assembly, and batch processing.

Circle 438 on Inquiry Card
What kind of permanent magnet DC motor do you need?

FRACTIONAL HP DC PM MOTORS
Torques from 10 to 120 lb. ft.
2 inch to 5.5 inch O.D.
Advanced magnetic materials
Cartridge brushes

PM STEPPER MOTORS
Step angles 7.5°, 15°, 30°, 45°, 90°
1.1 inch to 2.8 inch O.D.
Ceramic or rare earth magnets

MINIATURE DC PM INSTRUMENT MOTORS
Torques from 2 to 50 oz-in.
.75 inch cube to 1.25 inch O.D.
Alnico or rare earth magnets
Cartridge brushes

DC PM MOTORS WITH INTEGRAL
ANALOG TACHOMETERS
(and/or) OPTICAL TACHOMETERS
No assembly or alignment necessary
Optical encoder resolution
to 1000 cycles
Solid state gallium arsenide
light source
Single source for
motor/encoder eliminates
costly assembly and
simplifies service

DC PM HOLLOW SHAFT TORQUE MOTORS
Torques from 6 to 500 oz-in.
1.1 inch to 5.2 inch O.D.
Precision tolerances,
gold commutators, high reliability

—and there are more where these came from...for further information
call John Staiber at
(215) 622-1000

Free...
NEW COMMERCIAL MOTOR CATALOG AVAILABLE

CLIFTON PRECISION
MARPLE AT BROADWAY, CLIFTON HEIGHTS, PA. 19018

CIRCLE 101 ON INQUIRY CARD
Floppy Disc Drive Series Is Aimed At Retail Microcomputer Market

Two versions of fully packaged and assembled disc drives are available with software, S-100 bus compatible controller, and 143k-byte capacity. Intended for integration into any 8080A or Z80 microcomputer chassis, model 1041 has a drive, enclosure, cabling, connectors, disc operating system, and disc extended BASIC for a suggested retail price of $695. Model 1042 of the Macrofloppy series, with a suggested price of $795, adds a power supply and de regulators for desktop use.

To insure accurate reading and writing of the greater number of tracks needed for large-scale data storage, Micropolis Corp, 7959 Deer­ing Ave, Canoga Pk, CA 91304 has incorporated an all-steel head positioner system using a precision-ground, stainless steel lead screw with steel follower, rather than plastic. A referencing technique used in the drive layout minimizes the effect of any outside distortion introduced into the drive's chassis. Wide dynamic ranges enable valid reading of data even when signal strength from the diskette is weak.

Features include file protect and built-in bootstrap. The drives have 16 sectors each 256 bytes long, with a total of 35 tracks/surface. Both offer transfer rates of 250k bits/s at an average rotational latency time of 100 ms. Access time track-to-track is 30 ms, and recording density is 5162 bits/in (2032/cm).

Circle 439 on Inquiry Card

High Efficiency Is Achieved With Low Cost Mass Storage Drives

Providing mass storage for microcomputers, the SYS I tape drive subsystem records bi-phase Manchester code at 1600 bits/in (630/cm) on ANSI specified data cassettes with a transfer rate of 2000 char/s at 10 in (25 cm)/s. General Micro-Systems, 12369 W Alabama Pl, Lakewood, CO 80228 offers the units in both single- and dual-drive versions.

Tape record (block) is variable length. The user program may dynamically load the next record, operating as a batch data processing system, with an unlimited amount of data. Over 700k bytes may be recorded on one side of a cassette using large records. Rewind time is less than 30 s at over 120 in (305 cm)/s. Search is accomplished at over 120 in (305 cm)/s by counting interblock gaps, getting to any record in an average time of less than 15 s. One to four drives may be connected to the computer through the synchronous serial interface board.

Circle 440 on Inquiry Card

Put a Pittman® D-C motor in your hands for consistent performance at a reasonable price

When you're designing a permanent magnet motor into your product, it will pay you many times over to look at the Pittman line. We may not have all the answers but you'll get prompt and accurate design data plus realistic prices and deliveries. We've been helping others power their equipment for over 40 years. So, contact us regarding:

SERVO MOTORS—currently in three standard series, inputs from 6 to 30 V d c, load speeds up to 10,000 rpm, and stall torques from under one to more than 100 oz-in

GEARMOTORS — in two standard series for torque outputs to 300 oz-in, gearing for output shaft speeds from 2 to 650 rpm

Integral tachometers can also be supplied with selected motors as well as any model gearmotor. And we welcome inquiries about modified units and special designs. Let us hear from you. The Pittman Corporation, a Subsidiary of Penn Engineering & Manufacturing Corp., Harleysville, PA 19438. Telephone 215: 256-6601

THE PITTMAN CORPORATION
Course 412 — Four days
Digital Signal Processing

Course 365 — Four days
Computer Graphics
State of the Art Techniques and Applications

Course 350 — Four days
Distributed Processing and Computer Networks

MICROPROCESSORS & MICROCOMPUTERS
FIVE-DAY COURSE SERIES

Course 111: One day — Monday
MICROPROCESSOR PROJECT MANAGEMENT
From design through manufacture, QA and field service

Course 102s: One day — Tuesday
MICROPROCESSORS AND MICROCOMPUTERS:
A Comprehensive Technical Introduction and Survey

Course 130: Three days — Wed., Thurs., Fri.
HANDS-ON MICROCOMPUTER PROGRAMMING
AND INTERFACING WORKSHOP
EACH student receives a complete 8080 microcomputer and interfacing system for his personal use throughout the course.

FREE BROCHURES AND ENROLLMENT FORM
CALL NOW (213) 450-2060

Integrated Computer Systems, Inc.
3304 Pico Blvd., P.O. Box 5339
Santa Monica, CA 90405 USA
TWX: 910-343-6965

WASHINGTON, D.C.
May 15-19
TORONTO
June 5-9
BOSTON
June 12-16
NEW YORK
June 19-23
SEATTLE
July 10-14
DALLAS
July 24-28
Z80-Based μComputer Features Intelligent Control Panel

A 4-MHz, Z80-based microcomputer for OEM, small business, and industrial control markets has a control panel for implementing memory functions whose execution is transparent to the user. It displays and alters contents of registers or memory, reads input ports, writes to output ports, searches memory, sets multiple breakpoints, and bootstrap loads floppy disc or cassette operating systems.

Data entry and display are done in hexadecimal. Operation modes of the device from Zeda Computer Systems, 668 N 380 W, Provo, UT 84601 are run, slow execute, single instruction, and trace.

Circle 441 on Inquiry Card

μComputer Family Gains Memory Support From RAM/EPROM Card

The 6.75 x 12" (17 x 30.5-cm) MLZ-MEM 832 has been introduced by Heurikon Corp, 700 W Badger Rd, Madison, WI 53713 for its MLZ-80 microcomputer family. It contains up to 32k of static RAM and sockets for 4k (2708) or 8k (2716) EPROMS (either Intel or Texas Instruments). Starting address is switch selectable to any one of 16 4k blocks of memory. Card may be purchased with or without memory; single unit price with sockets is $450.

Circle 442 on Inquiry Card

CRT Terminal Connects To Horizon Computer For 24 x 80 Display

The model IQ 120 CRT terminal, manufactured under agreement with Soroc Technology, can be connected to the I/O port of a Horizon-1 or -2 computer operating at baud rates up to 9600 (see Computer Design, Aug 1977, p 134). The terminal is offered by North Star Computers, Inc, 2547 9th St, Berkeley, CA 94710 for $995. Features include an addressable cursor, upper and lower case ASCII character set, and numeric keypad.

Circle 443 on Inquiry Card

Reliable Microcomputer Serves Industrial Applications Uses

The model 300 microcomputer is offered by Labtest Equipment Co, 11828 LaGrange Ave, Los Angeles, CA 90025 for use in dedicated industrial systems and control applications. The 8080-based unit has no front panel switches, is self-contained in a metal RFI enclosure, and includes RFI and noise filtering. It comes assembled and tested with 10k memory, one I/O board, power panel, cables and connectors, two fans, power supply, I/O ports, and a 22-slot motherboard. The model operates with TTY or CRT and keyboard options.

Circle 444 on Inquiry Card

Videotaped Courses and Seminars Explain Microprocessors

Four user-oriented "how to" seminars and three courses on microprocessors are available on video tapes with associated workbooks and texts from Genesys Systems, Inc, 1121 E Meadow Dr, Palo Alto, CA 94303. Dr Rodnay Zaks of Sybex leads the seminars on "Microprocessors, The Basic Hardware Course"; "Military Microprocessor Systems, Overview of Techniques and Systems Available"; "Microprocessor Interfacing Techniques"; and "Bit Slice, Building an Actual CPU with Slices." The three courses conducted at Colorado State University are "How Do I Master Microprocessors?"; "Logic Design of Digital Systems for Implementation with a Microprocessor"; and "Designing with the 8080."

Circle 445 on Inquiry Card
Another data security first from Motorola

A single plug-in board secures PDP-11* data

The latest in the line of Info-guard™ data security modules adds hardware encryption/decryption to the PDP-11 family of minicomputers. The single plug-in board, using the National Bureau of Standards’ algorithm, allows quick retrofit for transmission security... even for multiple lines.

The microprocessor-based module includes Direct Memory Access (DMA) control and minimizes software impact on the PDP-11 C.P.U.

The DMA logic includes address selection, bus master control, word counting, input and output buffering, and interrupt control. Encryption control includes key transfer, initial fill of RAM buffer, encryption, and parity error checks.

After encrypting data blocks of up to 1K x 16 bits, the data is DMA-transferred back to the PDP-11 memory.

Other Info-guard data security modules are compatible with Motorola’s M6800 EXORciser and other popular microprocessor systems. These modules are available off-the-shelf and make it easy for users to add encryption.

For more information, contact James Booth at 602/949-4735 or write to him at Motorola’s Government Electronics Division, Dept. F-6, P.O. Box 2606, Scottsdale, AZ 85252.

*MOTOROLA
OUR FIFTIETH YEAR

CIRCLE 104 ON INQUIRY CARD
MONOLITHIC DATA CONVERSION DEVICES
PART 2: ANALOG-TO-DIGITAL CONVERTERS

Eric R. Garen
Integrated Computer Systems, Inc
Santa Monica, California

Part 1 of this discussion of data conversion devices presented the status of digital-to-analog converters (Computer Design, Mar 1978, pp 152-158). This month the fundamental principles of analog-to-digital conversion are reviewed, followed by a discussion of several typical monolithic converters available today.

Two fundamental techniques typically are employed in monolithic analog-to-digital (A-D) conversion. One is based on comparison, the other on integration. Both have advantages and disadvantages that must be considered when choosing an A-D converter (ADC) for a specific application.

Comparison-Type ADCs

In the comparison technique, a digital-to-analog converter (DAC) creates a known analog voltage which is compared with the unknown input signal (Fig 1). Then the known voltage is varied digitally until it matches the input signal.

One basic procedure for varying the digital word to create the analog voltage is to count the digital value from zero until the analog value produced matches the analog input. This counting procedure is extremely simple, since the control unit can be just a counter which is turned off when the comparator produces a positive result. At that time the count becomes available on the digital output pins, and a "conversion complete" signal indicates to the external world that the digital value is ready. Note, however, that this counting procedure requires a maximum of \(2^n\) clock periods to match the analog input value. For an 8-bit counter the maximum number of clock periods is 256, and for a 12-bit counter the maximum number is 4096. Thus this procedure, while simple and straightforward, is rather slow.

To speed things up, successive approximation can be used. In this procedure, the control unit is slightly more complex, but can complete an n-bit conversion in n clock periods. To accomplish this the control unit first outputs a digital value which is one-half full scale (Fig 2). Depending on the result of the comparison, the second most significant bit of the control unit is turned on or off. As shown in the example, the analog input value is higher than the half-scale voltage so the second bit is turned on, producing a three-quarter full scale signal. This is again compared with the analog input. In this case, the analog is lower than that produced by the DAC so the second bit is turned off and the third bit turned on, creating a five-eighths full scale voltage. Again, this is compared, and the process is repeated until the required number of bits of accuracy has been attained. Such control units are known as successive approximation registers, and are readily available as single chips or as sub-units within monolithic ADCs as discussed below.

Counter type ADCs have the advantage of being medium speed, typically converting analog signals in
anywhere from 80 to 500 $\mu$s, depending on the precision. The control logic has medium complexity and cost. Successive approximation type ADCs produce the highest speeds of each of these types, and monolithic devices typically convert 8 to 12 bits in 2 to 100 $\mu$s. However, high speed monolithic units are being developed with submicrosecond conversion times.

**Integrating-Type ADCs**

The most common integrating ADCs utilize the dual slope method. To implement this technique the control logic initially switches the unknown analog input voltage to the integrator’s input (Fig 3). The integrator begins charging the capacitor and continues to charge for a fixed time period, i.e., until the counter reaches a predetermined value. At this time the integrator is switched to the negative reference voltage and the counter is reset to zero. The integrated voltage is decreased by this negative input until the comparator sees that it has reached the comparator threshold. At this time the count is stopped, as shown in Fig 4. The input voltage is then the ratio of the number of counts during $T_2$ to the number of counts during $T_1$. Naturally this division need not actually be performed since $T_1$ simply acts as a scaler of the reference voltage and $T_2$ is thus proportional to the ratio of the input voltage to this scaled reference.
SOMEBODY HAS FINALLY DONE SOMETHING FOR THE MIDDLE CLASS. THE ECLIPSE S/130.

The ECLIPSE S/130 computer system proves it is still possible to make ends meet. Its performance, on the one hand, approaches that of our super high-speed ECLIPSE S/230. While its price is much closer to the level of our best-selling NOVA 3.

The ECLIPSE S/130 is built around the same powerful architecture as the ECLIPSE S/230. But it has its own unique character. Like our fast micro-coded floating point, efficient character string instruction set, our second-generation WCS microprogramming ability, as well as AOS, our heuristic multiprogramming advanced operating system.

All of which means that even though the ECLIPSE S/130 is in the middle of our family, it’s in a class by itself when it comes to performance, features, and power for the money. And if you still think that value is a virtue, the ECLIPSE S/130 system won’t let you down. Call (617) 366-8911, Ext. 4735 or write.

Data General
We make computers that make sense.
Principal advantage of the integrating-type ADC is a very low cost coupled with the potential for high resolution. Low cost is attributable principally to the absence of the precision ladder network which requires an expensive trimming process. These devices have high resolution and are typically three to four BCD digits, which is equivalent to 11 to 14 binary bits. Furthermore, because of the integration of the input signal, they are highly immune to noise. They are also highly linear and have guaranteed monotonicity; i.e., there will be no missing codes because of the nature of the conversion process. Basic limitation of these devices is speed. The integration process is slow, typically 1 ms for 8-bit devices to as much as 20 or more milliseconds for 12-bit and 3+ digit BCD converters.

Two examples of integrating ADCs are the Motorola MC1505L/MC14435 2-chip set and the Siliconix LD130. The monolithic 1505 chip has all of the analog functions required to perform an integration conversion function. This includes the precision voltage reference as well as the switching network, integrator, and comparator. Only an external integrating capacitor is required, along with meters for full scale calibration and zero adjust. The 14435 chip contains the digital section of this converter including counters, latches, clock, and control circuitry. Together the chip set produces a ±3½-digit voltmeter function. With other control circuitry the 1505 has the accuracy necessary to produce a 4½-digit result, which is extremely good compared with other DACs.

The LD130 ± 3-digit ADC is a monolithic device except that it requires an external precision voltage reference and the integrating capacitor, as shown in Fig 5. When the conversion is complete, the digits are strobed one at a time out of the data buffers on four lines, and an indication is made of the particular digit by strobe lines D1, D2, and D3. This is organized for use with digital panel meter displays but also creates an easy interface to a microprocessor system. A separate line indicates the sign of the result and also indicates if the input voltage was under or over range. These three indications are multiplexed, one each during the 3-digit output intervals. Other integrating converters are available from Datel in ADC-EK 8B/10B/12B converters which have 8, 10, and 12 bits of resolution, respectively. These devices cost between $10 and $35 in single quantities. High quantity pricing is literally a few dollars for integrating converters.

A variation of this process, known as “quad” slope integration, is utilized by Analog Devices in the AD7550 monolithic 13-bit integrating converter. This converter is specifically organized to multiplex the output bias on 3-state lines with 3-state gates for microprocessor compatibility. These integrating devices are particularly useful for applications requiring only low speed conversion and inexpensive conversion circuitry. They are easily used with any microprocessor.

Counter-Type ADCs

Of the several counter-type ADCs on the market today, two of the most interesting are the Ferranti ZN425E and the virtually identical Datel ADC-MC8. As shown in Fig 6, these devices incorporate a DAC together with a binary counter and input selector switch control circuit. They can be used as 8-bit DACs with 1µs typical settling time by selecting the input from the eight external data input lines.

To utilize these devices as a building block for an ADC the input selector switch is set high, which puts
That's how often we get another Dumb Terminal™ customer for our world famous Dumb Terminal. We've sold over 30,000 of them in three short years.

No wonder.

For just $895, you get a 12-inch diagonal screen. Full or half duplex operation at 11 selectable data rates.


So when you consider those features and that price, it's easy to see why our Dumb sales have gone bananas.

Every 5½ minutes, the world gets a little Dumber.
the 8-bit binary counter as the control R2R network. The counter receives an external clock and an external reset control. The external clock causes it to reset to zero and begin counting, thereby creating an analog output which is a ramp function. By utilizing an external comparator circuit, this ramped analog output can be compared with the unknown analog input until a match occurs. At this time a simple TTL circuit gates the clock off, which holds the binary counter. The count is available on the count lines to read the digital value. To employ this device with a microcomputer to create an inexpensive ADC, the output of the comparator would be used to trigger the microcomputer interrupt signal. The microcomputer would then input the data bits through an input port. The microprocessor could, under software control, reset the counter and start the count operation once again. These devices are extremely inexpensive, $8 in single quantities and $6 in hundreds, and can be utilized to implement inexpensive microprocessor compatible 8-bit ADC systems with conversion times of under 300 µs.

For still higher speeds, however, several monolithic successive approximation register (SAR) type ADC units are available. The Analog Devices AD7570 is a CMOS 10-bit monolithic SAR type ADC with a 20-µs conversion time. It is microprocessor compatible in that the 10-bit output of this device is available from two groups of 3-state output lines. The low order eight bits and high order two bits are enabled by two separate enable signals, thereby easing direct connection to the data bus without the need for an intervening input/output port. The device does not include a precision voltage.
A COMPARISON OF REMOVABLE DISK DRIVES

<table>
<thead>
<tr>
<th></th>
<th>CALCOMP TRIDENT</th>
<th>OTHER STORAGE MODULES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacity in megabytes</td>
<td>25 50 80 200 300</td>
<td>40 80 150 300</td>
</tr>
<tr>
<td>Sealed contamination control system</td>
<td>□ □ □ □ □□</td>
<td>□ □ □ □ □□</td>
</tr>
<tr>
<td>MTTR (minutes)</td>
<td>60 60 60 60 60</td>
<td>90 90 90 90</td>
</tr>
<tr>
<td>MTBF (hours x 1000)</td>
<td>4 4 4 4 4</td>
<td>4 4 4 4</td>
</tr>
<tr>
<td>SMD (differential) interface</td>
<td>□ □ □ □ □□</td>
<td>□ □ □ □ □□</td>
</tr>
<tr>
<td>TTL interface</td>
<td>□ □ □ □ □</td>
<td>□ □ □ □ □□</td>
</tr>
<tr>
<td>subsystems available</td>
<td>□ □ □ □ □</td>
<td>□ □ □ □ □□</td>
</tr>
<tr>
<td>Contract service available</td>
<td>46 cities</td>
<td>Less than 13 cities</td>
</tr>
<tr>
<td>Lowest price/qty. 200</td>
<td>$4097</td>
<td>More than $4400</td>
</tr>
<tr>
<td>Availability (typical)</td>
<td>30 days ARO</td>
<td>?</td>
</tr>
</tbody>
</table>

REFRESH YOUR MEMORY.

With all the specs an OEM has to sift through to make a wise decision on removable disk drives, it's no wonder a few things are forgotten.
Like who offers the broadest family of models and capacities.
Like who builds a sealed contamination control system into each drive.
Like who has the shortest mean-time-to-repair.
Like who comes through with the lowest cost-per-megabyte ratios among the top suppliers.
Like who can deliver it all on schedule.
Like whose drives make you more competitive when you finally get down to the bottom line.
But why overwork your memory?
You can forget about all of the above if you'll just remember one thing: CalComp Trident.

CALCOMP
2411 W. La Palma Avenue, Anaheim, California 92801, Telephone: (714) 632-7111; Telex: 655-437.
Offices in 55 cities worldwide.

CIRCLE 107 ON INQUIRY CARD
reference because many microprocessor applications do not require an absolute voltage measurement. Instead, ratiometric operation is used, in which each input is recorded as a percent of the full scale for that particular input channel. Many processor control applications require only ratiometric conversion and, therefore, the added expense of a precision voltage reference is not warranted. However, one can be added externally at slight expense if absolute voltage measurements are required.

ADCs for 1978

A particularly impressive development in monolithic ADCs is TRW's TDC1001. This 8-bit monolithic converter utilizes bipolar technology and successive approximation techniques to perform extremely high speed conversion (400 ns). The device is quite linear, ±0.5 LSB over the full temperature range (not just at room temperature). The converter has guaranteed monotonicity (no missing codes) and is ideal for high speed data acquisition requirements as well as radar and video data conversion. Still higher speed devices planned for introduction by the end of 1978 include an announced TDC1007 model with a conversion time of only 80 ns. This device will dissipate 4 W in a 64-pin chip with built-in heatsink and cooling fins.

Perhaps the most important development in monolithic converters is the National Semiconductor ADC0816/0817 single-chip data acquisition system. As shown in Fig 7, this device incorporates not only a full 8-bit ADC but also a 16-channel, externally expandable analog multiplexer. It is specifically designed for easy use with microprocessor systems. The 8-bit output signal is held in a 3-state buffer for direct attachment to the data bus. In addition, the 4-bit input address to select one of 16 input channels is latched into the address decoder, so that the microprocessor can perform an output instruction and have the data acquisition system hold the address of the channel that has been selected. Note that the output of the multiplexer is not connected directly to the input of the comparator, but is brought to an external pin. At this point it could be jumpered directly to the comparator input pin. Alternatively, it could first be routed to other external signal conditioning circuitry, eg, instrumentation amplifiers or sample and hold circuits. This device has a guaranteed linearity of less than ±0.5 LSB, guaranteed monotonicity with no missing codes, and a relatively fast conversion time of 100 µs.

As with the AD7570, the ADC0816/0817 does not incorporate a built-in voltage reference; it relies on ratiometric conversion, but an external reference could be provided for absolute measurements. Furthermore, because this chip is implemented with CMOS technology, it requires only 15 mW. Perhaps the most exciting news of all is the low price—$20 in quantities of 100.

Summary

These devices and those described in last month's column indicate the progress that has been made within the last two years in monolithic data conversion devices. They spell the beginning of an era of low price conversion from the analog to the digital domain. Perhaps the next step that we might expect within the coming year would be integrating some of these devices directly onto a microprocessor or single-chip microcomputer.
The big switch

...is to energy saving switchers.

Switching power supplies are more efficient than linears. To produce a 200 watt output, a linear supply needs 400 watts coming in. A Gould switcher needs only 270. The switcher saves the 130 watts that the linear throws off in the form of heat.

Since the switcher dissipates less heat, your system operates at a lower temperature. This improves overall reliability and can reduce the need for external cooling.

But energy efficiency isn't the only advantage switchers offer. They're 1/3 the size and 1/4 the weight of linears. And they offer far better holdup and brownout protection.

Gould offers single and multiple output switchers with power levels from 8 to 2,250 watts. And custom designs can be provided to meet your exact specifications. You'll be backed by a high volume production capability and worldwide service network that only a $1.5 billion company like Gould could offer.

For more information contact Gould Inc., Electronic Components Division, 4601 North Arden Dr., El Monte, CA 91731. Phone (213) 442-7755.

Gould.
The power in switching power supplies.
FIELD PROGRAMMABLE MULTIPLEXER OFFERS
DATA ROUTING FLEXIBILITY FOR PROTOTYPE SYSTEMS

Much as a p/ROM provides flexibility for a designer when organizing memory in a prototype system, a PMUX (programmable multiplexer) offers flexibility in the routing of signals in that system via electrically programmable data routing. The 29693, introduced by Raytheon Co, Semiconductor Div, 350 Ellis St, Mountain View, CA 94040, contains four 8-line-to-1-line multiplexers with common Select and Enable lines. Ten buffered TTL input lines form a matrix with 32-bit lines to provide 320 nichrome fusible links on the chip.

As shown on the diagram, 10 inputs (I0-I9) feed through four 10 x 8 fuse arrays, and eight lines from each array feed into the 8-to-1 multiplexers. Each of the four multiplexers has a single 3-state, 16-mA output (O0-O4).

The device, equivalent to four 74LS151 multiplexers, can be a FLPA replacement in many applications. It is shipped with each multiplexer input connected to all 10 device inputs through isolation diode-fuses or links, resulting in a logical OR of the input signals. To remove unwanted connections, short, high current pulses are passed through corresponding fusible links. These pulses open the links, changing them from conductive to nonconductive states. In a typical case nine of the ten links on each multiplexer input will be opened, except where the designer wants logical OR of two or more input signals.

Programming is achieved by applying the desired multiplexer select code, taking the input to be disconnected to a TTL high with all other inputs low, and applying programming pulses on the Enable input and the multiplexer/device output. If all fusible links on a multiplexer input are programmed, the multiplexer output will always be low when that input is selected. If more than one link is left unprogrammed on a multiplexer

Internal construction of fuse arrays in PMUX. Each of 10 device inputs (only I0 and I1 shown here) is initially connected to each of 32 multiplexer inputs (four multiplexers times eight inputs each) through isolation diodes (insert), providing total of 320 fusible links on each chip. PMUX can be programmed much like p/ROM by standard 29660 compatible p/ROM programmer and adapter card.
No more square tails in round holes.

Introducing the wave solder PC connector.

What an electronic design engineer will make-do with in a pinch is astonishing. For example—converting wire wrap* PC connectors to wave solder.

At last — The obvious answer

Our own design engineers, not afraid of doing the obvious and simple thing, have done just that. They've taken a series of our PC wire wrap connectors—and given them .026" round tails. Everything else stays the same: the insulator, semi-bellows contacts, pin and row spacing.

How it's done: you saw off the square .025" tail and push it through a .057" round hole in the PC board. You get only 4 contact points for solder. And there's room for only one tracing between holes. But, so what...it works.

So what?

So—the .026" round pin slips into a .042" round hole in your PC board for an excellent solder connection. So—you can now get multiple tracings between rows.

We have two tail lengths: a .200" short one and a .250" longer one to take the AS400 Solderpak** System. These are available in connectors with contacts on .100", .125" and .156" centers, and in layouts from 6 to 50 positions.

Use our coupon and we'll send you all the details.

There's more. There are some things we haven't told you—including materials and other details you need to know. Ask us for the literature.

NAME ____________________________
TITLE ____________________________
COMPANY ____________________________
ADDRESS ____________________________
CITY ____________________________ STATE _______ ZIP _______

Viking CONNECTORS
Viking Industries, Inc./21001 Nordhoff Street, Chatsworth/CA 91311 U.S.A.
(213) 341-4330/TWX: 910-494-2094

*A registered trademark of the Gardner-Denver Company. **A registered trademark of the Raychem Corporation.

CIRCLE 110 ON INQUIRY CARD
input, the output will be the logical or of the two corresponding input signals.

The 29693 PMUX is compatible with programming pulses used on the 29660 (256 x 4) p/ROM. Therefore, the PMUX can be programmed using a standard p/ROM programmer capable of programming that p/ROM. An adapter card is required to convert address signals from the programmer into signals for the Select and input lines at the PMUX. The five most significant bits of the p/ROM address drive a decoder which selects one PMUX input line; the three least significant p/ROM bits drive the Select lines. Because the PMUX output structure is similar to that of the p/ROM, the adapter unit allows each PMUX fuse to be identified for programming as with p/ROM fuses.

Absolute maximum ratings for the 20-pin device include: dc input voltage, -0.5 to 5.5 V; dc input current, -30 to 5 mA; dc voltage applied to outputs except during programming, -0.5 to 5 V; storage temperature, -65 to 150°C; and ambient temperature under bias, -55 to 125°C. During programming, dc voltage applied to outputs is 26 V and output current into outputs is 125 mA. Operating temperature ranges are 0 to 75°C for the commercial version and -55 to 125°C for the military.

Circle 350 on Inquiry Card

1024-Word x 8-Bit Static RAM Enables Simple Interfacing

Four speed ranges—200, 250, 300, and 450 ns—are available in the MCM2114 static RAM, a 1k x 4-bit n-channel device. The standard chip has a 550-mW power requirement while a 21L14 version dissipates only 385 mW max. Both use a single 5-V supply with ±10% tolerance; are directly compatible with DTL and TTL; and require no clocks, timing strobes, or refreshing since operation is fully static.

Industry standard 18-pin DIPs are available in plastic or lid-seal ceramic from Motorola Semiconductor Products Inc, 3501 Ed Bluestein Blvd, Austin, TX 78721. Data access is simplified since address setup times are not required. Data out and data in have the same polarity.

Recommended dc operating conditions for the 2114 include: 10-µA max input load current; 10-µA max 1/0 leakage current; 95-mA max, 80-mA nom power supply current (65-mA max for the 21L14); 100-mA max power supply current (70-mA max for the 21L14); 0.8-V min input low voltage; 6-V max, 2-V min input high voltage; 6-mA nom, 2.1-mA min output low current; -1-mA max, -1.4-mA nom output high current; and 40-mA max output short-circuit current. Absolute maximum ratings are -10 to 80°C temperature under bias, 5-mA dc output current, 1-W power dissipation, -0.5- to 7-Vdc on any pin with respect to the source supply, 0 to 70°C operating range, and -65 to 150°C storage range. Ac operating conditions and characteristics include 0.8- to 2-V input pulse levels, 10-ns input rise and fall times, and 1.5-V input and output timing levels.

Circle 351 on Inquiry Card

4-Bit Slice Processors Offer Built-In Computational Algorithms

Two Schottky TTL 4-bit expandable binary micro/macroprogrammable processor element building blocks are intended for upgrading hardware performance while maintaining full software compatibility. The SN74S481 performs at a typical clock cycle time of 90 ns at 345 mA of supply current; the low power SN54LS/74LS481 has a typical clock cycle time of 120 ns but requires only 220 mA of supply current. Both versions are available now from Texas Instruments Inc, PO Box 5012, Dallas, TX 75222 in 48-pin quad-in-line ceramic packages; at a later date commercial versions will be available in plastic DIPs.

Quad-port computer architecture provides full parallelism as well as fast throughput rates in either a memory-to-memory or register-to-memory system. The number of general-purpose registers is limited only by the size of the directly accessible memory locations.

A memory-to-memory system places the register file function in main memory and is said to be able to handle interrupts or context switches faster.
We've come a long way to bring you the latest generation of disk drives. It's taken a big commitment on our part to provide OEM's and systems houses with the best values in disk drive memory. Today EMM disk drives stand as proof positive of the results.

We've developed a full range of disk drives from 3 through 76 megabytes. Proven, reliable drives. We're shipping them at the fastest pace in our history. We've also designed our drives to be plug-compatible with most minicomputers. So, our drives fit easily into your system without having to redesign interfaces, etc.

We're not resting on our laurels. We're hard at work on the next generation of disk drives. With capacities ranging from 25 through 76 megabytes, up to 305 megabytes in a single daisy-chained system.

All EMM drives are backed by a service program that prides itself in quick delivery of spare parts, fast service response and refurbishment to extend the life and performance of your EMM disk drives. We've come a long way. But, we realize that to become and to remain your best supplier of disk drive memory takes lots of doing in addition to a lot of drive. EMM disk drives are further proof of EMM's overall commitment to memory products. We intend to continue giving it everything we've got. To find out how EMM can make the difference in disk drives to you, call or write today.

The difference in disk drive memory.

EMM PERIPHERAL PRODUCTS
A Division of Electronic Memories & Magnetics Corporation
1015 Timothy Drive, San Jose, CA 95133.
(408) 298-7080

CIRCLE 111 ON INQUIRY CARD
Texas Instruments 4-bit slice processor. Two versions are said to be first to offer built-in computational algorithms. Main element can recognize, decode, and execute any of 24,780 instructions within single 100-ns clock cycle.

Op Amps Combine MOS And Bipolar Advantages

Dual BiMOS operational amplifiers, said to combine the advantages of MOS and bipolar transistors on the same chip, have been announced by RCA Solid State Div, Rt 202, Somerville, NJ 08876. The CA3240 and 3240A operate from 4- to 36-V single or dual supplies and are characterized for ±15-V operation as well as TTL supply systems with operation down to 4 V.

Gate-protected MOS FET (p-MOS) input transistors provide very high input impedance (1.5 TΩ typ), very...
LET'S PUT OUR HEADS TOGETHER.

The Facit 4540 Serial Matrix Printer has already made a name for itself with its standard 250 characters a second - all crisp, fullbodied and perfect throughout the 500 million character service life of the printhead. Versatility comes from the rare 9 x 9 dot matrix, and the Facit 4540 offers a genuine 100% duty cycle and entire elimination of adjustment and lubrication.

The whole secret is in the unique printhead and its microprocessor controlled impact printing mechanism.

Integration of mechanics and electronics has made Facit peripheral data products world famous.

Facit 4540 extends this tradition. So let's put our heads together. To make your systems more efficient, more competitive and more in demand.

Facit 4540 Serial Matrix Printer with the unique printhead.

FACIT DATA PRODUCTS

FACIT-ADDO INC., 66 FIELD POINT RD, GREENWICH, CONN. 06830. (203) 622-9150. TELEX 96-5998.

CIRCLE 112 ON INQUIRY CARD
8-Bit Data Acquisition Components Feature Word Rates to 900 kHz

A hybrid video sample/hold amplifier and a hybrid analog-to-digital converter, both high speed 8-bit data acquisition system components, are capable of word rates up to 900 kHz. The SH-8518 s/h amplifier features 25-ns acquisition time, 60-ps aperture uncertainty, and 20-MHz sampling rate. Linearity error is 0.05% and droop rate is 1 mV/μs. The unit is self-contained and includes a FET buffer amplifier. The ADH-8512 ADC uses successive approximation to achieve linearities of ±0.2% with a conversion time of 1 μs. Pin programmable inputs accept six different input voltage ranges, and the buffered digital output is available in either parallel or serial form.

Both of the matched pair of modules are hermetically sealed in 24-pin double width μPs. Each is processed to MIL-STD-883, Class C; screening to Class B is a standard option. Temperature ranges are 0 to 70°C and −55 to 85°C. Base prices are $255 for the SH-8518 s/h amplifier, and $310 for the ADH-8512 ADC in quantities of 1 to 9 from ILC Data Device Corp, Airport International Plaza, Bohemia, NY 11716.

Circle 354 on Inquiry Card

64k ROM Has 200-ns Access Speed, Uses Only 200-mW Active Power

Edge-Activated™ circuit design concept enables the MK 36000 ROM to operate at faster speeds than traditional ROM designs, but with much lower power dissipation and smaller chip area according to Mostek Corp, 1215 W Crosby Dr, Carrollton, TX 75006. The 8k-word x 8-bit device operates at a 200-ns access time but requires only 200-mW max active power and 25-mW standby power. It operates from a single 5-V power supply with ±10% tolerance. Other features include fully TTL compatible inputs and outputs. Its 3-state output can drive two TTL loads and 100 pF.

The device is pin compatible with existing ROMs and its 24-pin configuration allows it to be used as an upgrade from 8k and 16k ROMs. Each increase in bit density requires that a chip select input be replaced by the necessary address pin.

Circle 355 on Inquiry Card

IIl, Linear, and Digital Technologies Combined On Monolithic ADC Chip

A successive approximation type analog-to-digital converter, the AD571 includes DAC, voltage reference, clock, comparator, successive approximation register, and output buffer on a single 120 x 150-mil chip. Two versions execute a complete conversion to 10-bit accuracy ±0.5 LSB with no missing codes in 25 μs over the specified temperature range (0 to 70°C for the 571K, −55 to 125°C for the 571S). A third version, the 571J provides 10-bit performance at 25°C, and 9 bits over the 0 to 70°C operating range.

Integrated-injection logic (ILL) technology is used in chip design and production to provide very high circuit densities. According to Analog Devices Semiconductor, 829 Woburn St, Wilmington, MA 01887, this application is the first time in bipolar technology that linear and digital circuitry are combined on a single IC chip. The device is also said to be the first monolithic ADC to be laser wafer trimmed.

(Continued on p 206)
Don't miss the fifth annual DEEC World of Components Show
April 24-26 at Disneyland Hotel
Anaheim, California

If you're involved in the application of electronic components, you can't afford to miss the fifth annual Design Engineer's Electronic Components Show. It's the only show specifically designed for the engineer who needs to know what's new in component technology.

One-on-one communication: as a participating engineer, you'll discuss ideas, problems, present and future needs with people in your own field. You'll explore new product technology with your technical counterparts from major component manufacturers.

In-depth application workshops will help you improve your product knowledge by offering the latest generic application information. Also, practical product demonstrations and displays by dozens of major suppliers of active, passive and electro-mechanical components will complement technical sessions. No frills! Just a unique opportunity for one-on-one problem solving with the people who know their products best.

What's more, DEEC '78 is held in conjunction with the highly respected Electronic Components Conference (ECC) is only $50 if you register now. DEEC is free. You can conveniently take in both informative programs.

If you only make it to one trade show this year, make sure it's DEEC '78. It's an investment in learning that will pay big dividends to you—and your company.

For complete registration information, please fill out and mail coupon.

MAIL: Tyler Nourse
TO: Electronic Industries Association
2001 I Street, N W
Washington, D C 20006
(Or call 202-457-4930)
Send me an advance registration form and complete details, including a list of exhibitors.
☐ I plan on attending the application workshops
Name
Title
Company
Address
City State Zip
Guaranteed full scale temperature coefficients for the J, K, and S versions, respectively, are 88, 44, and 40 ppm (comparable to tempco errors of all components in the circuits). Precision, temperature-compensated, buried zener references insure long term device stability.

Prices of the J, K, and S devices, respectively, are $25, $36, and $52 in 100 quantities. For 1000 quantities the respective prices are $21.50, $34.50, and $49.50. S versions are also available fully processed to MIL-STD-883A, Class B.

Circle 356 on Inquiry Card

Op Amps Feature Matched JFET Inputs on Single Monolithic Chip

Three series of operational amplifiers featuring matched JFET input structures on the same monolithic chip as bipolar devices are designed for low noise applications. They feature low input bias and offset currents as well as low offset voltage and offset voltage drift, plus offset adjust which does not degrade drift or common mode rejection. The series use either high or low impedance sources for precision high speed integrators, fast A-D or D-A converters, high impedance buffers, or as wideband, low noise, low drift amplifiers.

Common features for all three series, available from Signetics, PO Box 9052, Sunnyvale, CA 94056, are an input bias current of 30 pA, input offset current of 3 pA, input impedance of 1 TΩ, input offset voltage of 1 mV, V₀s temperature drift of 3 µV/°C, and input noise current of 0.01 pA/Hz².

Specific features for the LF155, 156, and 157 series, respectively, include settling times of 4, 1.5, and 1.5 µs; slew rates of 5, 12, and 50 V/µs; bandwidths of 2.5, 5, and 20 MHz; and input noise of 20, 12, and 12 nV/Hz². Operating temperature ranges for the three series are -55 to 125, -25 to 85, and 0 to 70°C. Absolute maximum power supply voltages are ±22, ±22, and ±18 V; power dissipations are 670, 570, and 500 mW.

Circle 357 on Inquiry Card

Plastic Package Op Amp Features Low Offset Voltage and Low Drift

OP-07CP ultra-low offset voltage op amp, in an epoxy 8-lead mini-DIP for use with automated component insertion equipment, is capable of maintaining an input offset voltage below 250 µV over an ambient temperature range of 0 to 70°C. This performance is achieved without resorting to an external trimming potentiometer. Maximum long term input voltage drift is 2.0 µV/month.

Available from Precision Monolithics Inc, 1500 Space Park Dr, Santa Clara, CA 95050, the low noise, chopperless bipolar device is intended for integrators and precision summing amplifiers or for ultra-precise voltage threshold detector applications. Input noise voltage is 0.65 µV or less from 0.1 to 10 Hz.

Because of the low input voltage, this device can replace either modular or monolithic chopper-stabilized amplifiers at lower cost, noise, size, and power consumption. Both manufacturing and field calibration are eliminated since no external nulling is required.

Stable operation is maintained with load capacitances up to 500 pF and input voltage swings of ±10 V. Supply voltage requirement ranges from ±3 to ±18 V.

The device is a direct replacement for the 725, 108A/308A, and OP-05 amplifiers. It also can be used to replace 741 series devices by simply disconnecting the 741 nulling potentiometer.

Circle 358 on Inquiry Card
The VISACOM Visual Image and Computer System is a totally integrated Microcomputer and Display System...another in a series of innovative products from De Anza Systems, designed to enhance your image.

FEATURES

**Microcomputer**  Digital Equipment Corporation LSI-11 microcomputer provides high speed capability and has an instruction set compatible with the PDP-11 series. The system provides a powerful stand-alone computer capability.

**System Control**  Provides the LSI-11 with virtual addressing capability. The entire 256K byte memory can be addressed.

**RAM Memory**  256 K bytes of RAM memory are organized to provide processing and image refresh. This organization greatly reduces transfer times and increases interaction between the CPU and display image.

**Zoom**  Allows a 64x64x16, 128x128x16 or 256x256x16 bit portion of the memory to fill the entire image window under hardware control.

**Video Generator**  Provides four or eight bit digital to analog conversion and intensity transformation tables.

**Dual Cursor**  Provides two individual cursors controlled by an external Joystick with multifunctions.

**Alphanumeric Generator**  Provides up to four separate 80 character by 25 line overlays.

**Software**  An operating system is provided to handle memory management, and also provides facilities to interface I/O and user subroutines. Subroutines for high speed generation of vectors, conics and rectangles are also available.

---

De Anza Systems Incorporated

3444 De La Cruz Blvd.
Santa Clara, CA 95050  (408) 988-2656

CIRCLE 113 ON INQUIRY CARD
Winchester-Technology Hard Disc Drives Interface With Floppy Drives for Increased Mass Storage

Its first rigid disc drive products have been announced by Shugart Associates, known until now as an independent manufacturer of floppy disc drives. The company claims that its drives are more compact and less expensive than any comparable fixed disc units available to OEMs today yet are compatible with IBM Systems 32 and 34 and Series 1. Industry-proven Winchester technology is utilized in the 35-lb (16-kg) units which fit 19" (48-cm) RETMA racks with 5.25" (13.3 cm) of panel space.

Two configurations are available: one disc and four heads (model 4004) and two discs and eight heads (model 4008). Eight optional fixed heads provide an additional 144k bytes of head-per-track storage. Full compatibility permits mass storage capacity to be provided to present floppy disc systems at low cost. For instance, because voltage requirements for the fixed disc drive are the same as for the company’s IBM compatible floppy drives, the same power supply can be used for both drives in the system. Also, a single intelligent controller can handle up to four floppy drives and four fixed disc drives. (A data separator/encoder is included in the fixed disc drive to provide normalized NRZ read/write data because the fixed disc drive has a higher transfer rate than the floppy drives.)

Design Features

The SA4000 fixed disc drive is made up of read/write and control electronics, VFO (variable frequency oscillator) data separator, MFM (modified frequency modulation) encode/decode electronics, read/write heads, track positioning mechanism, drive mechanism, discs, and air filtration system. Electronics are packaged on four printed circuit boards: read/write, actuator driver, control, and data separator. A drive motor rotates the disc spindle at 2964 r/min through a belt drive system that is changeable to accommodate 50- or 60-Hz power.

Fasflex II™, a band actuator based on the same design concepts as the actuator used in the company’s double-sided floppy drive, eliminates the more expensive voice coil or slower lead screw type actuator mechanism used in most Winchester tech-

Diagram showing Fasflex II™ band actuator and relationship to arm assembly and read/write heads. Precision stepping motor drives capstan. Virtually wearproof stainless steel actuator produces very little friction or heat.
A stainless steel band (see diagram) wraps around a capstan which is driven by a precision stepping motor. In turn, the actuator precisely positions an arm containing the Winchester-type read/write heads.

Data are written on or read from each disc surface by two read/write heads, each of which accesses 202 tracks. A separate read/write head mounted on the base casting reads a prerecorded track which provides the master clock for the drive as well as the clock for write clock generation. Optional fixed heads are mounted on an assembly which is mounted directly on the base casting.

A clean environment for the module enclosing discs and read/write heads is attained by use of an integral recirculation air system with an absolute filter. A separate filter breather permits equalization of pressure with ambient air without contamination.

**Specifications**

Encoding method for these fixed disc drives is modified frequency modulation. Storage capacities are 18k bytes/track and 7.3M bytes/surface unformatted; 60 sectors/track, 256 bytes/sector, 15.4k bytes/track, and 6.2M bytes/surface formatted. Models 4004 and 4008, respectively, have total unformatted capacities of 14.5M and 29.0M bytes and formatted capacities of 12.4M and 24.8M bytes. Other performance specifications, identical for both models, include transfer rate of 889k bytes/s and seek times of 20 ms track to track, 87 ms avg, and 220 ms max.

Functional specifications include 2964 r/min rotational speed, 5600-bit/in (2200/cm) recording density, 5600-fc/in (2200/cm) flux density, and 172-track/in (68/cm) track density. There are 202 cylinders and 808 tracks, and physical sectors are programmable. Environmental limits are 50 to 105°F (10 to 41°C), 8 to 80% relative humidity, noncondensing.

Ac power requirements are 50/60 Hz ±0.5 Hz and 90 to 127 V at 1.5 A typ for 100/115-V installations (180 to 255 V at 0.8 A typ for 200/230-V installations). Dc requirements are 24 V ±10% 2.5 A typ, 5 V ±5% 2.5 A typ, and -7 to -16 V (optional -5 V ±5%) 0.1 A typ.

Mechanical dimensions, exclusive of front panel, are height 5.1” (12.95 cm), width 16.6” (42.16 cm), depth 21.9” (55.63 cm), and weight 35 lb (15.9 kg). Heat dissipation is 682 BTU/h (200 W) typ. Predicted reliability specifications are MTHF of 5000 power-on hours typical usage, MTTR of 30 min, and component life of 5 yr. Soft read errors are 1 per $10^{10}$ bits read, hard read errors are 1 per $10^6$ bits read, and seek errors are 1 per $10^6$ seeks.

**Price and Delivery**

The model 4004 14.5M-byte drive sells for $2550 in single quantity and $1450 in 100 quantity. Prices for the model 4008 29M-byte drive are $3500 and $2000 for similar quantities. Full OEM discounts are available.

Delivery is 120 days ARO. Shugart Associates, 415 Oakmead Pkwy, Sunnyvale, CA 94086. Tel: 408/733-0100.

For additional information circle 199 on inquiry card.

---

No One Else Does This In Hybrid Form

A COMPLETE 12-BIT ANALOG INPUT SYSTEM THAT INTERFACES TO µP’s WITH NO ADDITIONAL ACTIVE COMPONENTS

MP22 is a memory-mapped hybrid data acquisition system. Address it directly as though it were memory: one instruction acquires data and internal logic provides a choice of halt, interrupt or DMA operating modes.

MP22 contains address decoder, timing and control logic, 16 channel multiplexer, instrumentation amp and CMOS A/D converter! It's a stand-alone 12-bit device that accepts high or low level inputs and channel expansion is unlimited. Even with all these features, MP22 is contained in an 80-pin quad-in-line package that measures only 2-1/8" x 1-11/16" x 3/16" high. Price $245.00.

Burr-Brown, Box 11400, International Airport Industrial Park, Tucson, AZ 85734. Phone (602) 746-1111.

**Putting Technology To Work For You**

AMSTERDAM, BOSTON, CHICAGO, LONDON, LOS ANGELES, NEW YORK, PARIS, SAN FRANCISCO, STUTTGART, TOKYO, TUCSON, ZURICH
Line of Single-Package Graphic Display Systems Supplies High Resolution Color Capability

The CG line of 8-color graphic and alphanumeric readout systems consists of models employing a Z80 CPU with full memory and I/O structure. The low cost devices are available in 13, 15, and 19" (33-, 38-, and 48-cm) color screens with high resolution shadow mask tubes. Graphics functions include automatic generation of circles, arcs, rectangles, solid-filled objects, and vectors, with resolutions of 512 x 256 and 512 x 512 individually selectable and color definable dots. Alphanumerics may be placed at any point on the screen and multiplied to any integer size. Std ASCII set is provided along with 96 separate user definable graphic symbols. Std interfaces include 128-key keyboard, synchronous and asynchronous variable baud rate serial I/O with TTL and RS-232-C. A windowing capability is also included. Software, interfaces, graphic symbols, and peripherals are optional. Chromatics, Inc, 3923 Oakcliff Industrial Ct, Atlanta, GA 30340.

See at NCC Booth 1726
Circle 200 on Inquiry Card

Versatile 5M-Byte Add-On Memory System Serves Mass Storage Applications

A general-purpose 12.25" (31-cm) memory chassis with total capacity of 5M bytes, the MK 8600 is suited to such uses as mainframe add-on memory and disc replacement. The company's MK 8000 memory card is used, featuring from 16k x 18 to 128k x 24 words of storage. Std access time is 250 ns with a cycle time of 450 ns. Dynamic RAMs reduce overall power consumption and board temp for high reliability. Configuration of the chassis with power allows for up to 16 of the boards, plus ECC; 4 additional slots are available for specific customer I/O needs. Other features include byte control, busable address and data, and inverting or noninverting data. For smaller needs, the MK 8601 7" (18-cm) chassis with 1M-byte capacity is offered. Mostek Corp, Memory Systems Div, 1215 W Crosby Rd, Carrollton, TX 75006.

See at NCC Booth 3415
Circle 201 on Inquiry Card

Electrosensitive Standalone Printer/Plotter Combines Graphics and Alphanumerics

Using an electrosensitive printing technique, the EX-820 desktop MicroGraphics printer allows high resolution graphics and full 96-char ASCII alphanumerics to be mixed on any line. Software commands permit the user to define the size of each graphic field, and choose from 4 preprogrammed horizontal dot resolutions up to 128 dots/in (50/cm). Vertical dot resolution is fixed at 65 dots/in (26/cm). There also is provision for automatic histogram generation. Driven by an Intel 8048, the printer uses 5" (13-cm) wide electrosensitive paper for permanent, high contrast printouts. Std features include RS-232-C/20-mA serial input as well as parallel ASCII, 512-char multilin asynchronous input buffer, and software selection of 3 char sizes for 80, 40, or 20 cols, as well as reverse printing. Optional 2k-byte p/ROM allows input data to be formatted automatically to user specs. Axiom Corp, 5932 San Fernando Rd, Glendale, CA 91202.

See at NCC Booth 52
Circle 202 on Inquiry Card
When it comes to flexibility, the Infoton 400 Data Display terminal can hand you all you need.

Designed around the Z-80 microprocessor, it offers complete control of all Blocking and Editing functions through software settable modes. One thing that's especially easy to handle about the I-400 is its cost; at $1,095 in quantities of 100 or more, it's the most versatile terminal for the price you can get your hands on.

More information on the I-400 is quickly within your grasp. Call Infoton toll-free at (800) 225-3337 or 225-3338. Ask for Barbara Worth. Or write Barbara Worth at Infoton, Second Avenue, Burlington, MA 01803.

Prepared by Chickering/Howell, Los Angeles.

CIRCLE 115 ON INQUIRY CARD
ALPHANUMERIC PRINTER
CONTROL INTERFACE

Model 4-621-9205, designed for use with the company's PR series 15- and 21-col impact printing mechanisms, uses an F8 3-chip microcomputer set consisting of 3850 CPU, 3853 SMI, and 3851 PSU. Designed to accept ASCII serial, ASCII parallel (8-bit), RS-232-C, and BCD parallel (4-bit) data entry formats, the control/interface board contains a ROM character generator, full line buffer, timing control, full hand-shaking facilities, selectable parallel or serial baud rates to 2400 char/s. Sheldon-Sodeco Printer, Inc, a Landis & Gyr co, 4 Westchester Plaza, Elmsford, NY 10523.

Circle 203 on Inquiry Card

“Save $1000's on PDP-11 Peripherals

You can save thousands of dollars by using Computer Labs' Disk and Magnetic Tape Memory Systems with your DEC PDP-11 Mini-computer.

But that's not all. The new T9000 Mag Tape System is significantly faster than the equivalent DEC system. And it's the quietest tape transport in its performance class. It permits complete PDP-11 system integration without software changes... and the T9000 Controller is completely TM11/TU10 compatible on all commands and status vector interrupts.

The Computer Labs M3000 and M4000 Disk Memory Systems not only cost a fraction of equivalent DEC systems but also have a significantly faster seek time and higher data transfer rates. These 5 thru 20 MByte systems are completely compatible with all DEC software such as DOS, RT-11, RSX-II-M, etc. Call or write now for more information on these outstanding systems.

COMPUTER LABS

TWX 510-922-7954  COMPUTER LABS, INCORPORATED
505 EDWARDIA DR.  GREENSBORO, N. C. 27409  919/292-6427

HYBRID SOLID-STATE RELAY

Featuring a reed relay which operates on 5-V DTL or TTL input without relay driving buffers and a triac output which handles high power ac loads of 10 and 25 A at 120 or 240 Vac, relay is housed in an industry std power package using a high temp thermoset plastic. Min life is rated at 2OM operations for 120-Vac models and 10M for 240-Vac operations. Relays incorporate a heavy duty dv/dt filter and are designed to control a variety of loads. C P Clare & Co, 3101 W Pratt Ave, Chicago, IL 60645.

Circle 204 on Inquiry Card

IEEE-488 STANDARD RIBBON CONNECTORS

Capable of being mass terminated in seconds to std 50-mil pitch flat cable without wire stripping or soldering, 1-piece male and female Blue Macs™ ribbon connectors feature insulation displacing Tulip® contacts on 0.050" (0.127-cm) centers, and I/O mating ribbon contacts on std 0.085" (0.216-cm) centers. Current rating is 3 A, insulation resistance is >1 X 10⁶ Ω, and dielectric strength is >500 Vac at sea level. Temp rating is -55 to 105°C. T & B/Ansley Corp, 3208 Humboldt St, Los Angeles, CA 90031.

Circle 205 on Inquiry Card

PUNCHED TAPE READERS

Step/Mate reader 2001-2 is designed for microprocessor software development, p/ROM programming, phototype-setting, and machine control applications. Features include punched tape reading at 150 char/s, complete tape drive electronics, and TTL compatible output/handshake signals. Wide-opening read head reduces read errors due to out-of-tolerance and skewed tapes; it is also bidirectional and self-cleaning. Compact reader is easily connected to system electronics. EECO, 1441 E Chestnut, Santa Ana, CA 92701.

Circle 206 on Inquiry Card
Buying intelligent terminals... think Ontel!

We’ve planned and engineered our family of intelligent terminal systems to meet maximum OEM user needs. With the recent introduction of the Ontel OP-1/R, the first truly user-programmable intelligent terminal in its price range, we’ve broadened our product family. We now offer powerful cluster systems. Master terminals coupled with intelligent slaves provide unique distributive processing capabilities.

Ontel terminals are more than just well-designed, flexible and reliable... they’re low-cost total systems all engineered to complete your systems family.

Buying Intelligent Terminals? Think Ontel!

Supplying the software you need is a must. We offer 3 high level languages, forms generation, word processing, text editing, extensive utilities and diagnostics... all running under Ontel’s Disk or Diskette Operating System. Ontel software enables our users to reduce their development costs for a multitude of different applications.

A few more facts. Ontel terminals have a modular structure with up to 64K of memory and are designed for field upgrade. They’re easily programmed and have a full range of controllers including communications, mass storage and printer interfaces.

Contact Us Today For the Intelligent Answer

Edward J. Heinze
National Sales Manager

Ontel Corporation
250 Crossways Park Dr.
Woodbury, NY 11797
(516) 364-2121
LOW COST HEAD-PER-TRACK DISC MASS MEMORY SYSTEM

The MODEL EIGHTY has a capacity range of 2 to 8 megabytes on one spindle with an average access time of 8.5 milliseconds. It employs a patented field-proven, fail-safe, retractable head design. The heads are locked up during non-operating modes. This substantially increases equipment reliability by allowing it to survive without damage the critical phases of transportation, installation, and handling.

The MODEL EIGHTY employs a field-proven, sealed disc/head chamber design that eliminates contamination from the external environment. It does not use or require filtered air or pressurization with an inert gas.

The MODEL EIGHTY features totally new head/disc magnets, highly efficient data coding, modern electronic read-back signal equalization, balanced line/driver receivers in the external signal interface for maximum noise immunity, and advanced packaging concepts to minimize equipment size while maximizing ease of access to all replaceable parts.

The MODEL EIGHTY is compatible with ALPHA DATA's computer controllers for Data General and DEC computers. A simple change of one interface card permits emulation of other manufacturers' products.

Liberal OEM discounts are available.

ALPHA DATA, 20750 Marilla Street, Chatsworth, CA 91311 • (213) 882-6500 TWX (910) 494-4914

IC WIREFRAPPABLE PANEL

Pluggable IC wirewappable packaging panels accept every IC size. High density 6300 series accommodates pin/socket style I/O connectors (120-pin male supplied with each panel) with 60 or 72 patterns std. Measuring 6.950 x 7.353 x 0.125 or 0.625" (17.653 x 18.677 x 0.3175 or 0.15875 cm), panels are double-sided with ground and power. 1-, 2-, or 3-level socket pins are gold or tin plated. Excel Products Co, Inc, 401 Joyce Kilmer Ave, PO Box 168, New Brunswick, NJ 08903. Circle 207 on Inquiry Card

COMPUTER SYSTEM AIR CONDITIONERS

Compact Lobay® units with capacities of 5000, 6000, and 7000 BTUs are available in 9 models with choice of 115, 230, and 20 V, at 60, 60, or 50 Hz, respectively, in door or rack mounted versions. Using a closed-loop system to recirculate and cool the cabinet interior, the systems deliver a constant supply of air. 20k-h continuous duty is assured in a wide range of environments with ambient temps up to 52°C. McLean Engineering Midwest, 9560 85th Ave N, Maple Grove, MN 55369. Circle 208 on Inquiry Card

2400-BIT/s MODEMS

Operating at 2400 bits/s 24 LSI Mark II modems provide a std range of push-button test features. Included are internal error, receive, and analog and digital loopback testing capability. Nine LEDs provide continuous indication of key EIA interface signals and modem status. Dial models are registered so that users can connect directly to switched telephone networks through standardized data jacks, without special access devices. Racal-Milgo, Inc, 8600 NW 41st St, Miami, FL 33166. Circle 209 on Inquiry Card

Plug bar code capability into your terminal.

Save engineering time and expense. Take advantage of Intermecc's years of expertise. The Intermecc Model 9200 is a completely designed bar code reader that's ready to integrate into your system. All the programming needed is on the card. Read the code of your choice: Code 39, Codabar, UPC or another popular bar code. The reliable RUBY WAND® Light Pen is included in the low, low price of under $400 in OEM quantities.

Features you'll get include bidirectional scanning, ASCII code transmission, and RS-232-C interface with dual connectors for operation with other devices. Parallel data interface boards and custom communications protocol are available or can be developed to meet your exact requirements.

For more information, write or call: Interface Mechanisms, Inc. P.O. Box N Lynnwood, WA 98036 Phone (206) 743-7036

CIRCLE 118 ON INQUIRY CARD

CIRCLE 65 ON INQUIRY CARD
### PRODUCTS

#### OFFICE COMPUTER SOFTWARE/HARDWARE

Operating on System IV/90 processors with expanded memory, Multifunction Executive MFE/IV lets users independently perform data entry, COBOL processing, word processing, and interactive 3270 inquiry to an IBM 360/370 mainframe. Computer provides instant selectivity of any function up to 16 1920-char video displays. Software packages operate concurrently and independently under unit which allocates CPU and I/O resources to optimize system performance. Two added memory modules extend system capacity from 192k to 288k or 384k bytes. **Four-Phase Systems**, 10700 N DeAnza Blvd, Cupertino, CA 95014. Circle 210 on Inquiry Card.

#### FIBER-OPTIC, DUPLEX, LARGE BANDWIDTH LINK

Fully engineered, asynchronous TTL data link has a self-contained optical transmitter, optical receiver, and power supply in each end. Electrical signal input and output is through std BNC connectors. Users need only plug the system into ordinary wall current and connect electrical and optical cables. Transmission capability from dc to 10M bytes/s over distances up to 3000 ft (1 km) is built-in. **Valtec Corp**, West Boylston, MA 01583. Circle 211 on Inquiry Card.

#### HIGH SPEED TABLETOP PUNCH

P 8075/A runs at 75 char/s. Sprocket-fed for positive tape advance, punch is designed to reduce slippage with Mylar tape, giving positive punching and retraction of punch pins on 5- through 8-level data on 0.875 or 0.6875" (4.76- or 1.746-cm) wide paper or Mylar tape, resulting in cleaner perforations and a tape that reads better with less chance of roll slippage. Parallel or RS-232 interface is provided. **Digiltronics, Comtec Information Systems**, Inc, 53 John St, Cumberland, RI 02864. Circle 212 on Inquiry Card.

### MATRIX IMPACT PRINTERS

#### 7000 series units use a drive cam for the printhead which results in uniform char width at extreme ends of print line as well as increased MTBF.

Available in ticket printer as well as roll paper models, all units have multicopy capability with the print line capacity of 40 col (at 12 char/in). Ticket printer versions are available in 22-col models, 1- or 5-line document validation is optional on roll paper models. **LRC, Inc**, Technical Research Pk, Riverton, WY 82501. Circle 213 on Inquiry Card.

#### DOT MATRIX LIQUID CRYSTAL DISPLAY

An 8-digit 5 x 7 dot matrix, the SX147 has a 0.25" (0.64-cm) character height. Displays are 2.5" (6.4 cm) long and 0.5" (2.0 cm) high and can be stacked end-to-end or vertically to make larger displays. Power consumption is 16 mW typ. Other features include 20:1 contrast ratio, —10 to 80°C temp range, and 50,000-h expected life. Units are packed in DIPs and allow CMOS interfacing. **Crystaloid Electronics Co**, PO Box 628, Hudson, OH 44236. Circle 214 on Inquiry Card.

### DOT MATRIX IMPACT JOURNAL PRINTER

Model 512, a serial-entry dot matrix printer, prints 3 lines/s on 40-col lines. Heads are warranted for 100M char continuous duty. Mechanism life is guaranteed for 5M print lines. The unit produces the 64-char ASCII set on 3.5" (8.8-cm) wide, friction-fed, fanfold or rolled paper, inked by ribbon or impact paper. Measuring 6 x 7 x 9.6" (15 x 18 x 24.4 cm), the unit is lightweight and can be stacked end-to-end or vertically to make larger displays. Power consumption is 16 mW typ. Other features include 20:1 contrast ratio, —10 to 80°C temp range, and 50,000-h expected life. Units are packed in DIPs and allow CMOS interfacing. **Crystaloid Electronics Co**, PO Box 628, Hudson, OH 44236. Circle 214 on Inquiry Card.

#### DOT MATRIX IMPACT JOURNAL PRINTER

Model 512, a serial-entry dot matrix printer, prints 3 lines/s on 40-col lines. Heads are warranted for 100M char continuous duty. Mechanism life is guaranteed for 5M print lines. The unit produces the 64-char ASCII set on 3.5" (8.8-cm) wide, friction-fed, fanfold or rolled paper, inked by ribbon or impact paper. Measuring 6 x 7 x 9.6" (15 x 18 x 24.4 cm), the unit is lightweight and can be stacked end-to-end or vertically to make larger displays. Power consumption is 16 mW typ. Other features include 20:1 contrast ratio, —10 to 80°C temp range, and 50,000-h expected life. Units are packed in DIPs and allow CMOS interfacing. **Crystaloid Electronics Co**, PO Box 628, Hudson, OH 44236. Circle 214 on Inquiry Card.

### AED interfaces and drivers

Interfaces with both diagnostic and software drivers are available from AED for most popular minicomputers, including: RT-11 (Unibus), RT-11 (Q-bus), BS-8 (Omnibus), Nova/ Eclipse, Vax, and many more!

#### Advanced Electronics Design

440 Potrero Ave, Sunnyvale, CA 94086
Telephone 408-733-3555

Our floppy disk controller.
Your drives.

The field-proven reliability of AED's floppy disk controllers have long been established. Now you can have this same reliability in a driveless form and buy your own choice of disk drives directly from the manufacturer at lowest OEM prices. Drive interface electronics are supplied together with the AED controller for any of the following makes: Shugart SA800-2R and SA850-2R; Memorex 550; and Pertec FD410 and FD510. And for a nominal fee, AED will test and integrate your drives, or train your technicians to perform all test procedures. The AED cabinets are available in either two-drive or four-drive configuration, and supplied complete with electronics, power supply, diagnostics and software drivers, and all drive cables. AED guarantees each unit with a 90-day written warranty. Price of a two-drive cabinet with PDP-11 interface, in quantities of 100 or more per year, excluding drives and drive integration costs, is $1,818.

---

Your Inquiry Card...
Circle 216

HERMAPHRODITIC RACK AND PANEL CONNECTORS

Series 8027 2-piece I/O connectors use the company's Varicon™ hermaphroditic contacts in the same type insulators; they mate with themselves. Shrouded insulator design assures contact protection; center jackscrew assures fast mating, unmating, and locking. Series has 15-A rating with #14 to 16 AWG wire. Connectors include 30 contacts and withstand voltage of 2500 V rms at sea level. Applications cover electrical power distribution and control equipment, and power circuits of computer mainframes and peripherals.

Elco Corp, a Gulf + Western Manufacturing Co, 2250 Park Place, El Segundo, CA 90245.
Circle 216 on Inquiry Card

Circle 217

MASS STORAGE OPERATING SYSTEM

MSOS II operating system for DEC NOVA or NOVA emulating computers supports from 1 to 9 mass storage devices, high speed reader and punch, line printer, and system console in any combination. Unit is suited to applications program development and file management. System resident software occupies 350 words; overlays occupy an additional 1800 words during execution of system commands. Std system includes editor, relocatable assembler, linker, and extended BASIC. Rela Systems, Inc, 303 Canyon Blvd, Boulder, CO 80302.
Circle 217 on Inquiry Card

Circle 218

DISC CONTROLLER

Fully software and media compatible with DEC PDP-11, complete subsystems, including a selected disc drive or controller only with cable, are equivalent to the DEC RK65 disc system. When software compatibility is not required, the model 14XX controller will interface up to 4, 10M-byte dual-disc drives, either 5440 or 2315 system (40M bytes total online storage). Controller is supplied with a system unit suitable for installation in the PDP-11 computer chassis. Rianda Electronics, Ltd, 2535 Via Palma, Anaheim, CA 92801.
Circle 218 on Inquiry Card

Circle 220

I/O PROCESSING BOARD

General-purpose board APU100 with onboard 8080 processor provides a high performance interface to std S-100 bus. Unit operates asynchronously with the computer system's CPU, transfers information in full DMA, and uses bus system clock to provide internal timing for system synchronization. All 8192 bytes of dynamic RAM operating at 300-ns access time are used for file management I/O programs and buffering; 1024 bytes of 2708-type EPROM storage are used for device initialization routines. Extensys Corp, 380 Bernardo Ave, Mountain View, CA 94040.
Circle 220 on Inquiry Card

Circle 211

Solve your security problems with OAK's complete line of KEYLOCK AND KEY SWITCHES

Logic to 38 amps, UL recognized

ANTI-STATIC keylock switches, logic level and rated to 4 amps, protect equipment against static discharges to 20,000 volts.

HIGH AND LOW POWER key and keylock switches are available from 2 to 12 positions in almost any switching combination or power requirement.

Many types are stocked by Oak distributors. Call or write for additional information.

Circle 121 for Information.
Circle 122 for a Salesman Call.

PDP-11 BUSINESS SOFTWARE COMPILER

Developed as a feature of the DIBEX operating system, compiler enables users to program in, or to utilize existing DIBOL™ routines. Compiling and editing can be carried out at any or all terminals while the user continues to run his business applications on 3, 4, or more other terminals. Operating system and compiler are fully compatible with DEC documentation and programs written in DIBOL. Information Access Systems, Inc, 1140 Bloomfield Ave, West Caldwell, NJ 07006.
Circle 219 on Inquiry Card

Circle 163 ON INQUIRY CARD

Vemaline products A Division of Ostby and Barton
487 Jefferson Boulevard, Warwick, Rhode Island 02886 (401) 739-7600
a line of excellence
8-DIGIT LED DISPLAY MODULE

An 8-digit, with right-hand decimal point, red LED display, 600 series features a 0.6" (14-mm) high char. Designed for common-cathode multiplex configuration at low power consumption levels, unit is suitable for battery operation and portable applications. Typ operating conditions are -20°C to 70°C. Peak wavelength is 630 nm. Power dissipation at 25°C is typ 620 mW/digit. Operating temp range is -20 to 70°C. OCPA Div of IDS Inc, 330 Talmadge Rd, Edison, NJ 08817. Circle 221 on Inquiry Card

TELEPRINTER UNIVERSAL PARALLEL INTERFACE

Model 40 interface generates a universal handshake routine, permitting line printers having similar operations specs to be replaced with the Teletype® model 40. Capable of using a buffered serial interface, device permits a serial data flow in TTL, EIA, or 20-mA current loop modes, and use of the line printer as a remote peripheral receive only unit. Printer motor is either manually or automatically controlled. Tel-Tex, Inc, 3203 Audley St, Houston, TX 77098. Circle 222 on Inquiry Card

DIRECT-CONNECT AUTO ANSWER MODEM

A half/full-duplex, Bell compatible modem for automatic answering of a computer callup interfaces to 2-wire dial network through 97A or 97B jack; DAA is not required. P-113D is connected to the switched network in programmable, fixed loss, or permissive modes. Specs include a 0- to 300-bit/s serial binary asynchronous data format; -3 to -12-dBm transmit levels; -48-dBm receiver sensitivity; and FSK modulation. Mark and space frequencies are 2225 and 2025 Hz ±1%. Prentice Corp, 795 San Antonio Rd, Palo Alto, CA 94303. Circle 223 on Inquiry Card

CASSETTE CLEANER

Model 100 allows for easy Phillips® style cassette maintenance by using a long lasting blade which removes partially imbedded or surface particles of foreign contamination. Cleaner also uses a cleaning/conditioning solution and pad which removes oils and sub-micron size particles from tape surface and also condition tape for error-free operation. Unit measures 10 x 8 x 5" (25.4 x 20.3 x 12.7 cm) and weights <10 lb (4.5 kg). Innovative Computer Products, 18960 Oxnard St, Tarzana, CA 91356. Circle 224 on Inquiry Card

OPEN FRAME, LOW VOLTAGE POWER SUPPLIES

Series of std power supplies includes 15-, 30-, and 60-output units, all UL recognized per 478. SOLV 15 is equipped with overvoltage protection circuit, which is optional on the 30 and 60 units. Availability factor ranges from 5 V, 12 A to 48 V, 2 A. Features include isolated outputs for positive or negative protection; full rated output from 0 to 55°C, precision IC regulation, remote sensing programming, and foldback current limiting. Elpac Power Systems, 3131 S Standard Ave, Santa Ana, CA 92705. Circle 225 on Inquiry Card

18-COL SERIAL INPUT PRINTER

DM300 series input is available in serial form at TTL levels in BCD code. An internal shift register is provided, and input is stepped through the register on receipt of a clock or strobe signal. Column blanking is easily done for mating purposes. The units provide 3 lines/s, up to 18 col. Print drums come with 13 positions/col and can print 40 different char and numbers. Print motor drum operates either continuously or on demand. Timing circuits are built-in. Keltron Corp, 225 Crescent St, Waltham, MA 02154. Circle 226 on Inquiry Card

Our floppy disk subsystem. Complete.

AED's field-proven floppy disk subsystem comes complete with electronics, power supply drive interface and up-to-4 drives integrated in one RETMA cabinet. (Dual-drive cabinet shown above.) Interfaces with diagnostics and software drivers for a variety of popular minicomputers are immediately available. Thousands of these units are presently operating in both OEM and end-user systems, at a price/performance ratio that is the best in the industry. And AED provides your choice of double (MFM) or standard (FM) density programmable formatters; single or dual-head drives and interface electronics; and two or four-drive cabinet configurations for either chassis slide or desk top mounting. Complete system responsibility is assured by AED, and all units are delivered with a written 90-day warranty. Price of a single-drive, single-head system with POP-11 interface as shown, in quantities of 100 or more per year, is $2440.

AED interfaces and drivers

Interfaces with both diagnostic and software drivers are available from AED for most popular minicomputers, including: RT-11 (Unibus), RT-11 (Dibus), OS-8 (Omnibus), Nova/Eclipse Variants, Interdata, and many more!

Advanced Electronics Design
440 Potrero Ave., Sunnyvale, CA 94086
Telephone 408-733-3555

AED gives you more for your mini
DAISY WHEEL PRINTER
A letter-quality unit designed for use with microcomputer systems, printer operates under control of an internal microprocessor and communicates with host microprocessor over a high speed asynchronous parallel interface, printing bidirectionally at 45 char/s. Carriage can be positioned left or right in increments of 0.008" (0.211 mm) and platen can be rolled forward and backward in steps of 0.021" (0.529 mm). 28 type styles are available on plastic and metal wheels. Algorithmics Inc, Box 56, Newton Upper Falls, MA 02164. Circle 227 on Inquiry Card

ASYNCHRONOUS LINE DRIVER
The "zero downtime" limited distance ALD is comprised of a single unit housing two asynchronous line drivers. One driver remains in a ready state as an on-site backup unit while the other is in operation. Conforming to Bell spec 43401 and using an EIA RS-232-C or 20-mA interface, 4 standalone or rack-mounted units feature 0- to 9600-bit/s asynchronous transmission, 2-wire half duplex or 4-wire full duplex, point-to-point or multidrop, and LED performance indicators. Ven-Tel, Inc, 2360 Walsh Ave, Santa Clara, CA 95050. Circle 228 on Inquiry Card

PROGRAMMABLE PULSE GENERATOR
Model 1012 features complete programmability through 3 rear panel connectors. Programming can be done by providing a ground closure or an open circuit in a std 8-4-2-1 BCD format. Repetition rate is from dc to 20 MHz, pulse width can be varied from < 40 ns to 9.99 ms, and amplitude range is from 0 to ±14.8 V depending on options selected. Units are available for rack mounting or as cabinet enclosed units. Velonix, div of Varian, 560 Robert Ave, Santa Clara, CA 95050. Circle 229 on Inquiry Card

SPLIT-SCREEN ILLUMINATED PUSHDOWN SWITCHES
All electrical and mechanical options of the company's 554 series are offered by the 330 and 331 series, which have the same mounting and back of panel dimensions. They use two incandescent lamps and provide a horizontally (330) or vertically (331) split display to maximize display and legend information. The T-1½ lamps, available for from 5 to 28 V, can be energized together or by separate circuits. Models are available for panel or snap-in bezel mounting. Dialight, a North American Philips co, 203 Harrison Pl, Brooklyn, NY 11237. Circle 230 on Inquiry Card

About to go over the edge in your search for a line of high-powered, fan-cooled switchers?

For a full-line catalog, write or call:
401 Jones Rd., Oceanside, CA 92054, (714) 757-1880

power supplies from acdc electronics
We made a science out of boredom.
AC POWER CONDITIONER
Voltector series 5 provides both common and transverse mode protection against rf noise and destructive surges, spikes, and transients that enter a building on the primary power line. The unit is equipped with a green pilot light to indicate "ready." It limits 2500-V spikes to safe levels. Internally fused, the device is rated 5, 10, 15, and 20 A at 120 V, from 50 to 400 Hz. Pilgrim Electric Co, 29 Gain Dr, Plainview, NY 11803.
Circle 232 on Inquiry Card

MAGNETIC TAPE CLEANER
Dual 200 features double cleaning efficiency by incorporating 2 patented self-sharpening cleaning blades in 1 machine, providing 4 separate cleaning phases during each cycle. Cleaner also offers LED footage counter to record exact footage between EOT and BOT markers, simplified solid-state electronics design ensuring reliable continuous operation, straight-line tape loading path for efficient operation, and heavy-duty construction. Data Devices International, 6301 DeSoto Ave, Woodland Hills, CA 91367.
Circle 233 on Inquiry Card

ADC POWER SUPPLIES
Offered for PC or chassis mounting, packages have all voltages required for powering A-D converter modules in 1 miniature supply. They provide ±15 or ±12 V at 100 mA and 5 V at 500 mA. Specs include operating temp from −25 to 71°C and line voltages of 100, 115, or 220 Vac at 50 to 400 Hz. Size of supplies is 1.25 x 2.5 x 3.5” (3.175 x 6.4 x 8.9 cm); units weigh 18 oz (0.5 kg). Calex Mfg Co, Inc, 3305 Vincent Rd, Pleasant Hill, CA 94523.
Circle 234 on Inquiry Card

THUMBWHEEL SWITCHES WITH LED LIGHTING
Available with direct solder or optional PC mount terminations, digital mini-switches feature snap-together assembly. Recessed 43000 series is interchangeable with most 0.500" (12.7-mm) switches; 44000 (frontmounted) and 43000 (rearmounted) are interchangeable with 0.315" (5-mm) switches. All have 10 standard positions and an operating life of >1M detent operations at 25°C. Available in red or clear lighting, LED lights only the number on the dial. The Digitran Co, div of Becton, Dickinson and Co, 855 S Arroyo Pkwy, Pasadena, CA 91105.
Circle 235 on Inquiry Card

6-DIGIT SYNCHRO ANGLE INDICATOR
Converting synchro or resolver signals to BCD and displaying them with 6 digits to an accuracy of ±0.03 deg or with 6 digits to ±0.005 deg, the SR-103 automatically adjusts to signal voltage levels of 10 to 100 V and reference levels of 10 to 150 V without switching. Carrier frequency range is broadband 47 to 1000 Hz and signal-to-reference phase shift can be as much as ±50 deg. The half-rack wide instrument can be programmed by logic levels applied to the rear connector. ILC Data Device Corp, Airport International Plaza, Bohemia, NY 11716.
Circle 236 on Inquiry Card

Our electronics & power supply. Kit form.

If you wish to purchase high performance floppy disk subsystem electronics, select your choice of popular floppy disk drives, and mount them together in your own drive cabinet, AED has the answer for you. Our floppy disk kit—with fully tested controller, drive interface, computer interface and power supply! This is AED's lowest basic-cost configuration, and comes complete with a control panel comprising drive-select switches, status and drive activity lights, IPL (bootstrap) switch, INIT (initialize format enable) and WP (Write Protect drive D) switches. The kit also includes AED formatter and quad-drive electronics boards, compact triple-output power supply, interface cards and all interconnecting cables. Plenty of power left over for your microprocessor and I/O boards!

Price for the complete kit as shown is $1,644 for quantities of 100 or more per year.

Advanced Electronics Design
440 Potrero Ave., Sunnyvale, CA 94086
Telephone 408-733-3555

AED}

CIRCLE 125 ON INQUIRY CARD
SWITCHING MATRIX
WITH IEEE-488 INTERFACE

Capable of switching stimuli and measuring instruments to units under test from any IEEE-488 controller, series 56A matrices are designed with a mainframe and plug-in modules. Mainframe has all necessary logic to interface directly with any 16-bit I/O bus. Different modules allow signals including high frequency, low level, or high current to be switched. Each module has 20 crosspoints so that systems from 20 to 10,000 crosspoints can be formed. A D Data Systems, Inc, 200 Commerce Dr, Rochester, NY 14623. Circle 237 on Inquiry Card

VARIABLE CONSTANT
CURRENT POWER SUPPLIES

AV-100 is a line-powered (110 V, 60 Hz), short-circuit proof, metered (output current) unit that provides a variable constant current output in the range of 10 to 50 mA to a load voltage in the range of 0 to 100 V. -101 is identical except that it requires a 15 Vdc input. -102 is a miniaturized version requiring a 115-Vdc input. Avtech Electrosystems, Ltd, PO Box 11426 Sta H, Ottawa, Ontario, K2H 7V1 Canada. Circle 238 on Inquiry Card

LOW PROFILE
PUSHBUTTON SWITCH

Lighted switches are available in 0.5" (1.27 cm) square or 0.5 x 0.75" (1.27 x 1.91 cm) rectangular sizes, with mounting design. Series 20 miniature models are packaged in unitized housing, combining 0.625" (1.588-cm) dia round switch body with square or rectangular bezel and interchangeable filter/lens. High performance internal circuitry, low bounce, and 21 std multiple-switching functions (spst-dpdt) are provided in 30/115-Vac, 2-A resistive, 1-A inductive models. Electro-Mech Components, Inc, 1826 N Floradale Ave, South El Monte, CA 91733. Circle 239 on Inquiry Card

DUAL MODE LOGIC PROBES

LP313 offers 2-MΩ, 12.5-pF input impedance and has a 5-ns, 200-MHz response, making it ideal for use with microprocessors. A 3-color LED display and compact packaging make this TTL/CMOS probe easier to use with hard-to-reach chips. Pulses are stretched to 100 ms and displayed by a transition LED, or may be latched-on using memory. Signal input overload protection is ±100 Vdc or 115 Vac continuous, 250 Vdc or ac for 30 s. Logical Technical Services, 71 W 23rd St, New York, NY 10010. Circle 240 on Inquiry Card
HARDWARE PRINTER SWITCH
Users of the company's System I and II word processing equipment can maintain system throughput while reducing costs with a printer switch that allows 2 typists to share 1 printer. System efficiency is improved when another typing station is linked to the same under-utilized, output printer. The electronic switch and all required cabling typically link 30-, 60-, and 55-char/s daisywheel printers. NBI Inc, 5595 E Arapahoe Ave, Boulder, CO 80303.
Circle 241 on Inquiry Card

FIBER-OPTICS DESIGNERS KIT
Containing an assortment of emitter and detector, splice, and polishing bushings; several sizes of connector ferrules; polishing plate; hand tool for terminating optic cable; and sample lengths of cable, kit accommodates most common sizes and types of fiber optic cables, emitters, and detectors. Enough components are included to house 25 emitters or detectors, make 5 free-hanging and 5 bulkhead mounted splices, and terminate 20 fiber-optic cables. AMP Inc, Harrisburg, PA 17105.
Circle 242 on Inquiry Card

STATUS/ALARM SYSTEMS
Combining RS-232/V.24 jack sets and status and alarm displays in one assembly, DPS-3-1 and -2 data patch status/alarm systems consist of 16 channel modules including a power supply module. Each module accommodates the full EIA RS-232/V.24, 25-conductor interface. Major control leads (RTS, CTS, TD, RLSD, and RD) are monitored with indicator LEDs. One may also be connected to an alarm. Power module status is displayed on an additional lead. Atlantic Research Corp, 5390 Cherokee Ave, Alexandria, VA 22314.
Circle 243 on Inquiry Card

HIGH DENSITY CARTRIDGE DRIVE
Designed to load and unload fixed discs, the "Funnel" cartridge tape drive offers a cost-effective approach to removable media to back up fixed discs. Featuring 4-track serial recording, the device utilizes a 300-ft (91-m) cartridge, recording at 6400 bits/in (2520/cm) in MFM or other high density code for a 11.5M-byte capacity. Data transfer rate is 192k bits/s. Four units can provide over 46M bytes of online storage in a 7" (17.8-cm) panel. Data Electronic Inc, 370 N Halstead St, Pasadena, CA 91107.
Circle 244 on Inquiry Card

HIGH RESOLUTION GRAPHICS BOARD
Fully compatible with any S-100 bus computer, board operates in one of two modes: digital output or 16-level gray scale. It requires 8 Vdc and a min of 8k RAM and will produce digital graphic displays of 256 x 240 screen elements or 128 x 120 gray scale elements. Video output conforms to RS-170 and will interface to std raster scan monitors. Memory remains available for general use when not being used for graphic display. Vector Graphic Inc, 790 Hampshire Rd, Westlake Village, CA 91361.
Circle 245 on Inquiry Card

Mass storage for your DG CPU, under $7000.*
And that includes the controller.
Our Reflex® Winchester type disc drive will give you up to 63 megabytes of unformatted data storage. With immediate delivery.
Controllers are available from MiniComputer Technology and Xylogics. If you already have an SMD interface, we're compatible.
We'll show you how to put together the whole package for less than $7000. Right now. Contact one of our local sales offices or the Director of Peripheral Sales, Microdata Corporation, 17481 Red Hill Avenue, P.O. Box 19501, Irvine, CA 92713. Telephone: 714/540-6730. TWX: 910-595-1764.
*Quantity ten price for disc drive and controller.
DATA TRANSMITTER
Replacing Bell Telephone's 401A/E, the 1880, used in manual call originating mode only, serves as the link between the IBM 1001A data transmission system and IBM 24/26 card punch. Retaining all electrical characteristics of the Bell units, the transmitter operates on commercial power. Housed in a tabletop unit, the device measures 2 x 12 x 6" (5 x 30.5 x 15 cm). Tuck Electronics, 4409 Carlisle Pike, Camp Hill, PA 17011.
Circle 246 on Inquiry Card

SUCCESSIVE APPROXIMATION A-D CONVERTER
ADC593-12 operates in 3.5-µs (typ) and 4.0-µs (max) conversion time, and provides an accuracy of ±0.0125% in digitizing analog signals. A 250-kHz throughput rate is guaranteed. Four selectable input ranges and three digital output codes provide versatility. Gain tempco is ±30 ppm/°C. Differential linearity of ±1/2 LSB is monotonic over the 0 to 70°C temp range. The unit is complete with a precision thin-film D-A converter, clock, comparator, reference, and successive approximation register.
Hybrid Systems Corp, Crosby Dr, Bedford, MA 01730.
Circle 247 on Inquiry Card

COOLING FAN
Muffin® XL fan moves approximately 10% more cooling air at free delivery and works against roughly 50% higher static pressures, yet offers the same reliability as other models in the line. Designed for electronic applications including mini and microcomputers, fan operates at noise levels as low as NC-45 while producing up to 115 ft³/min (54.3 L/s) at free delivery. Unit measures 469" (119.1 mm) sq and 1.53" (38.9 mm) deep. Rotron Inc, Commercial Div, Woodstock, NY 12498.
Circle 248 on Inquiry Card

ENGINEERING & MANUFACTURING-DAYTON
NCR's Engineering & Manufacturing Division in Dayton, Ohio, develops and produces financial terminal products. The requirements of the systems business are constantly changing, providing unlimited opportunities for the creative individual.
Opportunities currently exist at all levels (Trainees to Project Leaders) for individuals possessing a background in the following areas:

**ELECTRICAL DESIGN ENGINEERS**
- Microprocessor Applications
- Digital & Analog Circuits
- Electrical Control Circuits
- Terminal Peripherals
- Familiarity with Microprocessor Programming Helpful

**SOFTWARE EVALUATION ANALYSTS QUALITY ASSURANCE**
- Design Analysis
- QA Certification
- Multi-tasking OS concepts
- 8080 Assembly Language
- COBOL Language

**PROGRAMMER/SYSTEMS ANALYST SOFTWARE DESIGN**
- Microprocessors
- Minicomputers
- Operating Systems
- Distributed Processing Systems
- Systems Constructors & Generators
- Communications Software
- 8080 Assembly Language
- COBOL Language

These positions require a BS in EE, CS or related discipline. We encourage responses from new graduates.

We invite you to be a part of our future in a rapidly changing and challenging industry. Please submit your resume and salary requirements to:

Mrs. Judith E. Chorazewicz
Engineering & Manufacturing—Dayton
Employment, CD-4
NCR Corporation
Dayton, Ohio 45479

An Equal Opportunity Employer

38.4G-BIT DISC SUBSYSTEMS
Incorporating 819-11 and -21 disc storage units and model 7639-21 and -22 single and dual access controllers, subsystems are designed for use with Cyber 176, Cyber 76, and 7800 systems. A fixed media device that records at 6000 bits/in on 40 disc surfaces, the -21 stores 4.8G data bits. -11, a 2.4G bit version can be upgraded in the field to a -21. Both subsystems transfer data between drive units and host computer at a rate of 37.2M bits/s. Control Data Corp, Box O, Minneapolis, MN 55440.
Circle 249 on Inquiry Card

SOLDERLESS BREADBOARD
EXP4B quad bus strip provides 4 rows of interconnected tiepoints, 40 tiepoints/row. Molded with tongue-and-groove sides, multiple strips can be assembled into larger arrays. Buses are provided for signal, power, and bias lines. Measuring 0.375 x 6 x 1" (0.95 x 15.2 x 2.5 cm), the strip has a vinyl insulated back which permits mounting anywhere without danger of shorting. Molded-in mounting holes facilitate permanent or semipermanent mounting to flat surfaces. Continental Specialties Corp, 44 Kendall St, PO Box 1942, New Haven, CT 06509.
Circle 250 on Inquiry Card
EXTENDED MEMORY CASSETTES

Containing 450 ft (137 m) of tape instead of 300 ft (91 m) and requiring no changes to cassette machine or system, cassette provides 50% greater capacity. A thinner Mylar tape with a special carbon coating assures recording accuracy. Tape has proved to have the same tensile strength as standard tape in tests which included a life test of more than 10,000 passes. Magnetic Information Systems, 415 Howe Ave, Shelton, CT 06484.
Circle 251 on Inquiry Card

MULTIPLE OUTPUT SWITCHING REGULATOR

DS series fully regulated dual, triple, and quad outputs total 800 W, and can range from 2 to 24 V and up to 80 A. A typical digital requirement of 5 V at 80 A, −5 V at 60 A, and 12 V at 5 A can be provided while still maintaining protection from overtemperature, overvoltage, overcurrent, and brownout conditions. Conservative power ratings are available at 50°C and in any mounting plane. All outputs remain within regulation at full load for one cycle after removal of nominal ac power. Switching Power, Inc, 19 Daell Lane, Centereach, NY 11720.
Circle 252 on Inquiry Card

REQUEST-TO-SEND SIGNAL EMULATOR

Switched network operation up to 4800 bits/s is possible with emulator which provides the necessary HDX interface protocol for passive terminals and computer ports. No secondary channel or modem slaving technique is needed. Normal operating procedures are maintained since there is no loss of data during RTS-CTS delay. The unit can interface with synchronous as well as asynchronous modems, and permits computer frontend to use a single dial-up connection to less active terminals. ComTech Systems Inc, 44 Beaver St, New York, NY 10004.
Circle 253 on Inquiry Card

16-PORT SERIAL I/O BOARD

With from 2 to 16 serial ports, the CA10-X features RS-232 and high speed synchronous interfaces which can be mixed in any combination. Communications transfer rate of each serial port is jumper-selectable from a crystal control clock circuit which will support operations from 75 to 19,200 baud asynchronous or 250K to 500K bits synchronous. All 16 ports can be jumpered to be continuously addressable memory or to be paged at the same address. Ohio Scientific, 1333 S Chillicothe Rd, Aurora, OH 44202.
Circle 254 on Inquiry Card

SHIELDED AND UNSHIELDED CABLE

Featuring a stranded tinned copper conductor with 0.010" (0.254-mm) color-coded 105°C PVC insulation manufactured to MIL-W-16878 D Type B, and UL Style 1061, unshielded cable is available either single or paired in AWG sizes 20, 22, 24, and has a gray vinyl jacket overall. Shielded cable has all these features plus a braided tinned copper shield. All items are UL listed under styles 2343 and 2344 for computer usage and are rated at 80°C, 300 V. Columbia Electronic Cables, 11 Cove St, New Bedford, MA 02744.
Circle 255 on Inquiry Card

SINGLE/MULTISTRIKE PRINTER RIBBONS

Multistrike ribbon, designed to reduce ribbon costs in high volume print environments, advances ½ char/strike. Each cloth ribbon is saturated with high density black ink which provides clear char impressions; total capacity is 200k char. Single-strike carbon ribbon offers crisp, high-density print quality which is resistant to chemicals used in offset reproduction. Char capacity is 46k. Both are added to the line of HyType II daisywheel printer supplies. Diablo Systems, a Xerox Co, 2450 Industrial Blvd, Hayward, CA 94545.
Circle 256 on Inquiry Card

Mass storage for your Interdata CPU, under $7000.*

And that includes the controller.
Our Reflex® Winchester type disc drive will give you up to 63 megabytes of unformatted data storage. With immediate delivery.
Controllers are available from MiniComputer Technology. If you already have an SMD interface, we’re compatible.
We’ll show you how to put together the whole package for less than $7000. Right now. Contact one of our local sales offices or the Director of Peripheral Sales, Microdata Corporation, 17481 Red Hill Avenue, P.O. Box 19501, Irvine, CA 92713. Telephone: 714/540-6730. TWX: 910-595-1764.

*Quantity ten price for disc drive and controller.

Sales Offices:
Atlanta: 404/252-9700
Boston: 617/862-1862
Chicago: 312/671-5212
Dallas: 214/387-3073
Los Angeles: 714/533-8035
New York: 516/328-8622
Philadelphia: 215/628-8699
San Francisco: 415/573-7461
Seattle: 206/457-0152
Tampa: 813/872-1557
Washington, DC: 703/620-3995

Microdata
OEM PERIPHERALS. A SIGNIFICANT DIFFERENCE.

For immediate need, circle 136 on Inquiry Card.
For information only, circle 137 on Inquiry Card.
AUTOMATIC LOGIC BOARD TESTER

Model 3700 offers automatic and processor-controlled pattern generation, up to 256 3-state bidirectional pins, programmable dual drive level and receiver threshold settings to ±20 V, and MHz pin execution rates under DMA control with optional 4k-pin memory. Hardware features a Z80 microprocessor, floppy disc storage up to 1.2M bytes, 24-line CRT with keyboard, and 32k RAM. Software includes interactive test program development and support programs. Systron-Donner Corp, Data Products Div, 935 Detroit Ave, Concord, CA 94518. Circle 257 on Inquiry Card

DC MOTOR

MB200 provides 0.1 hp and is especially suited for computer tape drives, laboratory instruments, and industrial process equipment. Design features include diamond-finished commutators made of hard drawn copper alloys, ceramic permanent magnets, and long life easily replaceable brushes. Motor brushes made of copper graphite offer a min of 5000 h of operation at 1000 rpm. Typ specs include 30-Vdc input with a speed of 5500 rpm at 20 oz-in (0.14 Nm) continuous rated torque. Dynetic Systems, Inc, 19128 Industrial Blvd, Elk River, MN 55330. Circle 258 on Inquiry Card

ELECTROSTATIC PRINTER/PILOTTER

Capable of producing C- and D-size drawings, the 5300 plots with a resolution of 5 mils (0.005″ or 0.127 mm) both horizontally and vertically at paper speeds of up to 0.72 in/s (183 mm/s) on 22″ (56-cm) wide paper. Online DMA interfaces are available for PDP-11, HP 2100 and 21MX, Nova and SuperNova, Eclipse, and IBM 360/370 computers. Offline operation is possible with IBM 360/370, Univac 1100 series, and CDC 6500, 7000, and Cyber series systems. Gould Inc, Instruments Div, 3651 Perkins Ave, Cleveland, OH 44114. Circle 259 on Inquiry Card

HIGH DENSITY WIREWRAP PANEL

Designed for high density packaging of DIPs, 323 series panels accommodate 60 ICs and measure 8.375 x 4.50″ (21.273 x 11.43 cm), 324 series handles 108 ICs and measures 8.375 x 9.700″ (21.273 x 24.636 cm), and 326 accommodates up to 200 ICs and measures 9.900 x 13.300″ (24.606 x 33.782 cm). All can be intermixed in one rack assembly to provide logical subdivision of functions. Interpin ground plane provisions of IC socket patterns insures high speed operation and high noise immunity. Mupac Corp, 646 Summer St, Brockton, MA 02402. Circle 261 on Inquiry Card

Hundred-Mega-Head

Second generation technology achieves unprecedented reliability in new 500 Series 40-column Dot Matrix Impact Mini-Printers:
- Guaranteed head life of 100 million characters continuous duty.
- Guaranteed mechanism life of 5 million print lines MCBF (mean cycles between failure).
- High printing speed: 3 lines per second (Bi-directional printing)
- Mini-size: No printer larger than 7″W x 10″D x 6″H.
- 500 Series comprises Model 522 2-stage 18-column receipt and 18-column journal with logo stamp, automatic receipt cut-off knife and 1-line validation capability; Model 542 40-column flatbed ticket or slip printer; and Model 512 40-column journal printer.
- Samples $245 each. Deliveries begin second quarter 78.
- Developed and manufactured by world-famous SHINSHU-SEIKI (under trade name Epson).
- Represented and backed by C. Itoh Electronics, Inc.—part of the 118-year C. Itoh & Co., Ltd. world-wide trading organization.
LSI DATA SET
Offering complete compatibility with the Bell 212A and with all Bell and Rixon 100-series data sets (103, 119), the T212A provides full-duplex serial data communications over the 2-wire DDD switched network at either 0 to 300 bits/s asynchronous or 1200 bits/s synchronous or char asynchronous. Originating speed selection is made via a front panel switch, or the terminal interface. At the answering station, the device automatically adjusts to the speed of the originating station data set. Rixon Inc, 2120 Industrial Pkwy, Silver Spring, MD 20904.
Circle 262 on Inquiry Card

GRAPHIC DATA TERMINAL
Intecolor 8001G, a 48-line by 80-char/line display system has a complete graphics package (160 x 192 grid area), 19" (48-cm) screen with 8-color foreground and background, a set of 64 ISA char, all editing functions, and an industrial type keyboard with cursor control and color cluster. Baud rate is selectable to 9600; RS-232-C connection is provided. Graphic software allows users to plot bar graphs in both horizontal and vertical directions, and to plot lines, points, and vectors. Intelligent Systems Corp, 5965 Peachtree Corners E, Norcross, GA 30071.
Circle 263 on Inquiry Card

MINIATURE EXTENDED RANGE POLYESTER CAPACITORS
SMMKO metalized-polyester capacitors intended for PC board or hand wiring, have radial leads at 0.3" (7.5-mm) std DIP spacing. Solvent resistant molded case is SE-0 flame rated. Capacitance ratings range from 0.001 to 0.1 mF with 10% and 20% tolerances std. Working voltages are 100 Vdc and 63 Vac. Devices have a low loss factor, op temp range of −40 to 100°C, and excellent mechanical integrity. Seaco Inc, 598 Broadway, Norwood, NJ 07648.
Circle 264 on Inquiry Card

COMPACT CRT TERMINAL
TTY compatible model 400E, using the company's Smart Monitor, is the size of a std 15" (38-cm) monitor, measuring 15 x 14 x 13.6" (38 x 35.5 x 34.5 cm) plus keyboard. 2000-char memory is std. Display format is 24 lines x 80 char with an additional line of memory that can be accessed in roll or scroll mode. 72-key detachable keyboard generates the full 128-char ASCII set, and has a separate numeric pad and individual cursor control keys. Ann Arbor Terminals, Inc, 6107 Jackson Rd, Ann Arbor, MI 48103.
Circle 265 on Inquiry Card

SUPER BRIGHT LEDS
Variable terminal spacing is possible with UB181 series LEDs which replace unbased incandescent. This allows for LED placement on PC boards where holes are up to 0.625" (1.588 cm) apart. Drive current is 20 mA. They put out typically 50 (red), 35 (amber), and 24 mcd (green), with clear tinted encapsulation. Operation is either pulsed or continuous for at least 10 yr at 20 mA. LEDs are available with built-in resistors for voltages from 2.4 to 28 Vdc. Data Display Products, 303 N Oak St, Inglewood, CA 90301.
Circle 266 on Inquiry Card

PDP-11 COMPATIBLE 32-WORD ROM
ROM11-32 contains 32 16-bit words and is functionally equivalent to the DEC detergent p/ROM. Configured around two fusible link 32-word by 8-bit type 8223 p/ROMs, memory system is mounted on a quad board that plugs directly into one DD11 small peripheral controller slot in the CPU, and operates from existing 5-V power supply. Access time is 100 ns. A combination of units (up to 8 max) can be used. Computer Extension Systems, Inc, 17311 El Camino Real, Houston, TX 77058.
Circle 267 on Inquiry Card

Mass storage for your DEC CPU, under $8000.

And that includes the controller.
Our Reflex* Winchester type disc drive will give you up to 63 megabytes of unformatted data storage. With immediate delivery. Controllers are available from Xylogics and Xebec. If you already have an SMD interface, we're compatible.
We'll show you how to put together the whole package for less than $8000. Right now. Contact one of our local sales offices or the Director of Peripheral Sales, Microdata Corporation, 17481 Red Hill Avenue, P.O. Box 19501, Irvine, CA 92713. Telephone: 714/540-6730. TWX: 910-595-1764.

*Quantity ten price for disc drive and controller.

Microdata
OEM PERIPHERALS. A SIGNIFICANT DIFFERENCE.

Sales Offices:
Atlanta: 404/252-9700
Boston: 617/822-1962
Chicago: 312/671-5212
Dallas: 214/387-3073
Los Angeles: 714/533-9035
New York: 212/369-8622
Philadelphia: 215/628-8699
San Francisco: 415/573-7461
Seattle: 206/455-0152
Tampa: 813/872-1557
Washington, DC: 703/620-3995

For immediate need, circle 138 on Inquiry Card.
For information only, circle 139 on Inquiry Card.
**PRODUCTS**

**COVERED DC POWER SUPPLIES**

Designed for computers, microprocessors, and industrial applications, CPS series has anodized aluminum covers. Features include terminal strip connection, and voltage and current limit adjustment. Specs are 115/230 Vac input, with 47- to 440-Hz frequency. Line and load regulations are ±0.1% with 0.1% typ ripple. Units have foldback type current limiting for short-circuit protection, and response time of 50 ms. Available in 29 models from 30 to 500 W, supplies cover 5- to 48-V range.  


**MULTIPLE OUTPUT SWITCHING POWER SUPPLY**

Model BD436 ac-dc switcher provides ±10% adjustable output voltages of 5, 12, and −5 Vdc at rated currents of 50, 10, and 1 A, respectively. All outputs may be loaded from 0 to 100% of rated current. The device accepts 93 to 126 Vac for 115-Vac inputs, or 176 to 253 Vac for 230-Vac inputs. Regulation band limits provide outputs within ±1.5% of the voltage setting when subjected to input voltage and line frequency variations, temp range of from 0 to 55°C, and static load current variations.  

*Powertec, Inc, 9168 DeSoto Ave, Chatsworth, CA 91311. Circle 269 on Inquiry Card*

**uP-CONTROLLED LRC METER**

Model 296, with either 10- or 20-kHz test frequency combined with 120 Hz or 1 kHz, helps test for low equivalent series resistance (ESR) at operating frequency. Meter is controlled by programmable calculator or special program to provide simultaneous display of 2 different frequency measurements. Usable as benchtop tester or for sorting when interfaced with high speed automatic parts handler, wide range meter tests ESR over a range of 0.01 MΩ to 1.2 MΩ. Capacitance measurements to 2 F are possible at the 120-Hz test frequency.  

*Electro Scientific Industries, Inc, 13900 NW Science Park Dr, Portland, OR 97229. Circle 270 on Inquiry Card*

---

**Nu Syn® EFFICIENT SOLUTION TO YOUR MOTION CONTROL PROBLEM**

**WHATEVER YOU NEED - WE'VE GOT IT!!** AND THAT INCLUDES STEPPING MOTORS WITH TORQUES THAT RANGE FROM 2.5 OZ. IN. UP TO 3,000 OZ. IN. WITH RESOLUTIONS FROM 4 STEPS/REV. UP TO 4,000 STEPS/REV. SPEEDS UP TO 100,000 STEPS/SEC. EVEN EHP MOTORS.

**CONTROLS** - FROM THE SINGLE DRIVER CARD TO MICROPROCESSOR CONTROL SYSTEMS. WE ALSO OFFER VARIABLE SPEED DRIVES, PRESET INDEXERS AND PROGRAMMABLE SEQUENCERS.

**DESIGN** - WE HAVE AN EXPANDING REPUTATION FOR SOLVING MOTION CONTROL PROBLEMS — WE'D LIKE TO HELP YOU WITH YOURS - EVEN THOUGH IT MAY BE ONLY ONE OF A KIND.

**NuSyn Stepping Motors**  
Highest torque to size ratio — Highest direct resolution. .45° to .05° per step with no external gearing. Zero backlash — true open loop operation.

**Interpolating Steppers**  
These models interpolate between 1.8° steps to a resolution of 18° or even 29°. Speeds to 200,000 steps/sec.

**NP Series — Permanent Magnet 1.8° steppers**  
Torque handling: 35 oz. in. to 3,000 oz. in.

**HRPM — High Resolution Permanent Magnet steppers**  
Fine angle steppers - 400 to 4,000 steps/rev. 0.9° step to 0.09° step (with our MSD drivers).

**EHPM (Electro-Hydraulic Pulse Motors)**  
These motors will handle torque loads ranging from 5 HP up to 40 HP. Resolutions from 200 to 4,000 steps/rev. Speeds up to 1,500 RPM.

Like to know more? Call today at (617) 745-7000 or write for our free literature.

---

**DMC Series Control Systems**  
Manual or remote control of any stepper - Index preset steps - Interface with computer.

**SMC Series Control Systems**  
Programmable controller for all stepper motors - Simple diode programming to fit your operation.

**DD Series Driver Cards**  
For driving any type of stepper. Interface with TTL pulses. Will operate motors without need of load resistors.

**ILA-1, SIP-2 Accelerator Cards**  
Connect between source of drive pulses and motor driver to provide automatic acceleration and deceleration of motor. TTL level pulses.

**MSD Driver Cards**  
To drive fine angle HRPM motors - up to 4,000 steps/rev.

**MESUR-MATIC**

50 Grove St, Salem, Massachusetts 01970

---

CIRCLE 140 ON INQUIRY CARD
COMPUTER-BASED NC PART PROGRAMMING SYSTEM

MICROAPT is a minicomputer-based hardware/software system with 30-char/s keyboard impact/printer. Functioning within the user's own facility, it features a modular design with 3- to 5-axis expandability to increase machine tool efficiency and reduce time and cost of programming and tape preparation. Error checks, diagnostics, and edit features are performed. The system supports FORTRAN IV, BASIC, and ALGOL, and includes floating-point hardware; it operates with the user's FORTRAN IV APT postprocessors or those from the company's library. System controller is the company's DPS-4000 tape preparation center; processor unit is a Data General Eclipse minicomputer with floating point hardware and 96k-byte memory. LeBlond NC Systems, 6761 Bramble Ave, Cincinnati, OH 45227. Circle 271 on Inquiry Card

60-TO 600-BAUD ACTIVE MODEM FILTERS

Family of fixed frequency, precisely defined bandpass filters have identical pinouts and packages. They operate from a single-ended 10- to 30-Vdc power supply. At filter center frequency, the 534 series has inverting midband gain of 0±0.5 dB. Fixed center frequencies are between 365 to 965, 1075 to 1875, and 2000 to 3600 Hz in 100-Hz increments for 35 std CCITT 60-baud models; between 420 and 3660 Hz in 120-Hz increments for 28 75-baud models; between 425 and 3655 Hz in 170-Hz increments for 20 110-baud units; between 480 and 3600 Hz in 240-Hz increments for 14 150-baud models; between 915 and 3315 Hz in 600-Hz increments for 5 300-baud models; and at 1815 Hz for 600-baud unit. Space and mark frequencies above and below selected center frequency are 25, 30, 42.5, 60, 120, and 240 Hz, respectively. Frequency Devices, Inc, 25 Locust St, Haverhill, MA 01830. Circle 272 on Inquiry Card

ASYNCHRONOUS DATA DISPLAY TERMINALS

For use in small business systems, computer timesharing, and with mini/microcomputers, VC404/Standard terminal features a detachable u/c keyboard, 1920-char display, data rates to 19.2k baud, cursor addressing, RS-170 composite video output, and transparent/tape mode switch to allow display of all 128 ASCII char. VC414/Editor display terminal is microprocessor-based and offers added features of char-by-char, line, or page mode transmission; line/char insert and delete; editing; horizontal tabs; format mode; protected data fields; multilevel video display; and line drawing capability. In addition, the VC424/Termulator adds polling capability and independent printer port. Volker-Craig Ltd, 266 Marsland Dr, Waterloo, Ontario N2J 3Z9, Canada. Circle 273 on Inquiry Card

NEW! holding brakes

Warner Electric also offers a new, complete line of electrically released, spring set brakes in a wide range of torque capacities, operating voltages and mounting configurations. Typical application use: spindle/disc brake for disc pack drives.

Send for catalog and technical information.

WARNER ELECTRIC Brake & Clutch Company
Beloit, WI 53511 • Telephone: 815/389-3771
**Products**

**CRT TERMINAL**

Model 4041B has Burroughs TD-830 std protocol, polling, and line discipline compatibility, and functions with std Burroughs network software with no modifications. Features include 2 pages of buffer (3840 char), 1920-char time keys, Miniterm modifications. Features include under- and overvoltage protection, phase and frequency synchronization, slow turn-on, and an input circuit breaker. Typ specs include input voltage of 22 to 32 Vdc, 42 to 54 Vdc, and 105 to 150 Vdc; and output of 115 Vac or 230 Vac. Nova Electric Manufacturing Co, 263 Hillside Ave, Nutley, NJ 07110. Circle 276 on Inquiry Card

**SWITCHING POWER SUPPLIES**

Designed for small computers and products utilizing nonvolatile memories, DS151 series features power fail signal which warns computer of a loss in primary ac power if a half-cycle failure occurs. This provides for storing program in nonvolatile memory, while energy flow continues during the transfer period (ms). Models are available in 5 V at 30 A, 12 V at 12 A, or 15 V at 10 A. Short-circuit and overvoltage-protected units operate within input voltage range of 100 to 130 Vac at a typ efficiency of 75%. Digital Power Corp, 2060 The Alameda, San Jose, CA 95126. Circle 276 on Inquiry Card

**2.5k-VA POWER INVERTER**

Pulse width modulated high efficiency systems delivering 90% at full load and better than 85% at half load, Taurus™ series inverters form the basic building block for 2.5k-VA frequency changers and uninterruptible power systems. Std features include under- and overvoltage protection, phase and frequency synchronization, slow turn-on, and an input circuit breaker. Typ specs include input voltage of 22 to 32 Vdc, 42 to 54 Vdc, and 105 to 150 Vdc; and output of 115 Vac or 230 Vac. Nova Electric Manufacturing Co, 263 Hillside Ave, Nutley, NJ 07110. Circle 276 on Inquiry Card

**IEEE-488 DATA BUS CABLES**

Featuring molded-on stackable 24-conductor male/female connectors, the 24-conductor general-purpose interface bus (GPIB) performs general interface management using 8 conductors, data byte transfer control using 6, data I/O with 8, and uses 1 each for logic and earth grounds. As many as 15 programmable devices having IEEE-488 interfaces may be interconnected simultaneously. Max transmission path is 20 m. Electrical specs include 5.2 ns/m time delay, 115 pf/m capacitance nom for single conductors and 116 pf/m nom for pairs. Belden Corp, Electronic Div, 2000 S Batavia Ave, Geneva, IL 60134. Circle 277 on Inquiry Card

---

**Little Printer, Big Performance.**

In your next min/micro computer system, you can have the same quiet, compact, reliable printer that has made the CDI MiniTerm series a proven winner.

CDI’s compact OEM thermal printer is lightweight (Q3 weighs only four pounds) and stepper-motor driven. There are no solenoids, ratchets or linkages to burn out or break. All solid state circuitry insures maximum performance . . . such as the more than 1,000,000 hours of operation already logged all over the world!

Find out more about CDI’s quiet, compact thermal printers — available as a mechanism or as a complete terminal package — especially for the OEM. The kind of engineering excellence you expect from CDI, a leader in compact terminal manufacturing.

The Q3 Thermal Printer . . . for the OEM building it into his system.

- Compact, only 4 pounds
- Upper/lower case printing
- Dual fonts (APL available)
- 80 column thermal printing
- Complete chassis includes print mechanism, paper handling, drive and control electronics, copy lamp assembly and paper

The Miniterm 1201 RECEIVE/O NLY TERMINAL . . . Ideal for CRT hardcopy output.

- Compact, super quiet for desk-top use
- 30 characters per second
- Sleek, modern styling complements any system and decor
- 96 character upper/lower case; fonts are interchangeable and user selectable
- Standard industry interfaces.

---

Circle 142 on Inquirey Card
DIGITAL DATA RECORDER
A portable solid-state recorder for data compression and editing has a storage capacity of up to 64 x 10^10 bits. The ASCII/IEEE interfaced ADASTOR™ recorder and associated readout device present a histogram analysis of stored data for CRT display or a hard-copy listing in seconds. For use in remote or mobile testing, the device has an operating temp range from -40 to 60°C, relative humidity from 9 to 95%. Power is supplied by internal long-life rechargeable batteries, allowing continuous operation for 80 to 1800 h; memory circuits maintain data in standby for min of 3 yr. Auxiliary power sources, including a solar cell panel, are available for unlimited continuous operation. Sun Systems, Inc, PO Box 182, Sun Valley, ID 83353.
Circle 278 on Inquiry Card

PARALLEL TRANSFER DISC DRIVE
The PTD-9300 disc drive offers an 8- or 9-bit parallel transfer capability and 300M-byte storage capacity for rapid processing of large amounts of data for OEM random access and wide bandwidth applications. The self-contained, single spindle, direct access storage unit utilizes a std IBM 3336 Mod 11-type removable disc pack containing 815 cylinders of 19 data tracks. The device provides the control unit with concurrent access to a group of disc tracks permitting simultaneous writing or reading of all tracks within the group; data transfer rates are up to 87M bits/s. Std configuration contains 2 groups of 9 tracks/disc cylinder. Both 4- and 6-track/group configurations also are available. Data interface is in NRZ format. Ampex Corp, 401 Broadway, Redwood City, CA 94063.
Circle 279 on Inquiry Card

TELEPRINTER INTERFACE
C/D-40 interface board allows the 300-line/min Teletype Corp model 40 printer to connect to a host computer or terminal that offers a Centronics or Dataproducts interface. Complete hardware/software transparency is provided. Self-contained device derives power from the printer when mounted within the cabinet. It may also be mounted inside the host system, allowing computer/printer separation via 2-wire pairs up to 2k ft (610 m). Std features include a 160-char FIFO buffer, selectable control char code conversion, parity selection, extended ASCII, and variable motor time out after last char received. Options are bell/alarm, elapsed time indicator, manual select switch, and programmable code converter. Innovative Electronic Systems, Inc, 15200 NW 60th Ave, Miami Lakes, FL 33014.
Circle 280 on Inquiry Card

NEW!
... the MSC-300

The MSC-300...now available in the same simple, trouble-free design as the other clutches in our MSC Series.
Size for size the PSI Magnetic Spring Clutch (MSC) offers considerably more torque than conventional electric clutches.

features:
- A complete package ready for immediate installation
- Low cost
- Availability of standard D.C. voltages
- Self-lubricating powdered metal parts
- Wide range of applications

also:
- Bore sizes up to 1"
- 3¾" maximum O.D.
- Torque ratings to 250 lb. in. (static)

PSI DIVISION
WARNER ELECTRIC
Brake & Clutch Company
P.O. Box 182, Sun Valley, ID 83353

Circle 143 on Inquiry Card
THE INCREDIBLE BEI DIVIDED CIRCLE MACHINE

FOR THE ULTIMATE IN ENCODER ACCURACY

BEI accuracy begins at our code generating device. The BEI Divided Circle Machine presently attains pattern section centerline to centerline absolute position accuracy of better than 0.3 second of arc! BEI's commitment to accuracy is evident in every aspect of encoder design. Check these features from our absolute position series:

- Non-ambiguous code formats
- Linear and nonlinear codes
- Reference amps compensate for variations in temperature and supply voltage
- Dual readout stations of Optical Resolver™ Series cancel effects of bearing eccentricity and shaft loading.

BEI Electronics, Inc.
Controls and Instrument Division
Little Rock, Arkansas

Exclusive manufacturers of the BALDWIN® encoder
1101 McAlmont Street, Little Rock, AR 72203
(501) 372-7351 TWX 910-722-7384

MULTICHANNEL ADC SAMPLE AND HOLD AMPLIFIER

Developed for use with the GM series of high speed A-D conversion systems, the model GMSH-4A amplifier combines hold aperture jitter (10 ns), droop (max of 1 mV over a hold period as long as 1 ms), and hold aperture duration (100 ns including interchannel scatter) to achieve 0.03% accuracy over the full range of input frequencies and signal amplitudes. The card can be used with a wide range of input signals. Input impedance is >10 MN; input voltage range and gain has unity gain at input voltage up to ±10 V; output voltage is ±10 V; and output impedance is <1 ohm. Std model accepts normal single-ended input signals with 1 side grounded. Differential input buffer amplifier is optional. Preston Scientific, Inc., 805 E Cerritos Ave, Anaheim, CA 92805.

Circle 282 on Inquiry Card

LAB MAG TAPE RECORDER/REPRODUCER

Bidirectional capability in 9 speeds is featured in the 3700E laboratory device to save time by recording data signals in the forward direction, then reproducing within all specs in reverse, with a fidelity of ±1 dB. Tracks may be recorded and reproduced simultaneously. Full phase adjustable equalization allows accurate analog data reproduction without phase distortion. Both 4- and 14-track versions function with tapes recorded at std, 1/2, or twice IRIG frequencies. Data signals over bandwidths from 100 Hz to 2 MHz can be handled at speeds up to 240 in (610 cm)/s. Serial and parallel enhanced-NRZ electronics record at any rate up to 3.5M bytes/s track. Bell & Howell, Datatape Div, 300 Sierra Madre Villa Ave, Pasadena, CA 91109.

Circle 283 on Inquiry Card
DUAL PROGRAMMABLE ELECTRONIC LOAD

A dual, 19" (48-cm) rackmounted version of the EL-750 load can verify dc power supply outputs as high as 1500 W. Operating in the constant resistance mode, the unit is used to test performance of dc power sources by static or dynamic resistance loading; in the constant current mode, it simulates the constant current discharge of batteries and capacitor banks. It can become an adjustable constant current supply in conjunction with a dc power source. Load current programming and dynamic loading can also be accomplished. Three internal fault indicators identify overtemps, overvoltage, or overcurrent, and load saturation (undervoltage) conditions. Max voltage is 50 Vdc, with min of 3 Vdc. ACDC Electronics, div of Emerson Electric Co, 401 Jones Rd, Oceanside, CA 92054. Circle 284 on Inquiry Card

COMPONENT LEVEL PORTABLE PC BOARD TESTER

With automatic guided-probing fault isolation and interactive programming, the portable service processor provides high speed testing on digital PC boards. Field test functions include exercising and simulating peripherals, programming p/ROMs and EAROMs, loading nonresident diagnostics, and testing communications channels. Hardware elements consist of a 400-ns processor with 2k words of ROM; 2k x 16-bit p/ROM; 32k bytes of RAM; and 3M mag tape cartridge drive for 2.5M bytes of storage. Also included are EIA RS-232 and V24 interfaces, LED and hardcopy displays, full alphanumeric keyboard, DMM, driver/sensor pin subsystem, probe, and fully programmable power supplies. System software is written in micro and macrocode, and higher level languages. Omnicomp, Inc, 5150 N 16th St, Suite 253, Phoenix, AZ 85016. Circle 285 on Inquiry Card

8k-BYTE CMOS RAM BOARD

The high density, low power 1814 module features an 8k-byte RAM with a 450-ns memory cycle which insures that it will run at CPU speeds. Built-in battery backup and charging circuitry retain information for min of 7 days. The module also provides for an external battery. Switch selectable write protect aids development and debugging. Modules may be used in the same SuperPac 180 series microcomputer system. Basic module has 4k bytes of RAM, with sockets provided for an additional 4k bytes. Base starting address is switch selectable; another switch allows disabling of the upper 4k bytes of RAM. A second version has a full 8k bytes of RAM installed. Process Computer Systems, Inc, 750 N Maple Rd, Saline, MI 48176. Circle 286 on Inquiry Card

Stepmotors

Warner Electric, the leading manufacturer of Variable Reluctance step motors, is unique in its capability to respond to the need for a single prototype design or the highest volume production requirement at competitive prices.

Applications include: printers • floppy disc drives • sorting machines • postage systems • photographic equipment • solar panels • paper tape drives • instruments & controls.

Warner VR motors feature high stepping rates, with accuracy within 1/2°, fast response and high torque-to-inertia ratio.

Standard design models are listed below.

<table>
<thead>
<tr>
<th>MODEL</th>
<th>STEP ANGLE</th>
<th>STEPS/REV.</th>
<th>HOLDING TORQUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SM-024</td>
<td>15°</td>
<td>24</td>
<td>35 to 140 oz. in.</td>
</tr>
<tr>
<td>SM-036</td>
<td>10°</td>
<td>36</td>
<td>30</td>
</tr>
<tr>
<td>SM-048</td>
<td>7.5°</td>
<td>48</td>
<td>170</td>
</tr>
<tr>
<td>SM-060</td>
<td>6°</td>
<td>60</td>
<td>750</td>
</tr>
<tr>
<td>SM-072</td>
<td>5°</td>
<td>72</td>
<td>60</td>
</tr>
<tr>
<td>SM-080</td>
<td>4.5°</td>
<td>80</td>
<td>750</td>
</tr>
</tbody>
</table>

ROTARY TO LINEAR MOTION TRANSLATION

Warner Electric can also provide a complete range of linear motion devices, high helix screws, ball bearing screws, acme screws and step motor/screw combinations.

Warner Electric
Brake & Clutch Company
Beloit, WI 53511 • Telephone: 615/389-3771

Write for catalog and complete technical specifications.

CIRCLE 146 ON INQUIRY CARD
DATA/VOICE COUPLING TRANSFORMERS
Hybrid, coupling, and impedance matching transformers meet part 68 FCC and telephone requirements for interconnecting to std telephone lines. Hybrids allow terminal to line interconnect; matching devices give proper subsystem performance. Units feature high potential insulation, balanced and split windings for broad frequency response, performance testing, low leakage current, and precision longitudinal balance. Hybrid parts are rated for 600-to-600 Ω split, and coupling/matching transformers are designed for 600:600 or 600:900. All are rated for 0-, 60-, 100-, and 120-mA dc unbalance. Holding coils are rated at 1.3 H, 100 mA dc, 180 Ω; 0.8 H at 25 mA dc, 225 Ω; and 0.8 H at 40 mA dc, 115 Ω. MagnetiCo, Inc, 182 Morris Ave, Holtsville, NY 11742. Circle 287 on Inquiry Card

IN-CIRCUIT PC BOARD TESTER
The 2270 functional test system performs cost-effective diagnosis of digital, analog, and hybrid PC board assembly faults through automatic electrical inspection. Solder shorts, opens, and wrong, missing, backwards, incorrectly seated, and out-of-tolerance parts are identified in a single pass and described in English by a printed board-repair message. Software generates 75 to 80% of the test program from table-formatted circuit topology descriptions. Interaction with the system during testing is through a relocatable keypad. The computer is an LSI-11 with floating-point math processing, ROM bootstrap loading, power up/down protection, and a 32k x 16 memory; 768k bytes of disc storage are included. Other features are an ASCII strip printer, 9" (23-cm) CRT display, and 4-line scanning. GenRad, Inc, 300 Baker Ave, Concord, MA 01742. Circle 288 on Inquiry Card

16-CHANNEL PROGRAMMABLE FILTER SYSTEM
Multichannel filter system 616 features programmable gain and cutoff frequency. Plug-in high and low pass Cauer filters in the 0.01-Hz to 150-kHz frequency range are offered with 80 dB/octave attenuation slopes; low pass, time delay filter is offered with linear phase response for use with pulse or transient waveforms. Unit has precisely controlled 6-pole, 6-zero elliptic filters with 0.1 dB pk-pk passband ripple; typ phase match between two channels is < 0.5 deg from dc to cutoff frequency. Interface options are for the GPIB, EIA RS-232-C or 20-mA current loop, and buffered I/O card. System is comprised of a plug-in control module and up to 16 filters in a 7" (18-cm) high rackmounting mainframe. Precision Filters, Inc, 303 W Lincoln, Ithaca, NY 14850. Circle 289 on Inquiry Card
Personal Computing Systems
Circle 300 on Inquiry Card

Flexible Disc Drives
Brochure highlights features and specs of four flexible disc drives, all having a max storage capacity of 6.4M bits and ferrite r/w heads. Pertec Computer Corp, Pertec Div., Chatsworth, Calif.
Circle 301 on Inquiry Card

Automatic Test Equipment
Booklet points out features, software, and stimulus and measurement modules for model 331 computerized ATE system with analog and digital capability. SIR Atlanta, Inc., Atlanta, Ga.
Circle 302 on Inquiry Card

Synchronous Mag Tape Systems
Tape transport specs, features, capabilities, and compatibilities are discussed in product catalog presenting Mini-, Midi-, and Maxidek magnetic tape transports. Digit-Data Corp, Jessup, Md.
Circle 303 on Inquiry Card

Generators and Synthesizers
Containing detailed specs for each function and waveform generator, and frequency synthesizer, catalog supplies short-form and comparison charts. Exact Electronics, Inc., Hillsboro, Ore.
Circle 304 on Inquiry Card

VMOS Power FETs
Literature consists of brochure, design catalog, and selector guide featuring data sheets, application notes, and design aids for line of VMOS power FETs. Siliconix Inc., Santa Clara, Calif.
Circle 305 on Inquiry Card

Data Communications’ Buzzwords
Total of 183 data communications and processing terms are defined in 1978 edition of booklet, with addition of words currently in common usage. Racal-Milgo, Inc., Miami, Fla.
Circle 306 on Inquiry Card

TWX/DDD Modem
Brochure details operation of model 4700 modem that replaces the Bell 101C data set, with features such as auto/answer, half-duplex switching, auto/answer back, and call abort timer. Omnitec Corp, Phoenix, Ariz.
Circle 307 on Inquiry Card

Planar Gas Discharge Displays
Tables of specs and operating conditions, diagrams, and photos illustrate catalog on raised cathode, screened image, and self-contained planar gas discharge modules and accessories. Beckman Instruments, Inc., Information Displays Operations, Scottsdale, Ariz.
Circle 308 on Inquiry Card

High Speed A-D Converters
Data sheet outlines 2813 family of ADCs with thruput rates to 1.33 MHz by presenting block and timing diagrams, operating specs, and connection and mechanical notes. Dynamic Measurements Corp, Winchester, Mass.
Circle 309 on Inquiry Card

Computer Compatible Interface Modules
Features and tables on MP-System 1000 digital voltmeters, timer counters, and logic distribution panels are included in data sheet giving information on modules for A-D and D-A interfacing. Pacific Photometric Instruments, McKeck-Pederson Instruments, Emeryville, Calif.
Circle 310 on Inquiry Card

Direct Reading Tape Programmer/Control Systems
Diagrams and photos in 8-pg booklet show configuration and operating characteristics of modification options, direct reading tape programmers, and custom-designed control systems. Industrial Timer Corp, Parsippany, NJ.
Circle 311 on Inquiry Card

Computer Network Interconnection
Report identifies barriers to interconnection and surveys solutions by offering organizational and technical background, bibliography, glossary, and listing of relevant data communications standards. Price of SD No. 003-003-01757-4 is $1.45. Superintendent of Documents, U.S. Gov't Printing Office, Washington, DC 20402.

With Dylon's new GPIB (IEEE-488) tape recorders, you can now transfer data directly from the Bus to ¼"magnetic tape. With NO interfacing. Just plug it in.

Once on tape, data may be transferred to your computer for analysis. Or it can be read back through the Bus to any GPIB—compatible minicomputer or calculator.

There's more. Much more. To find out how Dylon GPIB tape recorders can solve Bus-related recording problems in your data collection system, please call or write our director of marketing.

Dylon
The Dylon Corporation
3670 Ruffin Road
San Diego, California 92123
(714) 292-5584

CIRCLE 120 ON INQUIRY CARD
Image Processing
Illustrated brochure covers image enhancement, information extraction, and quantitative restoration for diverse areas of computer-aided scanning and writing techniques. Optronics International, Inc, Chelmsford, Mass. Circle 312 on Inquiry Card

Connectors
Featuring spec charts, catalog provides photos of application board mountings as well as line and dimensional drawings of Term-Aconn® series 1000, 2000, and 3000 miniature PC card and cable-to-cable connectors. Methode Electronics, Inc, Rolling Meadows, Ill. Circle 313 on Inquiry Card

LED Display-Microprocessor Interfacing
Application note 9A details methods of interfacing the model DL-1416 4-char LED alphanumeric display module with microprocessors such as the 8080, Z80, and 6800. Litronix, Inc, Cupertino, Calif. Circle 314 on Inquiry Card

Microprocessor-Controlled Display Subsystems
Self-Scan® displays, featuring microprocessor control, are explained in brochure that specifies how they reduce time required to design and build front-end circuitry. Burroughs Corp, Electronic Components Div, Plainfield, NJ. Circle 315 on Inquiry Card

Computer-Based Analysis
Application note discusses advantages and potential obtained by interfacing the TF 2370 spectrum analyzer to a computer's computational power and analysis. Marconi Instruments, Div of Marconi Electronics Inc, Northvale, N.J. Circle 316 on Inquiry Card

Precision Digital Voltmeter
Catalog exhibits graphically illustrated voltage and resistance specs and photos highlighting function and control of model 9577 7½-digit DVM. Guildline Instruments, Inc, Elmsford, NY. Circle 317 on Inquiry Card

Monitor Scopes/Meters
Application areas, detailed specs, and theory of operation are highlighted for monitor oscilloscopes, meters, and tape recorder analyzers in a short-form catalog. Data Check Corp, San Diego, Calif. Circle 318 on Inquiry Card

Integrated Circuit Design
Three application notes, APN-2, -3, and -4, discuss methodology of designing ICs using Worst case performance parameters, log-linear circuit, which achieves low noise and distortion; and crystal oscillators, which can be combined with semicustom IC technology. Interdesign, Inc, Sunnyvale, Calif. Circle 319 on Inquiry Card

Thumbwheel Switches
Supplying truth tables, functional descriptions, and ratings, catalog covers Snap'n Mount no-hardware thumbwheel switches with up to 16 positions, voltage dividers, and resistance decade switches. Unimax Switch Corp, Wallingford, Conn. Circle 320 on Inquiry Card

Computers and Communications
"Communications: Toward a Global Community" explains interactions between computers and communications through articles covering networks, facilities, and contributions to national defense. Computer Sciences Corp, El Segundo, Calif. Circle 321 on Inquiry Card

Database Management Systems
Brochure facilitates application of database management techniques and outlines operation, organization, languages, and resource utilization requirements of the company's system. International Data Base Systems, Inc, Philadelphia, Pa. Circle 322 on Inquiry Card

Centrifugal Blowers
Updated catalog, including sections on technical notes and std connection diagrams, covers ac and dc motor driven blowers meeting a range of cooling requirements. IMC Magnetics Corp, Westbury, NY. Circle 323 on Inquiry Card

Microelectronic Data Acquisition Systems
Color brochure details electrical and mechanical parameters, pin connections, timing diagrams, calibration procedures, applications, and performance analyses for models HDAS-16 and -8 12-bit data acquisition systems. Datel Systems, Inc, Canton, Mass. Circle 324 on Inquiry Card
NOTE: The number associated with each item in this guide indicates the page on which the item appears—not the reader service number. Please do not circle the page number on the reader service card.
## GRAPHIC EQUIPMENT

<table>
<thead>
<tr>
<th>PAGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Graphics Board</td>
<td>221</td>
</tr>
<tr>
<td>Graphic Display System</td>
<td>39</td>
</tr>
<tr>
<td>Hewlett-Packard</td>
<td>61</td>
</tr>
<tr>
<td>Grinnell Systems</td>
<td></td>
</tr>
<tr>
<td>Color Graphic Display Generator</td>
<td>99</td>
</tr>
<tr>
<td>Aydin Controls</td>
<td></td>
</tr>
<tr>
<td>Intelligent Systems</td>
<td></td>
</tr>
<tr>
<td>Color Graphic Display Systems</td>
<td></td>
</tr>
<tr>
<td>RESEARCH LABORATORIES/ Electronic Image Systems</td>
<td>46</td>
</tr>
<tr>
<td>Color Graphic Display Terminals</td>
<td>225</td>
</tr>
<tr>
<td>Intelligent Systems</td>
<td>77</td>
</tr>
<tr>
<td>Ramtek</td>
<td>157</td>
</tr>
<tr>
<td>Color Graphic Display System</td>
<td></td>
</tr>
</tbody>
</table>

## INTERFACE EQUIPMENT; CONTROLLERS

<table>
<thead>
<tr>
<th>PAGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Interface Boards</td>
<td></td>
</tr>
<tr>
<td>MDB Systems</td>
<td>4, 182</td>
</tr>
<tr>
<td>Memory and I/O Boards</td>
<td>174</td>
</tr>
<tr>
<td>Digital Interface Systems</td>
<td>216</td>
</tr>
<tr>
<td>I/O Boards</td>
<td>223</td>
</tr>
<tr>
<td>Extensys</td>
<td></td>
</tr>
<tr>
<td>Ohio Scientific</td>
<td></td>
</tr>
<tr>
<td>Analog I/O Systems</td>
<td></td>
</tr>
<tr>
<td>Data Translation</td>
<td>241</td>
</tr>
<tr>
<td>Digital Input System</td>
<td></td>
</tr>
<tr>
<td>Burn-Brown</td>
<td>180</td>
</tr>
<tr>
<td>Disc Controller</td>
<td>216</td>
</tr>
<tr>
<td>Rianda Electronics</td>
<td>172</td>
</tr>
<tr>
<td>Memory/Disc Controller Board</td>
<td></td>
</tr>
<tr>
<td>Ziflo</td>
<td></td>
</tr>
<tr>
<td>Tape Controllers</td>
<td></td>
</tr>
<tr>
<td>Western Peripherals</td>
<td></td>
</tr>
<tr>
<td>Tape Control/Interface</td>
<td></td>
</tr>
<tr>
<td>Sheldon-Sodeco Printer</td>
<td>212</td>
</tr>
<tr>
<td>Lands &amp; Gyr</td>
<td></td>
</tr>
<tr>
<td>Printer Control/Interface</td>
<td></td>
</tr>
<tr>
<td>Sheldon-Sodeco Printer</td>
<td>212</td>
</tr>
<tr>
<td>Lands &amp; Gyr</td>
<td></td>
</tr>
</tbody>
</table>

## PRINTING EQUIPMENT

<table>
<thead>
<tr>
<th>PAGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Printers</td>
<td></td>
</tr>
<tr>
<td>Computer Devices</td>
<td>228</td>
</tr>
<tr>
<td>Control Data</td>
<td>159</td>
</tr>
<tr>
<td>Exetel</td>
<td>91</td>
</tr>
<tr>
<td>Integral Data Systems</td>
<td>5</td>
</tr>
<tr>
<td>Lear Siegler/Electronic Instrumentation-Data Products</td>
<td>19</td>
</tr>
<tr>
<td>Texas Instruments/Digital Systems</td>
<td>49</td>
</tr>
<tr>
<td>Line Printers</td>
<td></td>
</tr>
<tr>
<td>Data 100</td>
<td>177</td>
</tr>
<tr>
<td>Tally</td>
<td>2</td>
</tr>
<tr>
<td>Serial Matrix Printer</td>
<td></td>
</tr>
<tr>
<td>Facit-Addo</td>
<td>203</td>
</tr>
<tr>
<td>Impact Printer</td>
<td></td>
</tr>
<tr>
<td>Pratical Automation</td>
<td>106</td>
</tr>
<tr>
<td>Matrix Impact Printers</td>
<td></td>
</tr>
<tr>
<td>LRC</td>
<td>215</td>
</tr>
<tr>
<td>Daisy Wheel Printer</td>
<td></td>
</tr>
<tr>
<td>Algorithms</td>
<td>218</td>
</tr>
<tr>
<td>Digital Printers</td>
<td></td>
</tr>
<tr>
<td>C. Itoh Electronics</td>
<td>215</td>
</tr>
<tr>
<td>Kelltron</td>
<td>217</td>
</tr>
</tbody>
</table>

## COMPUTERS AND COMPUTER SYSTEMS

## AUTOMATIC TEST SYSTEMS

<table>
<thead>
<tr>
<th>PAGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Automatic Test Systems</td>
<td></td>
</tr>
<tr>
<td>Automatic Logic Board Testers</td>
<td></td>
</tr>
<tr>
<td>Computer Automation</td>
<td>53</td>
</tr>
<tr>
<td>Fluke Trendar</td>
<td>80</td>
</tr>
<tr>
<td>Automatic LSI Board Test System</td>
<td>66</td>
</tr>
</tbody>
</table>

## BUSINESS COMPUTERS

<table>
<thead>
<tr>
<th>PAGE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Office Computer System</td>
<td></td>
</tr>
<tr>
<td>Four-Phase Systems</td>
<td>215</td>
</tr>
<tr>
<td>California Computer Products</td>
<td>230</td>
</tr>
<tr>
<td>Printer Terminal Subsystem</td>
<td>224</td>
</tr>
<tr>
<td>Interact Data Systems</td>
<td></td>
</tr>
<tr>
<td>Printer Control/Interface</td>
<td></td>
</tr>
<tr>
<td>Sheldon-Sodeco Printer</td>
<td>212</td>
</tr>
<tr>
<td>Lands &amp; Gyr</td>
<td></td>
</tr>
<tr>
<td>Teleprinter Interfaces</td>
<td></td>
</tr>
<tr>
<td>Innovative Electronic Systems</td>
<td>229</td>
</tr>
<tr>
<td>Tel-Tex</td>
<td>217</td>
</tr>
<tr>
<td>Printer Switch</td>
<td>221</td>
</tr>
<tr>
<td>NBI</td>
<td></td>
</tr>
<tr>
<td>Rotating Printhead</td>
<td></td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>165</td>
</tr>
<tr>
<td>PUNCH CARD EQUIPMENT</td>
<td></td>
</tr>
<tr>
<td>Paper Tape Reader/Punch</td>
<td>241</td>
</tr>
<tr>
<td>Data Specialties</td>
<td></td>
</tr>
<tr>
<td>Punched Tape Readers</td>
<td>138</td>
</tr>
<tr>
<td>Deich/Jamesbury</td>
<td>212</td>
</tr>
<tr>
<td>EECO</td>
<td>8, 9</td>
</tr>
<tr>
<td>Punched Tape Equipment</td>
<td></td>
</tr>
<tr>
<td>Ex-Cell-O/Remex</td>
<td></td>
</tr>
<tr>
<td>Tape Punch</td>
<td></td>
</tr>
<tr>
<td>Digitronics/Contec Information Systems</td>
<td>215</td>
</tr>
</tbody>
</table>

## SINGLE & DUAL

### McLEAN CENTRIFUGALS

Std. or Mil. Spec. Over 25 models with airflow from 50 to 2000 CFM. Static pressures from 0" to 3.0". Motors and wheels precision balanced — quiet, vibration free. UL approved motors for any AC frequency or power, single or three phase. Custom-built units available.

**SEND FOR CATALOG McLEAN**

**ENGINEERING LABORATORIES**
Princeton Junction, NJ 08550
609-799-0100 - TWX 510-685-2543

**ENGINEERING MIDWEST**
9560 Eighty-Fifth Ave. N.
Maple Grove, MN 55369 • 612-425-4747

**PHI-DECK®**

Cassette Transports

*Fully remote controllable * Four-motor design * Cast chassis

New Phi-Deck Electronics

- Motion Control . . . Minimum complexity, Maximum performance.
- Digital . . . Read/Write and Motion Control on one board. Recording density to 1600 FPI.
- Analog . . . Two channel Record/Play and Motion Control on one board.

Write or call for information on our specially priced
Design Kits and OEM Modules featuring
 Assassories

---

CIRCLE 151 ON INQUIRY CARD CIRCLE 152 ON INQUIRY CARD

---

Page 237
INDUSTRIAL DISPLAY PRODUCTS MARKETS

Frost & Sullivan has completed a 250-page report on the industrial display engineering products market. Sales forecasts are supplied through 1987 for: 19 display products in these categories-CRT, Gas Plasma Diode, LED, LCD, lamp-switch mosaic, other display products; by these three major applications-on-line control displays (9 types), off-line support displays (7 types), production, inventory displays (4 types); and by end user industry-durable manufacturing (4 types), nondurable manufacturing (7 types), non-manufacturing (2 types). Considered are new trends and developments in display technology. The market is examined in terms of module suppliers, display system suppliers, various OEM's and display product end users. Design changes and requirements for each OEM product including process control instrumentation, analytical instrumentation, etc., are described identifying their impact on display products and modules. A number of OEM product descriptions including the display component are furnished to highlight conclusions. The impact of microprocessors is emphasized.

Price $675. Send your check or we will bill you. For free descriptive literature, plus a detailed Table of Contents, contact:

FROST & SULLIVAN, INC.
106 Fulton Street
New York, New York 10038
(212) 233-1080
PAGE
1/0 MONITORING

Dig ital

Industrial Cont r ol Microcomputer

Angle AND CONTROL EQUIPMENT

ACQUISITION SYSTEMS

Syst ron-Donner/Data Products

In-Circuit PC Board Tester

Gentronics

Test Req

Portable PC Board Tester

Omnicon

LSI Board Test System

Theradyne

Memory Board Test System

Macrodade/Cutler-Hammer

INSTRUMENTATION RECORDERS

Digital Data Recorder

Sun Systems

Lab Mag Tape Recorder/Reproducer

Bell & Howell/Datatape

METERS

LRC Meter

Electro Scientific Industries

Porta ble Oscilloscope

Tektronix

PORTABLE OSCILOSCOPES

Portable Oscilloscope

Tektronix

OTHER TEST AND MEASUREMENT EQUIPMENT

Backplane Test System

Theradyne

LC Tester

Gentronics

Programmable Filter System

Precision Filters

Switching Matrix

A. D. Data Systems

Programmable Electronic Load

AC/DC Electronics

PULSE GENERATORS

Programmable Pulse Generator

Velonex/Varian

OTHER PRODUCTS; SERVICES

EDP ACCESSORIES AND SUPPLIES

Minicomputer Support Products

Minicomputer Accessories

PAGE
Data Security Modules

Motorola Government Electronics

Printer Ribbons

Diablo Systems/Xerox

EDUCATION

Microcomputer Workshop

Virginia Polytechnic Institute

Microprocessor Seminars

Genex Systems

Seminars

Integrated Computer Systems

EMPLOYMENT OPPORTUNITIES

Employment Opportunity

NCR/Engineering & Manufacturing

EQUIPMENT BUYING, SELLING, AND LEASING

Electronics Equipment Rentals

Rental Electronics

EXHIBITIONS

Electronics Exhibition

Electro 78

Components Exhibition

DEEE Convention

MARKET REPORTS

Market Reports

Frost & Sullivan

SOFTWARE

Software

Forth

File Management System

Efficient Management Systems

Personal Computer Editing Software

J. S. Wiener

Mass Storage Operating System

Relco Systems

Assembler/Editor

Carl W. Moser

Software Compiler

Information Access Systems

Microcomputer Compiler

Computer Application

PAGE
The Intecolor 8080 Development System Gives
You Total In-House Control. You probably already realize
that an in-house development system
would give you a lot more control, flexibility and
efficiency.

You may not realize that now you can afford
one. Our new low-cost 8080 development system
features a 19-inch, 8-color data entry terminal
with an Intel 8080 microcomputer. A 140 CPS bi-directional desk top printer. A dual mini disk drive and
our 2708/2716 PROM programmer. It also
includes a sophisticated ROM-based Text Editor
and Assembler. A FORTRAN
compiler with double precision by Microsoft.

Call today 800/241-9888
toll-free for a demonstration.

Intecolor 8080 Development System

Intelligent Systems Corp.
5965 Peachtree Corners East/Norcross, Georgia 30071
Telephone 800/241-9888 TWX: 810-766-4581

CIRCLE 154 ON INQUIRY CARD

CIRCLE 155 ON INQUIRY CARD

The New Minicomputer Accessories
1978 CATALOG

48 pages loaded with hundreds
of standard (but hard to find)
products needed to support your
minicomputer installation

- Disk Cartridges, Mag Tape,
 Floppy Disks, Carrying Cases,
 Binders, I/O Connectors and
 Cables, Racks and a great deal
 more.

IMPROVE ORGANIZATION AND EFFICIENCY with ideas found on every page... money and time-saving products and ideas that help you beat the
high cost of repetitive tasks and
misplaced data.

A FULL, NO-NONSENSE GUARANTEE on all MCA
products assures your satisfaction or we'll take it back. And every
MCA product is field-proven before we offer it in our catalog.

ONLY by providing products of the highest quality are we able to
offer a no-strings guarantee.

SAME DAY SHIPMENT of many of our products gets them
to you within 24 hours. Last year MCA met a New York cus-
tomer's need for custom cables with delivery and installation
by 7 a.m. the next morning.

Write or call for your free catalog (408) 737-7777. Please advise minicomputer make and model.
## ADVERTISERS' INDEX

<table>
<thead>
<tr>
<th>Company Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Abbott Transistor Labs</td>
<td>76</td>
</tr>
<tr>
<td>ACDC Electronics</td>
<td>218</td>
</tr>
<tr>
<td>ADAC Electronics Corp.</td>
<td>73</td>
</tr>
<tr>
<td>Advanced Electronic Design</td>
<td>215, 217, 219</td>
</tr>
<tr>
<td>Alpha Data, Inc.</td>
<td>318</td>
</tr>
<tr>
<td>AMP, Inc.</td>
<td>36, 37</td>
</tr>
<tr>
<td>Ampex Memory Products</td>
<td>171</td>
</tr>
<tr>
<td>Analogic Corp.</td>
<td>58, 59</td>
</tr>
<tr>
<td>Aydin Controls Corp.</td>
<td>99</td>
</tr>
<tr>
<td>BEI Electronics, Inc.</td>
<td>230</td>
</tr>
<tr>
<td>Bergquist, Inc.</td>
<td>192</td>
</tr>
<tr>
<td>Burr-Brown Research Corp.</td>
<td>209</td>
</tr>
<tr>
<td>California Computer Products</td>
<td>33-35, 195</td>
</tr>
<tr>
<td>Cambridge Thermionic Corp.</td>
<td>149</td>
</tr>
<tr>
<td>Canon U.S.A., Inc.</td>
<td>158</td>
</tr>
<tr>
<td>Chromatics, Inc.</td>
<td>111</td>
</tr>
<tr>
<td>Clifton Precision Instruments</td>
<td>183</td>
</tr>
<tr>
<td>Computer Automation, Inc.</td>
<td>53</td>
</tr>
<tr>
<td>Computer Design Publishing Corp.</td>
<td>1-v</td>
</tr>
<tr>
<td>Computer Devices, Inc.</td>
<td>228</td>
</tr>
<tr>
<td>Computer Labs</td>
<td>212</td>
</tr>
<tr>
<td>Concor Corp.</td>
<td>160</td>
</tr>
<tr>
<td>Control Data Corp.</td>
<td>159</td>
</tr>
<tr>
<td>Control Products</td>
<td>62, 63, 190, 191</td>
</tr>
<tr>
<td>Data General Corp.</td>
<td>177</td>
</tr>
<tr>
<td>Data 100</td>
<td>65</td>
</tr>
<tr>
<td>Dataaram Corp.</td>
<td>241</td>
</tr>
<tr>
<td>Data Specialties, Inc.</td>
<td>241</td>
</tr>
<tr>
<td>Data Translation, Inc.</td>
<td>149</td>
</tr>
<tr>
<td>Datacomm Systems, Inc.</td>
<td>207</td>
</tr>
<tr>
<td>Decitel, a div. of Jamesbury Corp.</td>
<td>138</td>
</tr>
<tr>
<td>Digi-Data Corp.</td>
<td>69</td>
</tr>
<tr>
<td>Digital Equipment Corp.</td>
<td>152, 153</td>
</tr>
<tr>
<td>Components Group</td>
<td>28, 29</td>
</tr>
<tr>
<td>OEM Products Group</td>
<td>233</td>
</tr>
<tr>
<td>Dyon Corp.</td>
<td>48</td>
</tr>
<tr>
<td>EECO</td>
<td>10, 11, 128</td>
</tr>
<tr>
<td>Electro '78</td>
<td>205</td>
</tr>
<tr>
<td>Electronic Industries Assoc.</td>
<td>7</td>
</tr>
<tr>
<td>Electronic Memories &amp; Magnetics Corp.</td>
<td>201</td>
</tr>
<tr>
<td>EEM COMPUTER</td>
<td>163</td>
</tr>
<tr>
<td>EEM PERIPHERAL PRODUCTS</td>
<td></td>
</tr>
<tr>
<td>ENI Corp.</td>
<td>17</td>
</tr>
<tr>
<td>Ex-Cell Corp., Remex Div.</td>
<td>8, 9</td>
</tr>
<tr>
<td>Faxi Corp.</td>
<td>91</td>
</tr>
<tr>
<td>Facit Data Products</td>
<td>203</td>
</tr>
<tr>
<td>Fairchild Semiconductor Corp., Operations Div.</td>
<td>80, 81</td>
</tr>
<tr>
<td>Fleckten Point Systems, Inc.</td>
<td>181</td>
</tr>
<tr>
<td>John Fluke Manufacturing Co., Inc.</td>
<td>238</td>
</tr>
<tr>
<td>Forth, Inc.</td>
<td>181</td>
</tr>
<tr>
<td>Frost &amp; Sullivan, Inc.</td>
<td>70, 71</td>
</tr>
<tr>
<td>Galileo Electro-Optics Corp.</td>
<td>146</td>
</tr>
<tr>
<td>General Automation, Inc.</td>
<td>57</td>
</tr>
<tr>
<td>General Rad</td>
<td>197</td>
</tr>
<tr>
<td>Gould, Inc.</td>
<td>196</td>
</tr>
<tr>
<td>Grant Hardware Co.</td>
<td>186</td>
</tr>
<tr>
<td>Greyhill, Inc.</td>
<td>114</td>
</tr>
<tr>
<td>Harris Computer Systems</td>
<td>236</td>
</tr>
<tr>
<td>Heimann Electric Co.</td>
<td>39, 84, 85</td>
</tr>
<tr>
<td>Hewlett-Packard Co.</td>
<td>114</td>
</tr>
<tr>
<td>Houston Instrument Comp.</td>
<td>84, 85</td>
</tr>
<tr>
<td>Div. of Bausch &amp; Lomb</td>
<td></td>
</tr>
<tr>
<td>Hypertronics</td>
<td>234</td>
</tr>
<tr>
<td>Infoton Corp.</td>
<td>211</td>
</tr>
<tr>
<td>Integral Data Systems, Inc.</td>
<td>5</td>
</tr>
<tr>
<td>Integrated Computer Systems</td>
<td>185</td>
</tr>
<tr>
<td>Intel Corp.</td>
<td>104, 108</td>
</tr>
<tr>
<td>Intel Memory Systems</td>
<td>46, 47</td>
</tr>
<tr>
<td>Intelligent Systems Corp.</td>
<td>165, 239</td>
</tr>
<tr>
<td>Interface Mechanisms, Inc.</td>
<td>212</td>
</tr>
<tr>
<td>Intertec Data Systems</td>
<td>242</td>
</tr>
<tr>
<td>C. Itoh Electronics, Inc.</td>
<td>224</td>
</tr>
<tr>
<td>Kennedy Co.</td>
<td>228</td>
</tr>
<tr>
<td>La Vezi Machine Works, Inc.</td>
<td>193</td>
</tr>
<tr>
<td>Lear Siegler, Inc.</td>
<td>238</td>
</tr>
<tr>
<td>Maxell Corp. of America</td>
<td>4</td>
</tr>
<tr>
<td>MDB Systems, Inc.</td>
<td>226</td>
</tr>
<tr>
<td>Mesur-Matic</td>
<td>226</td>
</tr>
<tr>
<td>MFE Corp.</td>
<td>108, 192</td>
</tr>
<tr>
<td>Microdata Corp.</td>
<td>221, 223, 225</td>
</tr>
<tr>
<td>Microswitch, a div. of Honeywell</td>
<td>26, 27</td>
</tr>
<tr>
<td>Minicomputer Accessories</td>
<td>239</td>
</tr>
<tr>
<td>Modular Computer Systems</td>
<td>92, 93</td>
</tr>
<tr>
<td>Monolithic Systems Corp.</td>
<td>96, 97</td>
</tr>
<tr>
<td>Mostek</td>
<td>21</td>
</tr>
<tr>
<td>Motorola, Inc.</td>
<td>187</td>
</tr>
<tr>
<td>Government Electronics Group</td>
<td>237</td>
</tr>
<tr>
<td>Nanodata Corp.</td>
<td>179</td>
</tr>
<tr>
<td>NCR Corp., Engineering &amp; Manufacturing</td>
<td>222</td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>165</td>
</tr>
<tr>
<td>NEC Microcomputers, Inc.</td>
<td>87</td>
</tr>
<tr>
<td>Oak Industries, Inc.</td>
<td>216</td>
</tr>
<tr>
<td>OK Machine &amp; Tool Corp.</td>
<td>74, 75</td>
</tr>
<tr>
<td>Onset Corp.</td>
<td>238</td>
</tr>
<tr>
<td>Perkin-Elmer Data Systems</td>
<td>31</td>
</tr>
<tr>
<td>Interdata Div.</td>
<td>54, 55</td>
</tr>
<tr>
<td>Terminals Div.</td>
<td>83</td>
</tr>
<tr>
<td>Pitney, Bowes, Inc.</td>
<td>58</td>
</tr>
<tr>
<td>Power-One, Inc.</td>
<td>158</td>
</tr>
<tr>
<td>Practical Automation, Inc.</td>
<td>106</td>
</tr>
<tr>
<td>Process Computer Systems</td>
<td>15</td>
</tr>
<tr>
<td>Pro-Log Corp.</td>
<td>46</td>
</tr>
<tr>
<td>Quantum, Div. of North Atlantic Industries</td>
<td>220</td>
</tr>
<tr>
<td>Ramtek Corp.</td>
<td>77, 157</td>
</tr>
<tr>
<td>Raymond Engineering Corp.</td>
<td>164</td>
</tr>
<tr>
<td>Renbrandt, Inc.</td>
<td>236</td>
</tr>
<tr>
<td>Rental Electronics, Inc.</td>
<td>40, 41</td>
</tr>
<tr>
<td>Robinson-Nugent, Inc.</td>
<td>95</td>
</tr>
<tr>
<td>Rohm Corp.</td>
<td>103</td>
</tr>
<tr>
<td>Spectra-Strip</td>
<td>16, 17</td>
</tr>
<tr>
<td>Sperry-Univac, Systems Engineering Laboratories, Inc.</td>
<td>60, 61</td>
</tr>
<tr>
<td>Systems Industries</td>
<td>127</td>
</tr>
<tr>
<td>Systems Research Laboratories, Inc.</td>
<td>46</td>
</tr>
<tr>
<td>Electronic Image Systems Div.</td>
<td></td>
</tr>
<tr>
<td>Tally Corp.</td>
<td>2</td>
</tr>
<tr>
<td>T-Bar, Inc.</td>
<td>12</td>
</tr>
<tr>
<td>Tektronix, Inc.</td>
<td>24, 25, 78, 79, 112, 113</td>
</tr>
<tr>
<td>Teradyne, Inc.</td>
<td>66, 67, 167</td>
</tr>
<tr>
<td>TEXAS INSTRUMENTS INCORPORATED, Components Div.</td>
<td>22, 23, 100, 101</td>
</tr>
<tr>
<td>Components Div.</td>
<td>49</td>
</tr>
<tr>
<td>Digital Systems Div.</td>
<td>237</td>
</tr>
<tr>
<td>TRW LSI Products</td>
<td>161</td>
</tr>
<tr>
<td>Union Carbide Corp., Components Dept.</td>
<td>230</td>
</tr>
<tr>
<td>Vemaline Products</td>
<td>216</td>
</tr>
<tr>
<td>Viking Industries</td>
<td>199</td>
</tr>
<tr>
<td>Virginia Polytechnic Institute</td>
<td>110</td>
</tr>
<tr>
<td>Warner Electric Brake &amp; Clutch Co.</td>
<td>227, 229, 231</td>
</tr>
<tr>
<td>Western Peripherals, Inc.</td>
<td>232</td>
</tr>
<tr>
<td>Xebec Systems, Inc.</td>
<td>82</td>
</tr>
<tr>
<td>Xylogics</td>
<td></td>
</tr>
</tbody>
</table>

*Does not appear in subscribers' copies

**Appearing in selected geographic areas
SALES OFFICES

NEW ENGLAND, NEW YORK STATE
Lindsay H. Caldwell
129 Cedar Hill Road
East Dennis, MA 02641
phone: (617) 385-2533

MIDDLE AND SOUTH ATLANTIC STATES
Hajar Assoc., Inc.
Emile H. Hajar
Paul Hajar
Silvio Mandino
521 5th Avenue
New York, NY 10017
phone: (212) 682-5844

MIDWESTERN STATES
Hajar Assoc., Inc.
Emile H. Hajar
Paul Hajar
Joan Donahue
664 North Michigan Avenue
Suite 1010
Chicago, IL 60611
phone: (312) 337-8008

SOUTHWESTERN STATES
Lindsay H. Caldwell
129 Cedar Hill Road
East Dennis, MA 02641
phone: (617) 385-2533

WEST COAST STATES
Buckley Boris Assoc.
Terry Buckley—Tom Boris
912 South Barrington Avenue
Suite 202
Los Angeles, CA 90049
phone: (213) 826-4621

5 DAY DELIVERY
Microcomputer Analog I/O Systems

For:
INTEL SBC-80 Series (8080A)
ZILOG MCB Series (Z-80)
DEC LSI-11 & LSI-11/2
Computer Automation LSI 2,3 & 4 Series
National Semi IMP/PACE & BLC-80 Series
PLUS the widest selection of Data Acquisition Modules anywhere. Concentrate on the Software and other key system requirements... and let us take care of Your Analog Problems. SEND for Full Technical Data or Call us.

DATA TRANSLATION INC
4 Strathmore Rd., Natick MA 01760
(617) 655-5300 Telex 94-8474

A Paper Tape Combo for your Terminal

DATA SPECIALTIES' SRP-300 connects, without modification, to any 300 baud teleprinter or CRT terminal thru the RS-232 connector and provides all the features of a conventional ASR. In addition, the Combo may be used as a stand-alone computer peripheral. This whisper quiet (58 dB) unit is provided with full/half duplex, line/local, search/edit control, backspace, tape feed, remote control selection and switch selectable baud rates as standard features.

The Combo employs a photo electric/LED reader and the revolutionary MODUPERF™ tape punch mechanism. The unit will reliably read and punch without readjustment or modification paper, MYLAR, rolled or folded tapes.

DSI, 3455 Commercial, Northbrook, IL 60062-Tel: (312) 564-1800

CIRCLE 155 ON INQUIRY CARD
Introducing
INTERTEC's New Small Business Computer

Top performance from your small business computer doesn't have to mean you pay top dollar. InterTec's new System 10 Computer combines extraordinary performance with a moderate price to bring you all the flexible computing power you've always wanted. The System 10 Computer is a complete integrated data processing system consisting of a dual flexible disk drive for on-line storage, a general purpose digital computer for control, two serial I/O ports, a parallel I/O interface and a complete disk operating system.

Every System 10 Computer features a voice-coil driven dual flexible disk drive. This drive represents the latest in state-of-the-art technology and provides a faster "track seek" than any other comparable drive on the market today. In addition, the System 10 drive features a sophisticated electronic disk loading and handling system which helps to ensure long diskette life and minimum diskette wear.

The processor used in our InterTec System 10 Computer is the Z80 — a super-set of the Intel 8080 with many enhancements such as a dual register set and numerous additional instructions including indexed addressing.

The Z80 processor provides all control functions and includes an 8 bit memory word length and an automatic power-up restart system.

Each System 10 comes equipped with two serial RS-232C compatible I/O ports. Both of these ports are included in the standard price of the System 10 and may be used to connect the computer with an external modem, a terminal and/or a line printer. System 10 also features a complete parallel I/O system interface which can be used to interface with external devices and communications facilities.

System 10's Disk Operating System (DOS) provides the user with extensive file handling capability and greatly facilitates the design and execution of user programs. Our DOS uses IBM compatible flexible disks for backup storage. The DOS provides an excellent environment for program construction, storage, editing and assembly and program checkout capabilities. The DOS provides rapid access to programs through a comprehensive file management package. Using this system, a large number of distinct programs can be stored in both source and machine code. DOS also supports a powerful context editor, an 8080 compatible assembler and a debugger subsystem.

Every InterTec System 10 Computer comes equipped with a full 32K of high speed, dynamic RAM memory. Best yet, InterTec's new System 10 Computer is priced and packaged far more attractively than any other comparable system on the market today.

In addition to unparalleled price and performance, every InterTec System 10 is backed by a nationwide factory trained service network with Service Centers strategically located coast to coast. Maintenance rates are low thanks to our innovative design techniques. In fact, the overwhelming simplicity in the design of the System 10 assures you of virtually no "down-time".

For more information on the total performance and remarkable low price that make the InterTec System 10 an incredible value, contact your local dealer today. If your dealer doesn't have a System 10, contact us at one of the numbers below. We'll show you how your bottom dollar buys top performance at InterTec.

INTERTEC DATA SYSTEMS

Corporate Headquarters
1851 Interstate 85 South
Charlotte, North Carolina 28208
704/377-0300

Eastern Regional Marketing
19530 Club House Road
Gaithersburg, Maryland 20760
301/948-2400

Western Regional Marketing
17952 Sky Park Blvd
Irvine, California 92714
714/957-0300

CIRCLE 167 ON INQUIRY CARD
You are wasting more in program development costs than this Line Printer sells for
- Extremely quiet
- High speed-low cost
- Interfaces to most mini's and micro's
- Easy to read 7 x 9 dot matrix
- High reliability
  $3450* and $3785*

THE LEAST EXPENSIVE FLATBED DIGITAL PLOTTER ON THE MARKET TODAY

If your application doesn't require an intelligent plotter consider the CÔMPLÔT® DP-10 - the simple, inexpensive plotter from Houston Instrument.

- 11” x 17” chart size
- 1.5 IPS pen speed
- .005” resolution
- Less than any competitive plotter available...
  $2595*

Popular applications include educational facilities, numerical control, laboratory analysis and many others-Attractive OEM prices available.

*A registered trademark of Houston Instrument
* U.S Domestic Price only

CIRCLE 159 ON INQUIRY CARD
Suppose someone with no axe to grind designed practical one-card microprocessor systems.

Pro-Log sifts through manufacturer's claims, selects the best parts, and designs them into simple, reliable systems... systems flexible enough to use in a wide variety of applications. Systems easy to build, easy to service. Systems in which every part—the microprocessor, every semiconductor, every connector, every miscellaneous component—is or soon will be a second-sourced industry standard.

<table>
<thead>
<tr>
<th>Card</th>
<th>PLS 681</th>
<th>PLS 888</th>
<th>PLS 685</th>
<th>PLS 868</th>
<th>PLS 680</th>
<th>Z-80</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
<td>8080A</td>
<td>8080A</td>
<td>8085</td>
<td>6800</td>
<td>Z-80</td>
<td></td>
</tr>
<tr>
<td>PROM Capacity</td>
<td>4K (2708)</td>
<td>8K (2716)</td>
<td>8K (2716)</td>
<td>8K (2716)</td>
<td>8K (2716)</td>
<td></td>
</tr>
<tr>
<td>RAM Capacity</td>
<td>1K (TMS2716)</td>
<td>2K (2716)</td>
<td>2K (2716)</td>
<td>2K (2716)</td>
<td>2K (2716)</td>
<td></td>
</tr>
<tr>
<td>Input Ports (8 lines)</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Output Ports (8 lines)</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>100 Piece Price</td>
<td>$155</td>
<td>$185</td>
<td>$185</td>
<td>$185</td>
<td>$185</td>
<td></td>
</tr>
</tbody>
</table>

*PROM not included. **K of RAM included.

Pro-Log builds 8080A, 8085, Z-80, and 6800 microprocessors into one-card systems. We use standard 4½-inch by 6½-inch 56-pin edge-connected cards. We've refined each system to fewer than 100 parts. To make sure our systems work when you get them, we test each system before and after power-on burn-in. We supply complete documentation with every card. Buy 250 of any one card and we give you free the plans for that card and non-exclusive manufacturing rights. You can build cards yourself and use us as a second-source. Need more capability later? Upgrade to one of our equally well-designed multiple card systems.

Our comparison guide helps you avoid the pitfalls of microprocessor design. Send for your copy today.
Pro-Log Corporation, 2411 Garden Road, Monterey, CA 93940. Phone (408) 372-4593.

Microprocessors at your fingertips.

Visit us at ELECTRO '78 (Booth 2141-2143) and at NCC (Booth 4327).

Circle 141 on Inquiry Card.