DESIGN MOTIVATIONS FOR MULTIPLE PROCESSOR MICROCOMPUTER SYSTEMS

ARRAY PROCESSOR PROVIDES HIGH THROUGHPUT RATES

UNIVERSAL SWITCHING REGULATOR DIVERSIFIES POWER SUBSYSTEM APPLICATIONS
Whether you use an MDS or a computer for microprocessor-based system development, you need this Logic State Analyzer to speed debugging.

HP's 1611A quickly spots those hard-to-find software problems and hardware malfunctions in your microprocessor-based system; whether you use time share, minicomputer or MDS for system development. In any case, you'll want a powerful standalone logic state analyzer for rapid hardware and software debugging. HP's 1611A can help you get your system into production quickly and help lower your development costs.

**Debug your program on operating hardware.** With real-time viewing, you analyze your system's actual operation. You can monitor at normal speed or stop the microprocessor and give control to the 1611A for single- or multiple-keyed steps. You can choose either mnemonic or absolute (op codes) so that you can examine the listing in the microprocessor code. And if you're using an MDS for system development, you can operate independently, allowing other users to work on software development.

**Pinpoint virtually any specific event.** Trigger on an address, data, external signal or any combination of the three to pinpoint a specific location within the program. And you can get a direct readout of the actual elapsed time or the number of events between selected points in your program. Add to all this, range trigger, selective store, sequential trigger, min/max totalizing of elapsed time or events, and you have a logic state analyzer that lets you capture those elusive events quickly.

For $5200*, get a better understanding of your system using HP's 1611A. Your local HP field engineer has all the details. Give him a call today.

**NOW AVAILABLE**

These microprocessor "Personality Modules", priced at $1250* each, let you adapt the 1611A for today's key microprocessors. Watch for more to become available early in 1978.

* Domestic U.S.A. price only.
The One and Only
field-tested and proven 125 ips vacuum column tape transport in the industry.

The Kennedy Model 9300. Two years in design, and over two years in the field. That's one reason we don't ask you to evaluate a 9300 — and help us work out the bugs. We've already done that. Just ask any of the more than 3000 owners of Model 9300. Model 9300 was the first tape transport with such features as a capacitive tape-location detector; air bearings and hard coated read-after-write heads. It's the same story with operating features. Model 9300 offers crystal controlled timing, read threshold scanning, read-after-write shortened skew gate, front-accessible test panel, quick-release hubs and simplified tape loading — to name just a few. Data densities are 200/556 cpi or 556/800 on the 7-track unit and 800 cpi, 1600 cpi or 800/1600 cpi on the 9-track transport. The format is NRZI/PE. If you're looking for a 125 ips vacuum-column tape transport, you have two choices. You can help someone else work out the bugs on their transport — or go with the acknowledged leader. Kennedy.

KENNEDY CO.
540 W. WOODBURY RD., ALTADENA, CALIF. 91001
(213) 799-0953

KENNEDY- QUALITY- COUNT ON IT
CIRCLE 2 ON INQUIRY CARD
THE NEW TALLY T-2000 LINE PRINTER

Added Value
Lower Prices

Tally's made a good thing better. Put Tally's 1978 Model T-2000 Line Printer next to a 1976 version, and it's easy to see the improvements have been made under the hood. Instead of experimenting with unproven technologies, we've concentrated on improving the proven performance of comb matrix printing.

CIRCLE 3 ON INQUIRY CARD

Call Tally today.

TALLY®

OEM SALES OFFICES
Boston (617) 272-8070
New York (516) 694-8444
Chicago (312) 325-9788
Los Angeles (213) 378-0805
Miami (305) 665-5751
San Jose (408) 247-0897
Washington, D.C. (703) 471-1145
San Antonio (512) 733-8153
Seattle (206) 251-6730

BUSINESS SYSTEMS SALES
Orinda, CA (415) 254-6350

Here's a sampling of what's new: Simplified power supply consumes less power. The unit is structurally stronger, yet lighter in weight. Improved air flow lets the unit run cooler. Service accessibility has been improved again. In fact, the mean time to repair has been cut in half. Improved reliability and longer life. Increased MTBF with no preventive maintenance; no other line printer can match it! All these benefits have been achieved at lower cost which means lower prices. Now you can afford Tally quality.
Timings errors are prevalent in synchronous data transmissions necessitating an understanding of the timing method in order to resolve the problems. Tariffs, networks, and technology are considered as they relate to digital communications.

Response characteristics necessary for multiuser environments derive from a minicomputer's advanced architectural features: comprehensive I/O, demand paged memory management, and processing speed. Other state-of-the-art technologies are examined as they apply to available equipment.

Array data processing requirements for solving scientific computation problems have led to the design and development of a programmable array processor, which can be integrated with a host computer for optimum throughput, precision, and dynamic range, at a cost that allows a wide spectrum of applications.

Array processor provides high throughput rates

by Woodrow R. Wittmayer

Array data processing requirements for solving scientific computation problems have led to the design and development of a programmable array processor, which can be integrated with a host computer for optimum throughput, precision, and dynamic range, at a cost that allows a wide spectrum of applications.

Universal switching regulator diversifies power subsystem applications

by Russell J. Apfel and David B. Jones

Based upon built-in independent functions that can be interrelated by changing pin connections and external parts, an IC switching regulator adapts to varied power system applications by offering several output voltage ranges and modes at high efficiency.

Computer simulation program for a second generation handheld calculator

by Ronald Zussman

An enhanced computer simulation program has been coded for the TI-59 handheld calculator as a practical application of evaluating computer system design parameters.

Hardware/software for process control I/O

by A. D. Marathe and A. K. Chandra

Input/output peripherals and mapping modes are investigated for hardware, memory, and execution time constraints when implemented in a microprocessor-based process control system.
Only one company delivers a matrix printer with a 500,000,000-character head life warranty

Okidata

The Okidata Model 22 125-lpm, 132-column printer. No other printer can deliver so much quality for so long... and at so competitive a price.

Only Okidata can say that, and back it up.

With a head warranty that's unprecedented in the industry. 500,000,000 characters. At 100% duty cycle. Two years of performance. Made possible by Okidata's proprietary printing method.

With features like industry-compatible parallel interface, microprocessor RS232 serial interface (with optional current loop), electronic 12-channel VFU, 10-million-character life ribbon, and operator-controlled self-test. In stand or tabletop versions.

And it's backed by a nationwide sales-service network. A committed management team with the resources to back it up. And a growing base of installed printers throughout the world.

From Okidata. We build more than just printers. We build confidence.

Okidata Corporation also offers a family of 110-cps, 80-column printers; a document/passbook printer; and a series of Winchester technology disc drives.
INTRODUCING THE FUNNEL
A TAPE DRIVE CAPABLE OF EMPTYING
A FIXED DISK INTO ONE 1/4" CARTRIDGE

The Funnel lets you pack more data onto a standard 1/4" cartridge than ever before—more than enough to load and unload an entire 10 M-Byte fixed disk.

Pay Less Than 2¢ A Kilobit.
The Funnel out-transfers and out-stores a typical cartridge system 4 to 1. And it out-saves all systems on a cost per kilobyte basis. Featuring 4-track, serial recording at 6400 BPI, The Funnel boasts a transfer rate of 192 kilobits per second.


Condensed from a recent independent, nationally published study.

Add It To Your Mini System.

<table>
<thead>
<tr>
<th>Double-Density Typical Density Typical 1/4&quot; Unformatted Capacity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Transfer Rate</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>(K Bits/sec)</td>
</tr>
<tr>
<td>24</td>
</tr>
<tr>
<td>800</td>
</tr>
</tbody>
</table>

WE STORE BYTES IN M'S NOT IN K'S
To the Editor:

I have many complaints about A. Scott McPhillips's article "Magnetic Tape Formatter Design Reduces Hardware/Software Requirements" (Computer Design, Nov 1977, pp 99-104). McPhillips has focused entirely on the formatter to tape drive data path; he ignored the input data path. This latter path sharply restricts the utility of the formatter.

For each input byte, the 8080 microprocessor must compute the parity of the byte and the byte's contribution to the block's cacc. How long does this take? If he could do it in 20 instructions/character (I doubt it), then every byte would need 55 µs of processing before it could be written on the tape. At best his throughput would be 20k bytes/s; he need only use tape drives that match this throughput. The most common magnetic tape is 9-track recorded at 800 bits/in—a 25-in/s drive will give a 20k-byte/s throughput. A 45-in/s drive will sit idle about half the time—so why pay more for a faster drive? Another complaint is that the formatter does not overlap bus input and tape output operations. When the microprocessor is writing on tape it does not look at the bus—consequently some data can be lost. At 25 in/s and 800 bits/in it takes at least 50 ms to write a 1k-byte block. (This 50-ms dead time also slows down the throughput.)

The formatter is of questionable utility. The 8080 is not fast enough to play character i/o for high-speed peripherals. The formatter's architecture slows throughput without adding features like double buffering. Microprocessors have many applications in high-speed peripherals—but be sure they can do the whole job: there's no reason to make a 25-in/s controller for a 45-in/s drive unless you like to throw money away.

Gerald Roylance
26A, Surrey St
Cambridge, Mass

To the Editor:

The article "Design Guidelines for a Computer Voice Response System" by Paul Thordarson (see Computer Design, Nov 1977, pp 73-82) was interesting and informative, but not as complete a discussion as would be expected from its title and introduction. Although it may have been desirable to eliminate discussion of the fundamental technique used for many years by the earliest voice-response manufacturers, it seems strange that this technique was not mentioned in passing, since many vendors still market voice response devices based upon it. This technique, for reference, simply involved direct recording (either magnetic or photographic) of words or word segments on parallel tracks of a rotating drum. Access was very simple, of course, as long as simple messages with small vocabularies (typically 32-64 words) were desired. This technique has the great advantage of very little interaction with the processor, since outputs of seconds in duration could be provided with only one to two bytes of information (ie, the track number) rather than the tens of thousands required by the digital sampling techniques described by Thordarson.

The major disadvantage of this direct recording technique, other than vocabulary size, was the fact that audio or voice output was quantized in time segments equal to a fixed fraction of the rotation time of the drum, and was typically 0.5 or 0.6 s. A smooth, continuous message is very difficult to provide using this technique.

A "hybrid" system developed and marketed by Periphonics Corp has been very successful in incorporating the advantages of both the direct recording technique and sampling techniques described by Thordarson. In this method a patented recording technique is employed, in which samples are directly recorded on a fixed-head magnetic disc in an interlaced manner, with sample size recorded in transition-time spacings rather than as digital data. The recording procedure provides for about 6 s of audio on a single track at 1800 r/min. Since the playback technique involves only selecting the correct track and "start" and "stop" positions on that track, three bytes of data may suffice to output several seconds of audio. The advantages of this technique include: most natural sounding reproduction of recorded voice; variable word-length (to include lengthy phrases); multiple line outputs (up to 93 telephone lines is typical); and very little processor involvement (less than 0.1% of the data throughput required by digital techniques).

This voice-response technique (Voicepac 2000) cannot be disregarded in any serious discussion of state-of-the-art voice response systems.

W. Dwain Simpson
Periphonics Corp
Bohemia, NY
It's also:
• an intelligent terminal with simple I/O.
• a display processor with Z-80 microcomputer.
• a stand-alone computer with optional floppy disc.
• a software development system with assemblers, text editors, and BASIC.
• a keyboard accessible color graphics design machine with vector, circle, arc, and rectangle.
• a color display with variable size alphanumerics.

in a single compact package for your:
• process control systems.
• medical instrumentation systems.
• business graphics/alphanumerics applications.
• data processing configurations.
• credit verifying stations.
• computer aided design.
• topographic and thermography readout.
• utility control central stations.
• corporate financial information access stations.
• software development.
• drafting and graphics design.
• reservations terminals.

*Single quantity domestic USA price for 13" tube with 512 x 256 resolution. 512 x 512 resolution and 15" and 19" tubes available. Illustration is of 19" tube model.

For more information call your local-area Chromatics representative listed below. Or contact one of our factory Applications Engineers at Chromatics, Inc., 3923 Oakcliff Industrial Court, Atlanta, Georgia 30340 404-447-8797.

See you in Anaheim! Booth 1726, NCC exhibit.
“We can use anybody’s .050” centerline cable with AMPLIMITE HDF connectors. And get mass termination efficiency.”

And there are no exceptions. AMPLIMITE High Density Flexible connectors work with all .050” centerline 28-30 AWG round conductor ribbon cable. You get an axial cable-to-connector interface second to none in strength and ruggedness.

AMPLIMITE HDF connectors provide complete packaging flexibility. They are available in 15-, 25- and 37-position sizes, and have through-cable capability for “daisy chain” applications. They intermate with other D-type connectors, including AMPLIMITE all-plastic right-angle headers. HDF connectors are at work in computer peripherals, modems, instrumentation, industrial controls, and word processing systems. They are completely compatible with transmission specification RS-232.

AMPLIMITE HDF connectors give you another plus. AMP technical assistance and support. It’s thorough, complete, professional aid you can call on even during project planning. It can help make sure your design will be efficient and effective right from the start.

There are more advantages with AMPLIMITE HDF connectors:
- Probe-ability for convenient circuit testing with connectors in place.
- Compatibility with “dead center” and “dead edge” designs.
- Matched application tooling assures highest production rates and lowest applied cost.
- Integrated cable strain relief.

For more information on AMPLIMITE HDF connectors, just call Customer Service at (717) 564-0100. Or write AMP Incorporated, Harrisburg, PA 17105.
AMP has a better way ... Mass Termination.

AMP pioneered the concept and today is the acknowledged leader with the industry's widest range of application experience. We have mass termination connectors for discrete wire and virtually any type of cable: ribbon coaxial, flat etched, twisted pair, round conductor, flat flexible. All have preassembled contacts, eliminate costly wire preparation and offer productivity savings and benefits never before possible. If you would like details on any of our other mass termination ideas, call Customer Service at (717) 564-0100.

AMP & AMPLIMITE are trademarks of AMP Incorporated.
APR 4-6—DATA ’78, Sheraton Ctr, Toronto, Ontario, Canada. INFORMATION: Sheila McLaughlin or Jean LaPrairie, Whited Publishing Ltd, 2 Bloor St W, Suite 2504, Toronto, Ontario M4W 3G1, Canada

APR 4 and 6—Invitational Computer Conf, Sheraton Heights, Hasbrouck Heights, NJ; and Valley Forge, Pa. INFORMATION: B. J. Johnson & Associates, 2503 Eastbluff Dr, Suite 203, Newport Beach, CA 92660. Tel: (714) 644-6037

APR 12-14—Pattern Recognition and Artificial Intelligence, Nassau Inn, Princeton, NJ. INFORMATION: Prof Y. T. Chien, Dept of Computer Science, U of Conn, Storrs, CT 06268. Tel: (203) 486-4816

APR 17-20—Design Engineering Show, McCormick Pl, Chicago, Ill. INFORMATION: Clapp & Poliak, Inc, 245 Park Ave, New York, NY 10017. Tel: (212) 661-8410

APR 18-20—16th Annual International Reliability Physics Sym, Town and Country Hotel, San Diego, Calif. INFORMATION: Jerome Sohn, Publicity Committee, Charles Stark Draper Laboratories, 555 Technology Sq, MS 55, Cambridge, MA 02139. Tel: (617) 258-4637

APR 18-20—Mini/Micro Computer Conf and Expo, Philadelphia, Pa. INFORMATION: Robert D. Rankin, 5528 E LaPalma Ave, Suite 1, Anaheim, CA 92807

APR 18-20—The Society for Information Display International Sym, Hyatt Regency Hotel, San Francisco, Calif. INFORMATION: Lewis Winner, 152 W 42nd St, New York, NY 10036. Tel: (212) 279-3125

APR 24-26—28th Electronic Components Conf, Disneyland Hotel, Anaheim, Calif. INFORMATION: J. A. Bruyorton, Mktg Administ­ration Dept, Union Carbide Corp, PO Box 5928, Greenville, SC 29606. Tel: (803) 963-6486

APR 25-26—26th Annual National Relay Conf, Oklahoma State U, Stillwater, Okla. INFORMATION: School of Electrical Engineer­ing, Engineering Ext 301 EN, Oklahoma State U, Stillwater, OK 74074

APR 28-30—PERCOMP ’78, Long Beach Conv Ctr, Long Beach, Calif. INFORMATION: Royal Exposition Mgmt Corp, 1833 E 17th St, Suite 108, Santa Ana, CA 92701. Tel: (714) 973-0880

MAY 9-12—International Magnetics (INTER-MAG) Conf, Palazzo dei Congressi, Florence, Italy. INFORMATION: E. Della Torre, Dept of Electrical Engineering, McMaster U, Hamilton, Ontario L8S 4L7, Canada

MAY 10-12—3rd International Conf on Software Engineering, Hyatt Regency Hotel, Atlanta, Ga. INFORMATION: Harri­Hyman, PO Box 639, Silver Spring, MD 20901. Tel: (301) 459-7007


MAY 18—Trends and Applications: Distributed Processing, Gothenburg, Md. INFORMATION: Distributed Processing, PO Box 639, Silver Spring, MD 20901

MAY 22-26—7th Annual Sym on Incremental Motion Control Systems and Devices, Hyatt Regency O’Hare, Chicago, Ill. INFORMATION: Prof B. C. Kuo, Dept of Electrical Engineering, U of Illinois at Urbana-Cham­paigne, Urbana, IL 61801. Tel: (217) 333-4941

MAY 23-25—ELECTRO ’78, Boston-Sheraton, Hynds Auditorium, Boston, Mass. INFORMATION: W. C. Weber, Jr, IEEE ELECTRO, 31 Channing St, Newton, MA 02158. Tel: (617) 527-5151

MAY 29-JUNE 7—INTERNEPCON MOS­COW ’78 (International Electronics Production Conf), Expo-Ctr, Pavilion 1, Krasnoa Presnaja Pk, Moscow. INFORMATION: Harry Lepinske, Industrial & Scientific Conf Mgmt, Inc, 222 W Adams St, Chicago, IL 60606. Tel: (312) 263-4866

MAY 29-JUNE 6—International’l Conf on Communications, Sheraton Hotel, Toronto, Ontario, Canada. INFORMATION: F. J. Heath, Power System Operation Dept, Ontar­io Hydro Electric Power System, 700 University Ave, Toronto MSG 1X6, Canada

JUNE 5-8—1978 National Computer Conf (NCC), Anaheim Conv Ctr, The Disneyland Hotel Cmp, Anaheim, Calif. INFORMATION: AFIPS, 210 Summit Ave, Montvale, NJ 07645

JUNE 12-13—Microcomputer-Based Instrumentation Sym, Natl Bureau of Standards, Gaithersburg, Md. INFORMATION: Dr Hel­mut Heilwig, Natl Bureau of Standards, Rm A-1002 Administration, Washington, DC 20234. Tel: (301) 291-3181

JUNE 12-15—MIMI ’78 (4th International’l Sym and Exhibition of Mini and Microcomputers and their Applications), Zurich, Switzerland. INFORMATION: Secretariat MIMI ’78 Inter­national Convention, c/o Swissair Postfach, 8058 Zurich, Switzerland

JUNE 12-16—7th Triennial IFAC World Congress, Helsinki, Finland. INFORMATION: IFAC ’78 Secretariat, POB 192, 00101 Helsinki, Finland


JUNE 20-22—International Microcomputers, Minicomputers, Microprocessors ’78 Conf, Palais des Exposition, Geneva, Switzerland. INFORMATION: Joseph C. Mourer, Indus­trial & Scientific Conf Mgmt, Inc, 222 W Adams St, Chicago, IL 60606. Tel: (312) 263-4866

JUNE 21-23—International’l Sym on Fault Toler­ant Computing, Toulouse, France. INFORMATION: IEEE Computer Society, PO Box 639, Silver Spring, MD 20901

JUNE 21-25—International’l Microprocessors and their Applications, Florence, Italy. INFORMATION: Electrotechnical Congress, Florence, Italy

MAY 1-3—Plastic Part Design, Royal Inn/Airport, Atlanta, Ga. INFORMATION: Plastic Design Form Seminars, 1701 N Damen Ave, Chicago, IL 60647. Tel: (312) 278-9311

MAY 15-17—Computer-Communication Net­work Design and Analysis, Chicago, Ill. INFORMATION: Heidi E. Kaplan, Dept 14NR, New York Mgmt Ctr, 360 Lexington Ave, New York, NY 10017. Tel: (212) 953-7262

APR 10-14—Data Communications Systems and Networks, George Washington U, Washing­ton, DC. INFORMATION: Director, Continuing Engineering Education, George Wash­ington U, Washington, DC 20052. Tel: (202) 676-6106

APR 12-14—4th Annual Asilomar Workshop on Microprocessors, Pacific Grove, Calif. INFORMATION: Ted Loliatis, ASI, Inc, 840 Del Rey Ave, Sunnyvale, CA 94086. Tel: (408) 739-6700

JUNE 17-24—Advanced Microcomputer Inter­facing and Programming Workshop, TSS Comivole, Carribbean. INFORMATION: Dr Norris Bell, Virginia Polytechnic Institute and State U, Continuing Education Ctr, Blacks­burg, VA 24061. Tel: (703) 951-6208
Our floppy disk system delivers twelve things DEC's can't.

Like eggs, product benefits are better when they come in dozens. Especially, when they're cheaper by the dozen. For $1,000 less than the RX01, the DSD-210 floppy disk system brings you twelve things DEC can't deliver at any price.

Just load/address 173000 and go with your PDP-11. An all new hardware bootstrap for the PDP-11. No one can offer you a simpler, more reliable way to attach a floppy disk system to your PDP-11.

Save $300 and a Q-bus slot on your LSI-11. With this new interface card with built-in bootstrap, you can save the cost of DEC's REV 11 card and the Q-Bus slot it takes up. The L-11 bootstrap includes dynamic memory refresh, clocking circuits, and bus termination.

The confidence & reliability that only Shugart drives can give. Data Systems uses only field proven Shugart drives, the industry standard for reliability and performance. Your choice of one, two or three of these rugged drives in your DSD-210.

Plus
4. Complete modularity
5. Write protect switches
6. Diskette formatting capability
7. Up to three drives per controller
8. Interchangeable 50 / 60 Hz operation
9. Front panel activity LED lights
10. Front panel system status indicators
11. Self-testing microcode
12. Quick delivery

Data Systems
3130 Coronado Drive
Santa Clara, California 95051
(408) 249-9353

CIRCLE 8 ON INQUIRY CARD
Advanced Micro Devices continues its advanced course in microprogrammable microprocessing.

Step by step, function by function, month by month, we'll show you how to build a fast, powerful microprogrammed machine.

And on December 31, 1978, you'll know what we know. As it turns out, that's quite a lot.

CHAPTER TWO:
MICROPROGRAMMED CONTROL.

At the heart of the microprogrammed machine is a memory and a sequencer.

At a minimum, the sequencer will increment through addresses and branch to other addresses in the memory.

But in more sophisticated architectures, system demands are much higher.

BUILDING A MICROCOMPUTER, CONTINUED.
**AM2910: A ONE-PART SOLUTION TO A FOUR-PART PROBLEM.**

Now there's the Am2910, a one-part microprogram sequencer capable of solving a four-part problem.

It provides the ability to step sequentially through memory locations. It can branch on a single cycle to any of several externally specified addresses. It allows you to jump to or return from subroutines up to five levels deep. And it can count iterations of a loop of instructions or a single instruction up to 4096 times. (Just say how much and how many rounds. It not only counts; it branches out when it's finished.)

**IT WASTES NO TIME GETTING THERE.**

In one part, the Am2910 provides a 12-bit wide address field—enough to address 4096 words of microprogram.

Plus: by combining the Am2910 with our new Am29775 512x8 PROM with built-in output registers, microcycle times of 100 nanoseconds can be achieved. 100 nanoseconds!

If you've got a microprogram control problem in four parts, we've got a solution in one: Am2910.
SYNCHRONOUS TIMING ERROR CHARACTERISTICS

John E. Buckley
Telecommunications Management Corporation
Cornwells Heights, Pennsylvania

Data communications errors can result from incompatibilities between receiver and transmitter timings when asynchronously timed transmissions are being used, as last month's column revealed. Asynchronous timing generally is used for data transmissions of 1800 bits/s and less; synchronous timing is used almost universally over 1800 bits/s. Qualification of these timing methods and data rate ranges is necessary, however, since technically it is possible to use synchronous timing at low data rates. Most current interactive display terminals (CRTS) use asynchronous timing and are electronically capable of exchanging data at rates up to 9600 bits/s. However, they cannot have their inherent timing method easily modified; therefore, they simply retain the asynchronous timing even at data rates that are thought to be indicative of synchronous timing.

The modulator/demodulator (modem) and its associated data terminal are vital to the execution of the synchronous method, since both are active components that must be coordinated in order to generate and recover the transmitted signal. Error probabilities can therefore result from potential incompatibilities between each of these component areas, as well as between the transmitted signal and either of these components. Even if the two modems are each compatible with the transmitted signal, it is still possible to experience data errors because of a basic incongruity between the modem and its data terminal. With asynchronous timing, the passive modem is not involved in signal timing considerations. It merely converts analog and digital signal patterns into their counterparts at rates up to the designed linear bandpass of the modulator and demodulator sections.

This perspective of synchronous timing assigns the occurrence of data errors exclusively to the data receiver. It is important to realize that an actual data error does not exist in a data transmission until the signal is recovered erroneously. Adjustments in the data transmitter may correct some errors. Since actual data error occurrence, however, is a function of the data receiver, this discussion of synchronous timing error characteristics will focus on the data receiver perspective.

When data are transmitted using this method, a continuous time spectrum of data signals is treated as a unit. The timing aspects are generated and recovered with respect to the entire time spectrum, without regard to the individual segments that comprise that spectrum. While asynchronous transmission focuses on each data segment (ie, character) as an independent unit, synchronous transmission deals with multiple segments as a unit, and hence refers to data blocks that are made up of a number of characters.

To recover a synchronous data transmission, both of the modems must first be synchronized with respect to the occurrence and duration of each transmission sample, as well as the digital data bits represented by that sample. This level of signal compatibility is typically within the jurisdiction of the modems. The second level of timing compatibility, which is the responsibility of the digital data terminal devices, addresses the proper recovery of the individual data bytes or characters in addition to the value of the separate bits comprising those bytes. A compatible and synchronized exchange of digital bit streams and timing clock signals must be maintained between the modem and data terminal. If these areas of required timing compatibility are all achieved, data reception will be free of timing related errors. Even with compatibility among all these timing factors, it is still possible to have data errors due to actual transmission signal permutations.

Synchronized recovery of the transmitted information sample must first be achieved and maintained. Most data sets or modems operating over 1800 bits/s are multilevel devices. At lower transmission rates, a unique
Emerged as the tough competitor
for standard and custom motors

Many O.E.M.'s count on Doerr Electric for custom designed and off-the-shelf standard motors. We put over 35 years of manufacturing experience into every motor we make. Doerr Electric has the engineering strength, production facilities (7 plants), quality control, and competitive pricing to meet your needs.

You can count on tough-to-beat Doerr Electric motors for demanding performance and year-after-year reliability. For details, write or call the Doerr Electric Sales Dept.

Doerr Electric standards include AC and DC fractionals, integrals...single phase, three phase...explosion proof...1/8 to 30 hp...NEMA 48 to 286T frame including over 200 C-face models. Special designs, too...severe duty, reversing, synchronous, pancake, encapsulated, hoist duty, high frequency, arbor, close-coupled pump, and shell motors. Doerr Electric also produces gear reducers and gearmotors. SCR speed controls designed for chassis, wall, or remote mounting.
Sperry Univac mini's can

We use an Auto-trol Corporation system to draw printed circuits for our new mini's. Every one of the Denver-based firm's automated design and drafting systems contains one of our own Sperry Univac mini's.

The real-time capability of Sperry Univac mini's allows each Auto-trol interactive, multidiscipline system to support up to twelve design stations. Not only can the designer perform a variety of design/drafting functions in 2 and 3 dimensions, but also concurrently generate bill of material, wire lists, job accounting, and other tasks.

The Sperry Univac mini behind this amazing system is just part of our complete family of mini-computers supported by powerful software.

One of them is right for your system application. Whether it be business data processing, scientific, instrument control, or data communications.

For more information, write to us at
draw their own replacements.

Sperry Univac Mini-Computer Operations,
2722 Michelson Drive, Irvine, California 92713.
Or call (714) 833-2400.
Sperry Univac. Mini's that think like mainframes.
They should draw your interest. Even if you don't draw schematics.
analog information sample or state is generated by the modulator for each digital state maintained on the Send Data lead of the EIA interface to the modem. With multilevel modems, this sample represents the actual digital values of two or more consecutive data bits presented in sequence to the Send Data lead of the modem's digital interface. With a dibit modem, one of four different information samples may be generated by the modulator to the transmission channel; tribit or quadribit modems generate one of eight or one of 16 possible information samples. This data compression technique accounts for a lower baud rate (analog) being generated by a higher bit rate (digital).

Both the generating modulator and receiving demodulator must be coordinated with respect to the occurrence of each specific information sample. This can be accomplished with the initial transmission of a synchronizing pattern to the demodulator. While this pattern has no correlation to actual data content, it does contain sufficient signal transitions to permit the demodulator to establish a framing reference of the transmission sample. It is exchanged solely between the two modems, typically occurring between the activation of the modulator's Request to Send EIA lead and the Clear to Send lead response for controlled carrier modems. With continuous carrier modems, this procedure is performed automatically on the initial power on and channel connection state. Whenever there is a period of nondata transmission, this synchronizing procedure is again performed to insure that information sample synchronization is maintained. During actual data transmission, sufficient signal transitions occur to maintain the required synchronization.

This pattern's actual content and recovery parameters are distinct for each modem manufacturer. Use of modems of different manufacture on the same channel, a common practice with lower data rate transmissions, is not possible with higher data rates. While some exceptions may exist, the user is unknowingly risking a potential timing incompatibility. It is more prudent to use the same modems on the same channel.

The modulator establishes the framing synchronization of the transmission sample; the demodulator must detect and adjust to this synchronization in order to properly recover the information sample. If initial synchronization between the two modems is being experienced, the problem usually is the demodulator. In such a case, it is important to confirm that the modulator is not generating an inconsistency in the timing of the synchronizing pattern. This jitter occurrence can also be introduced by the interconnection communications channel; thus the demodulator may be experiencing inconsistent framing references from successive information samples.

Once the synchronizing pattern is properly recovered and the demodulator has adjusted its internal timing to meet the timing of the remote modulator, the actual data transmission can occur. As each data information sample is recovered by the modem, the actual digital bit value sequence represented by that information sample can be reconstructed and sent to the associated digital device at the EIA interface. At the same time, a digital clocking signal that is in phase with the generation of the digital data bits is sent to the data device.

In more sophisticated modems, the digital clocking signal is generated by an independent digital timing source associated with the demodulator. Only the relative phase of this clocking signal is adjusted with respect to the generation sequence of the reconstructed digital data bits. Some less expensive synchronous modems do not utilize an independent timing source at the demodulator. In these modems, the clocking signal is derived directly by signal changes of the received information sample, making it possible to properly reconstruct the digital data bit sequence with respect to bit value and duration, and to generate a clocking signal which has jitter or is momentarily out of phase due to a permutation of the analog characteristics of the recovered information sample. The result is that the data device associated with the modem recovers an erroneous bit(s).

Beyond this point in the transmission, the responsibility for synchronization becomes associated primarily with the receiving data device rather than the modem. The information sample timing has been synchronized, the digital data bits have been reconstructed properly, and a clocking signal has been generated that is in phase with the digital data bits being sent to the receiving data device. The data device must now determine the structure of a data byte or character.

For correct identification of the beginning and ending bits of each data byte, a series of synchronizing characters or bytes must precede each transmitted unit or block. These patterns are distinct from those required by the modems. A synchronizing character contains a known bit sequence that has been prestored in the receiving data device. It receives each bit, adds it to the previously received data bits, and makes a comparison with the prestored bit sequence. If the comparison is valid, the following number bits that are known to comprise a byte are accepted, and the comparison is performed again. If a match is found, byte synchronization is declared by the receiving data device.

Byte synchronization is usually dependent on two successive valid byte comparisons. The transmitting data device must precede each block or transmitted unit with a minimum of three synchronizing characters. It is recommended that more than three such characters be transmitted in actual practice. In this manner data bit errors or occasional recovery latency at the demodulator can be overcome automatically without the actual occurrence of a data block error.

Once the byte synchronization status is achieved, the receiving data device merely counts the received data bits and determines a byte each time the established number of bits/byte has been reached. Synchronously timed data transmission has an inherent requirement: the data content must somehow instruct the receiving data device that the block has ended, reverting it back to search for byte synchronization. Terminating the transmitted data block with an End character accomplishes this. The End character is similar to the preceding synchronizing characters in that it is of a fixed and known bit pattern. The receiving data device begins to search for the End character with each successive character once byte synchronization has been achieved. When the End character is detected, the receiving data device reverts to searching for the next synchronizing character.

Every data communications system utilizes data error correction schemes. From the simple parity detection method to polynomial self-correcting codes, these procedures are intended to protect against transmission-induced data errors. Unless timing compatibility is achieved and maintained, these traditional error protection procedures are ineffective. Timing compatibility is realized during the initial application design and implementation periods—not after the network has begun its attempted data transmissions.
Your minicomputer could operate faster and more reliably with fixed-head disc storage...

If you’re presently evaluating auxiliary memory for your minicomputer, you should know more about the price/performance of today’s fixed-head disc storage. Thanks to recent manufacturing refinements and improved designs, this fast, reliable memory is affordable for many new applications.

Fixed-head disc storage has long been the choice for those minicomputer systems operating in hostile environments—or for those demanding fast access times. Today, its reliability and speed come with a lower price tag. And you should carefully consider what this new price/performance means before you select your next auxiliary memory.

We’d like to help you evaluate fixed-head disc storage in today’s terms by sending you our file of application and product data. To get your copy, use the coupon below.

We’d like to tell you why...

DATAFLUX

1050 Stewart Avenue Sunnyvale, California 94086
Telephone: (408) 732-7070   TWX: 910-339-9399

CIRCLE 12 ON INQUIRY CARD
Network Processing Systems Provide Support
For SNA/SDLC Users With 3790 Emulation

To meet the increasing user demand for batch and interactive mainframe communications on the same synchronous communications line, Computer Automation, Inc, 18651 Von Karman, Irvine, CA 92713 will offer its SyFA network processing systems with full Systems Network Architecture (SNA) compatibility, including an IBM 3790 communications controller emulation package using synchronous data link control (SDLC) line protocol. Expected to be delivered by the third quarter of this year, the emulation package enables a SyFA system to appear to an IBM mainframe as a 3790 communications controller, while offering additional features of powerful local processing and mass storage capability.

A programmable controller containing a microprocessor is used to implement SDLC. SNA/SDLC overhead functions from the system’s CPU are offloaded to the microprocessor, which has its own 16k dedicated RAM. The system thus has inherent flexibility to adapt to future changes by IBM in network protocol details.

The 3790 communications capability will support proper error recovery and all SNA commands with proper responses and handshaking. SDLC protocol including bit stuffing, CRC checking, and message framing will be fully supported. Transmission speeds will be up to 9600 baud, full-duplex operation.

These capabilities are provided by the SDLC processor operating with an SNA-3790 software emulator executing in the system CPU’s main memory. The facility allows SyFA systems to communicate in a multidrop configuration with the mainframe system. SNA communications are initiated or received via any of 24 terminals running applications on the system. Application programs, written in high level SyFA Business-Oriented Language (SyBOL), may be developed on local systems, or centrally developed and down-line loaded to all distributed systems.

The system currently supports IBM 2780 and 3780 RJE and interactive 3270 terminal emulation; under development are an IBM 360/20 HASP workstation emulator and ICL 7020 emulator. All emulators operate under the SycLOPS operating system. Circle 170 on Inquiry Card

Study Recommends Optical Fibers for Navy Communications

A recently-completed 10-month study has recommended the use of optical fibers as a means of upgrading U.S. Navy Shore communications, according to GTE Sylvania, Inc, General Telephone and Electronics Corp, One Stamford Forum, Stamford, CT 06904. The fibers are immune to natural and man-made electrical interference, are highly reliable, easy to maintain, and most secure. Other major military considerations are large bandwidth, small size, light weight, and tolerance to high temperatures and vibrations.

Undertaking the study for the Navy Electronic Systems Command, Washington, DC 20360, the company investigated several existing radio and cable links for replacement by optical fibers. Among initial recommendations was a cable that carries computer information between key terminals in Hawaii, as well as microwave links at facilities in that state. The study also suggests ways to continue communications after partial loss or disruption to the systems, to increase speed in processing telephone calls, and to make further use of available frequencies while reducing manpower requirements.

Unit Connects Four Polled Terminals to Single Synchronous Modem

Model 500 modem sharing unit allows four terminals to be connected to and share a single modem EIA RS-232 digital input. Unit op-
Now, Artec has an expandable elephant for everyone!

8K-32K of static RAM memory. Fully assembled or in kit form.

No matter what your needs, Artec has a memory board for you. You can start with 8K of TI 4044 memory on a 5.3" x 10" card and work your way up to a full 32K in 8K increments. The access time is only 250ns. The memory is addressable in 4K blocks and is perfect for S100 and battery augmented systems. The Artec 32K Expandable Memory has four regulator positions, bank select and plenty of room for all necessary support hardware. It uses less than 1 amp per 8K of memory (3.9 for 32K), and only +5 volts.

For five years Artec craftsmanship and reliability has been proven in tough industrial use. Now, you too can enjoy breadboards and memories that will work time after time. Send for an Artec board, your order will be sent the same day as received.

<table>
<thead>
<tr>
<th>Kit: Board &amp; 8K of memory</th>
<th>$285.00</th>
<th>Fully Assembled Board: 8K</th>
<th>$310.00</th>
</tr>
</thead>
<tbody>
<tr>
<td>8K add on</td>
<td>$250.00</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Full 32K board</td>
<td>$935.00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

GP100—$20.00
Maximum design versatility along with standard address decoding and buffering for S100 systems. Room for 32 uncommitted 16 pin IC's, 5 bus buffer & decoding chips, 1 DIP address select switch, a 5 volt regulator and more. High quality FR4 epoxy. All holes plated through. Reflowed solder circuitry.

WW100—$20.00
A wire wrap breadboard, similar to the GP100. Allows wire wrap of all sizes of sockets in any sizes of sockets in any combination. An extra regulator position for multiple voltage applications. Contact finger pads arranged for easy pin insertion.

Buffering Kit—$12.65
All the necessary components to bootstrap any Artec board into your system. Buffering I/O, DIP switch heat sinks and every support chip you need.

TO ORDER: Use your Mastercharge or BankAmericard. Or just send along a money order. We can accept only U.S. currency. Please include $3 handling on all orders. California residents add 6.0% sales tax.

FOR MORE INFORMATION: For more information about these or any of Artec's complete line of circuit boards or for either industrial or personal use, please call or write. A catalog will gladly be sent.

Please send me: (Include Quantity)
- 32K
- GP100
- WW100

□ I've enclosed a money order.
□ Mastercharge No. __ Exp. Date
□ BankAmericard No. __ Exp. Date

Name ___________________________ Address ___________________________
City ___________________ State __________ Zip __________

Calif. Res. add 6% Sales Tax __ $3.00 Handling Enc
10% discount for students & computer club members.

ARTEC ELECTRONICS, INC.
605 Old County Rd., San Carlos, CA 94070
(415) 592-2740
In application of Avanti’s modem sharing unit, distance between A and B can be coast to coast, building to building, or city to city; CPU at A polls terminals at B. Modems are any long haul types. Model 500 is up to 50 ft (15 m) max from terminals, or 1000 ft (305 m) max when equipped with optional drivers.

Tone Separation Filter Supplies High and Low Frequency Outputs

The model 6300-001 tone separation filter features a low power hybrid IC design consisting of three independent operational amplifier stages that separate composite low and high frequencies into two independent high and low group tone outputs. Contained in a 6-pin, hermetically-sealed package, the device has been developed by Data Signal Corp, 40-44 Hunt St, Watertown, MA 02172 for systems requiring an interface with communication systems using Touch-Tone® decoders, as well as for mobile communications, transceiver applications, and modem interfaces.

Dual or single power supply operation is possible. Input impedance is 20 kΩ typical, input voltage range is ±12 Vdc, and gain is ±0.25 dB at 941 Hz (for low group output) and ±0.25 dB at 2909 Hz (for high group output). Additional specifications are power dissipation of 60 mW at ±12 Vdc, and separation between bands of 30 dB.

Circle 171 on Inquiry Card

Report Concludes International Satellite Communication Experiment

Comprehensive final and summary reports on the recently-completed international experiment in high speed computer communications via satellite have been submitted by Communications Satellite Corp (COMSAT), 950 L’Enfant Plaza, SW, Washington, DC 20024 to the Federal Communications Commission. COMSAT Laboratories, IBM Corp, the French Ministry of Posts and Telecommunications (PTT), and Symphonie, the
WE'RE HELPING KEEP TRACK OF THE WORLD FOOD SUPPLY

IPS image processing equipment and systems are helping scientists inventory worldwide crop conditions to prevent future food shortages. It is just one of the ways that our image analysis and enhancement capabilities are being used to better understand and improve the world around us.

Stanford Technology Corporation's IPS products have consistently led the way in improved image processing concepts. With the most advanced selection of products and services, From multispectral cameras and viewers to low-cost analog video processors to large scale multi-terminal digital image processing systems. Our Model 70 digital image computer, performing up to 10 million arithmetic operations per second, is but one example of our heads up commitment to advancing the state-of-the-art in image processing.

IPS systems are backed by the most complete software packages in the business. All software is written in FORTRAN for easy integration into your host computer system. Now, you can have processed images in hours, not months. And, our software and hardware are modular so you can expand your system without costly revisions.

IPS systems are bringing new dimensions to advancements in agriculture, medicine and industry. Maximum likelihood multispectral classifications aid researchers find new farmland. Medical specialists now have more precise diagnostic tools. And, non-destructive test engineers get more accurate data.

It's no wonder that IPS products from Stanford Technology Corporation are being used worldwide to make the world more livable. To see how you, your company or your country can do more with image processing, call or write today!

NOBODY IS MORE INTO IMAGE PROCESSING

Stanford Technology Corporation
660 N. Mary Avenue
Sunnyvale, California 94086
(408) 737-0200
TELEX: 348467 STANTECH SUVL
14, Avenue Industrielle—1227 Carouge, P.O.
Box 52, 1211 Geneva 24, Switzerland. Telephone is 937724 (Area 022), Telex 289160.

CIRCLE 14 ON INQUIRY CARD
What engineering about using micro

Microcomputers are changing the competitive picture in hundreds of industries, in thousands of applications. Designers are using microcomputers to create new products, even new markets. Microcomputers are breathing new life into existing products and providing competitive advantages in both price and performance.

For management, there's an added challenge. What's the most profitable way to take advantage of the microcomputer revolution? Should you start from scratch, dedicating time and resources to component-level design? Or should you take advantage of fully assembled and tested "computers-on-a-board"?

You didn't have a choice until just two years ago. That's when we introduced the first single board computer. Like "super components," single board computers have made it easy to add intelligence to any system.

Sheer economics is one reason why. Up to 1,000 systems a year, you're money ahead with single board computers. That's based on a tradeoff formula that carefully considers amortized development and testing expenses, as well as direct material and labor costs.

Then, when production volume makes it more economical for you to switch to components, we'll provide all you need to do the job yourself — manufacturing drawings, pc artwork and a volume source for all the essential LSI components.

Time saved is another important reason single board computers make sense. You're into production sooner, without time spent developing the computer sub-system. Your engineers can go directly to the design of application-dependent hardware.
managers should know computers profitably.

RMX-80™ Real-time Multitasking Executive gives you a head start in software development, without the need to reinvent system software for every application. Intellec®, our microcomputer development system, speeds application software development. It puts PL/M and FORTRAN-80 (ANS FORTRAN 77) high-level programming languages and a macro-assembler at your command. And supports full text editing, relocation and linkage capability. In-Circuit Emulation, with symbolic debugging, provides a diagnostic window into your prototype to speed and simplify system development.

Our growing selection of iSBC™ products gives you the flexibility to tailor a system to your specific application, without compromise. Choose one of our five single board computers, starting at $99.* There's a full selection of memory expansion boards, communication interface boards, digital and analog I/O boards, mass storage systems and a high speed math processor. Or you can start with one of our packaged System 80's.

You're assured of the highest reliability when you build your system around an Intel single board computer. For example, MTBF for our iSBC 80/10 is 91,739 hours at 25°C. Ask for your copy of our iSBC Reliability Report.

There's also the security of Multibus™, the multi-processing bus architecture we developed for single board computers. Multibus has become such a widely accepted industry standard that today there are over a hundred Multibus-compatible products available from 42 independent companies. And Multibus is your guarantee of compatibility with future Intel iSBC products.

Get started with our comprehensive iSBC System Configuration Kit. It's a catalog of Intel single board computer products, with detailed configuration instructions and worksheets to help you define the optimum iSBC solution for your needs.


*ISBC 80/04, domestic U.S. price, 100 quantity.

Circle 15 for iSBC Configuration Planning Kit. Circle 16 for pricing and configuration assistance.
French/German communications satellite program, jointly conducted the study.

The experimental program involved transmission of data at 1.544M bits/s between an IBM 370/158 computer in LaGaude, France and a similar computer in Gaithersburg, Md, using 15-ft (4.6-m) antennas and the Symphonie satellite. Copies of the reports may be obtained by sending a $10 check (payable to “Communications Satellite Corporation”) to Laboratory Records, COMSAT Laboratories, PO Box 115, Clarksburg, MD 20734.

**Plug-In Modules Expand Test Unit’s Timing Capabilities**

Expanding the usefulness of asynchronous Data Tech 9600™ test units into some applications in synchronous networks, two plug-in modules from Atlantic Research Corp, 5390 Cherokee Ave, Alexandria, VA 22314 permit measuring and generating of on/off times. Time measurement module (ATM-1-1) allows the test unit to measure on- or off-time to any RS-232/V.24 control lead, while measuring duration of carrier dropout on a full-duplex circuit and providing time delay measurements between any two interface signals. Common measurements are ready to send/clear to send (RTS/CTS) turnaround time, the reverse from carrier on to CTS/RTS, or signal quality training time on Bell 208/209 data sets.

Time generating module ATG-1-1 provides flexibility in inserting delays where needed in various applications. It allows the test unit to perform such tasks as full- or half-duplex automatic polling, with return message capability. A delay can also be inserted to allow a printhead to return before another message is sent. Circle 174 on Inquiry Card.

**Third Generation and Mini Version of Exchange System Are Offered**

PACX III, a third generation private automatic computer exchange system, features two enhancements. The first is that terminal users may use the terminal keyboard class select system to request a specific service class. The unit searches for a free port of the requested class—if it is found, the connection is made; if no service is available, the terminal is disconnected.

The second addition is a statistics port which replaces the standard control/monitor facility of models I and II. Connected to the CPU or other data handling device, the port accepts commands and generates statistical data at 2400 bits/s asynchronous, accompanied by time of day. Messages are in ASCII and use mixed radix port and terminal numbering system.

Gandalf Data, Inc, 1019 S Noel St, Wheeling, IL 60090 is also offering a miniature version of the system (MINI-PACX) for high speed asynchronous and synchronous operation up to 9600 and 19.2k bits/s, respectively. Easily reconfigured, the system handles up to 48 terminals and 32 computer ports of varying speeds and communications codes allowing terminal switching port selection and contention. Features provide use of dedicated lines which can be owned or rented with no business line charges, fast response to request for service, and availability of statistical data on usage of terminals and ports. Circle 175 on Inquiry Card.
Controls your
DEC LSI-11*
Moving Head Disc System

Offers you
Plug-in compatibility too!

Moving Head Disc Controllers are not new. But this one is . . . it's the Model DI-C03. What makes it new is its single quad size, made possible with a bipolar microprocessor and other exclusive Dynus circuitry. The module provides direct interface with your new or existing LSI-11 . . . and it's transparent to DEC's RT-11* & RSX-11S* operating systems.

Capabilities offered by the Dynus Controller include control of up to 20 megabytes of online storage • compatibility with standard 2315 or 5540 cartridge drives • storage of 2.5 to 5.0 megabytes per cartridge • DMA transfer rate of 6.4 microseconds per word • an eight word FIFO buffer for DMA latency • and two additional address bits for 128K words of direct addressing for upward compatibility to future LSI-11s.

In addition to complete interface compatibility with the LSI-11, the DI-C03 mates with any industry standard 1500 to 2400 RPM disc drive having 100 or 200 TPI capability.

Write or call for complete details or a demonstration. Discover how easily you can control your DEC LSI-11 Moving Head Disc System.

3198 G Airport Loop Dr., Costa Mesa, CA 92626
Telephone: (714) 979-6811

*Trademark Digital Equipment Corp.
How 36 trigger points can simplify analysis of your microprocessor-based systems.

5ns Glitch Capture. Latch mode for glitch detection, or sample mode, can be independently selected for channels 1-8 and 9-16. Wide bandwidth BNC input allows capture of pulses as narrow as 5ns.

Mixed Logic Thresholds. Select one threshold voltage for channels 1-8, another for 9-16. Dial in ECL, TTL, MST, any of three user-preset values or continuously variable level.

Display Control. Select timing diagram, data domain logic state display or map mode dot pattern of system operation, using the accessory 116 Display Control. Memory feature permits comparison of current and stored system characteristics.

Precise Memory Control. Pretrigger recording enables you to split the 512-word memory to capture data on both sides of the trigger event. Or, with Delay Mode, start of recording can be delayed as long as 9999 clock intervals after the trigger.
Designing a microprocessor-based system? There's no better way to get a precise, detailed look at both 8-bit and 16-bit microprocessor system operation than our 16-channel, 50 MHz logic analyzer.

Plug in two of our 10-TC active probe pods and the 1650-D's combinational trigger capability is expanded to trigger on words up to 36 bits long. That gives you the power to record and analyze up to 16 digital signals triggering from up to 20 additional locations. Now, with the 1650-D, you can trigger on word lengths that you just couldn't detect before.

Versatility is the key to the 1650-D's popularity with designers working on microprocessor system development, instrumentation interfacing or analysis of real-time digital circuits. With the 116 Display Control, the 1650-D gives you the capability to analyze both timing and logic state displays. That's the key to simplified hardware/software debugging and integration.

A Latch Mode on the input signal enables the 1650-D to detect and record glitches or pulses as narrow as 5ns — vital information when troubleshooting the operation of digital circuits. Or, for data analysis, Sample Mode ignores synchronous glitches not coincident with the data clock.

There's not space here to give you all the details on how our 1650-D, with 10-TC probe pods and 36-bit trigger, can simplify your task. But we'll gladly send you detailed information on the 1650-D and our entire line of logic analyzers, from the budget-priced 920-D to the ultra-fast, 200 MHz 8200. And, at your convenience, we'll arrange a demonstration of Biomation's logic analyzers in your lab, capturing and displaying the data you work with.

Write, call or use the reader service card. Biomation, 4600 Old Ironsides Drive, Santa Clara, CA 95050. (408) 988-6800. TWX: 910-338-0226.
Digital Multiplexing Transmission System Suits Military Use

Better means of scrambling calls and other signals is available with the Delta modulation multiplexer system DX 15-60, developed jointly by Siemens AG, Postfach 103, D-8000 München 1, Federal Republic of Germany and AEG Telefunken. It complies with EUROCOM recommendations and is suitable for mobile and stationary use in military communications networks.

Between 15 and 60 voice circuits in the frequency range of 300 to 3400 Hz can be transmitted over physical circuits or radio paths. The continuously variable slope delta modulation method of digitalizing analog speech signals is used. In spite of the 32k-bit/s rate per voice channel, good intelligibility is guaranteed under poor transmission conditions.

In addition to the multiplexer, the system consists of a terminal circuit unit for connection of 2-wire subscribers, and a line connecting unit enabling the multiplex signal to be transmitted via cable links longer than 4 km. Shorter cable paths use a simplified line section incorporated in the multiplexer.

Circle 176 on Inquiry Card

Communications Growth and Achievements Are To Continue Through 1980's

Launching of a "super satellite" in the mid to late 1980's, capable of direct communications with portable handheld telephones, and the introduction of a nationwide packet switching all-Bell system network (probably by 1979) are developments predicted by A. Terrence Easton, president of International Communications Management, Inc, 690 Beach St. Suite 428, San Francisco, CA 94109. This would drop the price of 1-min nationwide calls to 0.1 to 0.15¢, billed in 6-s increments.

Addressing the Bell Systems Services forum at the Interface West Conference, Easton said that development of AT&T network services—"mini-CCSA networks," nationwide automatic call queuing, usage-sensitive leased lines, and switched 56k-bit digital circuits—"will be the technological fallout of the super-satellite and computer based 4E toll exchange 'marriage.'" The communications revolution will have a great impact on business and the American society. Moving toward the 1980's, the four competing "super carriers" will be AT&T, ITT, IBM, and SPC.

Network Interface Packages Are Offered for Additional Systems

Software packet network interfaces for Burroughs 6700 and 7700 systems and Univac 1100 series systems are available from Telenet Communications Corp, 1050 17th St, NW, Washington, DC 20036 under a licensing arrangement. Many simultaneous virtual connections can be handled over a single full-duplex access channel connecting the computer to the network. Features include full error control and statistical multiplexing. The Burroughs interface supports asynchronous terminals and uses the CCITT X.25 packet protocol; the Univac interface operates as a user program at the real-time level, and uses the company's host interface protocol to handle asynchronous terminals.

Circle 177 on Inquiry Card

Distributed Processing Expansion Adds 3270 Compatibility

Providing remote job entry and clustered 3270-type interaction with a host data base, the 1670 distributed processing system with 3270 compatible display terminal performs a mix of local functions ranging from interactive data entry to batch corol applications. Hardware includes up to 98,304 bytes of 750-ns main memory, up to 96M bytes of disk storage, and use of up to 28 CRT terminals in a single system.

Harris Corp's Data Communications Div, 11282 Indian Trail, PO Box 44076, Dallas, TX 75234 has designed the system to be fully hardware and software compatible with all 1600 remote batch terminals and distributed processing systems. Modern speeds for the switchable terminals are up to 9600 bits/s; non-switchable 1675 terminals can operate up to 4800 bits/s into the processor.

Circle 178 on Inquiry Card
Two very sophisticated desk top computers with two very unsophisticated price tags.

We're Intelligent Systems Corporation and we've developed two brand-new stand-alone desk top systems. Both are capable of handling an incredibly diverse range of business, control, research and financial applications—in color. Both have a better price/performance ratio than any other compact computer system on the market.

Take a look at the Intecolor 8031. A compact 13-inch 8-color CRT, it comes complete with graphics hardware and software, a built-in mini disk drive for extra storage, plus "File Handling BASIC" which lets you create, delete, and retrieve program segments from storage, by name.

Now take a look at the Intecolor 8051. Perfect if your needs call for a large-screen format. It comes with the same standard features as the 8031, but it has a big 19-inch diagonal screen and external mini disk drive.

We also have a variety of options available for both units, including a convenient bi-directional desk top printer and a new 2708/2716 PROM programmer.

Contact the ISC representative nearest you for a working demonstration of these two highly sophisticated, versatile and dependable desk top systems. Prices are based on a one unit, cash-with-order basis. Guaranteed 30-day delivery or your money back.

Intelligent Systems Corp.
5965 Peachtree Corners East
Norcross, Georgia 30071
Telephone 404-449-5961 TWX: 810-766-1581
It took the LSI-11 microcomputer to put real processing power at a kit-builder's fingertips.

For years now, lots of people have wanted their own personal computers. Well now they can have one. The Heath Company of Benton Harbor, Michigan has just announced a powerful personal computer in kit form. It's designed around the LSI-11—the most powerful, most software-supported microcomputer ever made.

For Harry Archer, Heath Design Engineer, anything less just wouldn't have been enough. "We took a long hard look at every 16-bit computer, including minis. Nothing compared with the LSI-11. Either the price was too high, or the performance was too low.

"With the LSI-11 we can give hobbyists as much performance as they could ever use.

"And the LSI-11's low price allows us to offer a complete package for only $1295."

The basic kit includes a fully-wired and tested 16-bit LSI-11 CPU with 4K expandable RAM. Flexible I/O interface accessories. Complete system software package and high-level BASIC and FOCAL.

Since the instruction set is virtually the same as the PDP-11/34, the new Heathkit HII is capable of generating highly sophisticated programs. And because the LSI-11 is part of the PDP-11 family, the HII can draw from a large array of peripherals and a huge library of applications software.

"The applications software and ease of programming really turned us on. In fact, it was the deciding factor," says Archer.


"There are plenty of game-oriented programs available to the hobbyist. Now with our LSI-11-based kit, they've got some very sophisticated scientific and financial oriented software."

Although the new kit is aimed at the hobbyist market, the LSI-11's power, peripherals and software also make it ideal for education, small business and industrial applications.

When the Heath Company wanted to build the best computer kit available, they knew exactly what to do.

Multiuser Computer Systems Designed to Offer Enhanced Throughput and Response Characteristics

The ECLIPSE M/600 minicomputer is claimed to provide performance comparable to that of mid-range mainframes. To accomplish this, Data General Corp, Rt 9, Westboro, MA 01581 designed the system with advanced architectural features. Comprehensive 1/o, demand paged memory management, and processing speed enhancement throughput and response characteristics fit the machine to multiuser environments.

Among the system’s features are capacity for up to 1M-bytes of semiconductor memory, and a demand paging facility to optimize memory utilization in large online applications. A 3-level 1/o management system (ioms) includes an independent 1/o processor with 64k bytes of local memory, a standard data channel, and a burst multiplexer channel (bmc) that allows a 10M-byte/s transfer rate. This feature provides hierarchical control for low, medium, and high speed peripherals. First level of ioms, the bmc is a high speed direct communication pathway between main memory and high performance peripherals like fixed-head disc subsystems and 96- or 190M-byte disc storage subsystems. Data transfer rates on the bmc can attain the full main memory system bandwidth, resulting in a very fast aggregate rate—10M-bytes/s. Up to eight high speed controllers can connect to the bmc, resulting in a potential system expandability of up to 6G bytes.

A standard data channel comprises the second level of the 1/o control hierarchy. It handles communications between the system’s job processor and medium speed peripheral equipment such as magnetic tape and cartridge disc drives. It also acts as a high speed—up to 2.5M bytes/s—interface between the job processor and the third-level 1/o processor (iop) for low speed peripheral devices.

The iop is an independent processor with an Eclipse instruction set and 64k bytes of local memory. It processes and buffers data input from low speed peripherals such as display and printer terminals, card readers, and asynchronous communications devices. The iop acts as a frontend processor for the M/600, off-loading the job processor by buffering all low speed input, checking it for errors, and sending it to the job processor one logical record at a time. It also receives all terminal output from the job processor and transmits the data back to as many as 64 terminals at the speeds they require. By absorbing the character-handling overhead in large multiterminal applications, the iop frees up the job processor for high speed processing.

System processor is a job processor having a 200-ns microcycle and a microprogrammed architecture that incorporates the standard Eclipse instruction set along with extensions. Instructions include both 16-bit single word instructions for efficient memory utilization as well as 32-bit double word instructions for extended addressing range. Single word and block move instructions transfer large amounts of data. System instruction sets include four source data processing instructions for business and scientific applications.

Systems are available with MOS memory expandable to 1M byte in 64k-byte increments and core expandable to 512k bytes in 32k-byte increments. MOS has read and write cycles of 500 and 700 ns, respectively, while core has an 800-ns cycle time. All semiconductor memory has error checking and correction (ercc) to maintain maximum data integrity.

A demand-paged memory management facility under control of the advanced operating system (aos) executive optimizes multiple-user access to main memory by reducing individual requirements at any given time. This is done by automatically dividing each user’s memory space into “pages,” and keeping only active pages in main memory, while other pages are stored on fast access devices. Working with an aos page-
The price you pay for success just went clown. Way clown.

You pay a price to be successful with computers. A high price.
But you don't pay in cash. You pay in aggravation. Lots of it. Late nights. Plenty of them. And pains in your gut. Sharp ones.

At Perkin-Elmer we're working to bring down that price. Here's how.

Tell us what you want in computer products.

We build computers and peripherals for people who've been there before. People who have had enough aggravation. People who know what they want. And aren't afraid to tell us.

In fact, we encourage our customers to tell us what they want. Not the other way around. Which, if you think for a minute, is a terrific first step on the road to success.

But, the real secret to success is service. The old-fashioned kind. The kind where we go to great lengths to make sure you succeed. The kind that only a Fortune 500 company can provide.

We'll do everything we can to make you successful.

For us, service begins with building computer products for people to use comfortably. Invariably, that pays big dividends in less operator fatigue and more usable work over the life of the product.

But, we don't stop there. We test every product. For two reasons: to make sure you get exactly what you order and to prove to ourselves that our product meets our own exacting specifications.

We provide training, too. At your place or ours. And if you need customer service, one toll-free call gets it. Days. Nights. Weekends. We're there.

Think about that when you're buying your next computer, peripheral, or system. Then call Perkin-Elmer. And pay less for success.

For more information, write Perkin-Elmer Data Systems Sales and Service Division, 106 Apple Street, Tinton Falls, New Jersey 07724 or telephone toll-free (800) 631-2154.

PERKIN-ELMER Data Systems
Your IC lead frames look like this at 30X enlargement (unretouched). Because they are punched out of metal, the edges are rough, jagged and irregular. In contrast, the flat sides of the lead frame are smooth, even and perfectly plated.

**THEIRS**

An ordinary edge-bearing socket contact after 5 insertions of DIP lead frame. Contact has been spread apart to show inside faces of contact. Notice how the contact has scars and abrasions from rough, irregular edge of IC lead frame. Electrical contact is degraded and resistance is increased. Reliability is obviously reduced.

Leads frame in place in an ordinary edge-bearing contact.

**OURS**

ROBINSON-NUGENT "side-wipe" socket contact after 5 insertions of DIP lead frame. Contact has been spread apart to show inside faces of contact. See how the RN contact—because it mates with the smooth, flat side of the IC lead frame—retains its surface integrity. This 100% greater lead frame contact results in continued high reliability.

Lead frame in place in RN "side-wipe" contact.

High reliability IC sockets...we've got 'em all!
Secret of RN high reliability 'side-wipe' DIP sockets revealed by microphotos

Here's microscopic proof that high reliability Robinson-Nugent "side-wipe" DIP sockets make 100% greater contact than any edge-bearing socket on the market. This advance design provides constant low contact resistance, long term dependability—trouble-free IC interconnects. Yet RN high reliability DIP sockets cost no more than ordinary sockets!

WRITE TODAY

for catalog and informative book "What to Look for in IC Interconnects" Free from Robinson-Nugent—the people who make more kinds of high reliability IC sockets than anyone.

Get the high reliability that eliminates trouble. RN "side-wipe" DIP sockets make contact with the wide, flat sides of your IC leads. You get 100% greater surface contact for positive, trouble-free electrical connection.

They're even packaged for high reliability. "Protecto-pak"® packaging delivers consistently perfect RN sockets to your production line—for automated or manual assembly.

ROBINSON NUGENT, INC.
800 East Eighth Street, New Albany, Indiana 47150 • Phone: (812) 945-0211

CIRCLE 22 ON INQUIRY CARD
replacement algorithm in the executive, the memory management facility is a predictive tool transparent to system users. Software analyzes and predicts what pages will be needed at any given time by any user, and system hardware moves the pages into main memory. Hardware maintains information on page validity and page usage, as well as the type of information on these pages (procedures or data). The executive uses this information, together with user priority data and other resource requirements for each user to determine the best overall mix of users at any given time.

Support is provided for communication with other Data General computers and with IBM-compatible computers through RJ850 and HASP II workstation emulator software packages. In addition, up to 15 M/600s or other Nova or Eclipse systems may be interconnected by a multiprocessor communications adapter to distribute large processing loads.

To ensure system reliability, the design incorporates error control techniques throughout main memory, disc storage devices, IOP memory, block multiplexer channel, and main processor control store. Online diagnostic routines run continually under multiprogramming AOS, monitoring processor logic, memory, and peripherals.

Prices will range from about $160,000 to $395,000, with deliveries scheduled to begin in May. Representative configurations include a system with 320k-byte core storage, 96M-byte disc, 1000-bit/in (630/cm) magnetic tape, 60-char/s DASHER terminal printer, 300-line/min printer, eight asynchronous ports, 1200/2400-baud synchronous line interface, AOS, PL/I, FORTAN IV, FORTAN V, BASIC, and RJE80. A high end system would have 512k-byte MOS storage, four 190M-byte discs, two 2M-byte fixed-head discs, two 1600-bit/in (630/cm) magnetic tapes, 600-line/min printer, 600-char/min reader, 60-char/s terminal printer console, 32 asynchronous ports, and two high speed synchronous line interfaces.

Circle 140 on Inquiry Card

Computer Systems Fill Needs of Small and Medium Size Businesses

Two business computers, Visual I and Visual II are, respectively, an electronic accounting system and a minicomputer system powerful enough to handle up to four CRT terminals. Developed by Philips Business Systems' Data Systems Div, 175 Froehlich Farm Blvd, Woodbury, NY 11797, the systems are tailored to special requirements of small and medium size companies through fully integrated software and hardware.

Basic configuration of the Visual I includes CRT visual display for conversational interaction with the operator, both alphanumerics and numeric keyboards for fast input, and matrix printer for high throughput. Mass file storage is provided on flexible discs; and users have a choice of any two applications software packages with their system.

The more powerful Visual II, for use standalone or in a distributed processing network, consists basically of processor with 32k bytes of semiconductor main memory, 10M bytes of auxiliary storage on cartridge discs, CRT display, and matrix printer. This system can easily accommodate additional optional I/O devices such as CRT terminal and outboard printers; memory is expandable in 16k increments and auxiliary disc storage is available in 10M-byte modules.

Circle 141 on Inquiry Card

Portable Terminal Provides Voice Response and Hardcopy Output

Micro-VIP series units utilize a modular approach to provide terminal models which feature voice response only, voice plus a built-in 30-char/s printer, and voice plus print plus a plug-in keyboard. Packaged in a briefcase for portability, the intelligent terminals can output complete formatted reports and transmit data to a central computer.

Because they are designed for non-technical personnel, the units are easy to use. Input data and specify questions for transmission to a computer are set up through a series of thumbwheel switches. Headings appear on plastic templates which fit over the number switches. Each program has its own template, which instructs the user in how to enter information necessary to the computer.

When the numbers have been set, the user simply places the handset of an ordinary telephone into the terminal's acoustic coupler, dials a number to connect with a central computer, and presses a button. After a few seconds, the host computer replies to the questions either verbally or by printing its reply.

The terminal contains a microprocessor that is used solely to control the printing function. This leaves approximately 3000 bytes of memory available to add standalone capabilities in the future. This could allow preprocessing of data before going online to the computer, which could include editing functions, control totals, and error correction routines.

Designed specifically for life underwriters and financial planners by Computone Systems, Inc, 1 Dunwoody Pk, Atlanta, GA 30338, the terminal is supplied with forms, instruction manuals, and programs covering estate planning, income tax planning, retirement planning, and 30 other subjects relating to personal and business financial planning.

Circle 142 on Inquiry Card

Mass Termination System Increases Productivity of Discrete Wire Harnesses

A concept that permits discrete wires to be mass terminated with automatic harness-making machines, the mass termination system (MTS) can result in labor savings as great as 90%, while assuring a reliable system. Introduced by AMP Inc, Harrisburg, PA 17105, MTS is a complete wire-to-post interconnection system for 0.100 and 0.156” (0.254 and 0.396 cm) centerlines, including PC board headers.

Key feature of the system is the insulation displacement technique applied to the connector. Connectors are preloaded with dual-beam contacts, providing a simple, one-step operation for terminating unstripped wires into the connector. Insulated wire is simply positioned in the con-
All at once, it's Harris.

Harris now delivers the most cost/performance effective multi-use computer system in the industry.

Our new family of high performance systems — S115, S125 and S135 — together with our powerful VULCAN Virtual Memory Operating System supports up to 64 terminals simultaneouly.

This is a whole new line of medium-scale, multi-use systems with increased reliability and new state-of-the-art technology. You get greater I/O throughput. MOS memory with error correction. Powerful micro processor based CPU. Broad selection of highly reliable peripherals. And all operate with ANSI 74 COBOL, FORTRAN, RPG II, FORGO, SNOBOL, and extended BASIC.

The Harris S100 systems take on many different jobs all at the same time. Multi-stream batch processing. Multiple concurrent RJE’s, both host and remote. Multiple interactive time sharing. Real-time processing. And this new generation of high performance computer systems from Harris delivers these all to you, concurrently.

If your need is distributed processing, time sharing, data base management, or any type of concurrent multi-use application, benchmark our new computer system against any other system in the industry.

Harris Computer Systems, 1200 Gateway Drive, Fort Lauderdale, Florida 33309. Telephone (305) 974-1700.

Europe: Harris Intertype, Ltd., 145 Farnham Road, Slough, SL1 4XD, England.

All at once, it's Harris.
Our system emulates the 8080 and the 8085. The Z80. The 6800. The TMS 9900. And that's just for openers.
Because who has time to learn a new system when a better chip comes along?

JOB AFTER JOB, OUR SYSTEM STAYS WITH YOU.
We know time spent learning equipment is best spent on equipment that's going to stay around.
That's why we engineered the first development lab for designers like us who work with major microprocessors.
Now you can work with two or more chips. Without depending upon a single chip vendor. Without buying and learning an entirely new system.

THE BEST IDEAS
Our features are the kind of ideas you'd probably engineer for yourself... the kind of system you get from a chip user, not a chip vendor.

DISC BASED SYSTEM
Includes text editor, macro relocatable assembler, debugging software and file management utilities, to help simplify software preparation and debugging.

REAL TIME PROTOTYPE ANALYZER
This invaluable option lets you easily track down timing or program logic problems by dynamically monitoring the microprocessor bus in real time.

UNCRASHABLE ARCHITECTURE
Separate system and emulator processors and memory protect the operating system software should your program fail while emulating the target microprocessor.

PARALLEL DEVELOPMENT INTEGRATED TESTING
Hardware and software engineers can test, trace, and debug independently up to the point of integration. Then they can work together, productively.
If you're concerned about how you spend your time, take a close look at a design lab you can use time and again... even when a better chip comes along.

Contact your local Tektronix Sales Office, or write or call Tektronix, Inc., P.O. Box 500, Beaverton, OR, (503) 644-0161.
In Europe, Tektronix, Ltd., P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

Tektronix microprocessor development labs.
Designed by people on your side of the bench.

Circle 24 for inquiries.
Circle 25 for a demonstration.
tact slot area where the application tooling pushes the wire into the slot to the proper depth. Contacts have two wire slots for termination redundancy and secure wire retention. When terminating, the slotted beam is deflected by the wire, and slot contact force displaces the insulation to make electrical contact at four areas of the wire. Wire diameter is compressed under beam spring load until equilibrium is reached. Residual or stored energy normal force against the wire provides contact reliability through wire creep conditions during heat age or thermal cycling.

Connector housings are color coded to a particular wire size and applicable for wire sizes 18 through 28. Housings are equipped with strain relief wires molded into each wire location to provide retention and pull-out protection. Housings are end-to-end stackable and compatible with flat, polarizing, and polarizing with friction lock headers in vertical and right angle configurations. Additional wire support plastic retainers are molded into the connector housing. Dual wipe contacts provide a normal force of 200 g and are post lubricated to prevent fretting corrosion.

Application tools for the system include a simple T-handled tool for maintenance or repair, a manually operated self-indexing tool for low volume work, and an airpowered version for intermediate volumes where portability is necessary. A semiautomatic machine can mass terminate both ends of up to 7000 wires/h and can produce single- or double-ended cable assemblies. In making cable and wire harness assemblies, the system can improve productivity by up to 75%. The pneumatic harness board tool is especially designed to lock onto combs or fixtures already mounted to the harness board and preloaded with connectors. The connector is mass terminated by simply squeezing the trigger.

Circle 143 on Inquiry Card

Magnetoresistive Effect Promises Application In Thin-Film Read Heads

Two elements of current technological development have influenced research into practical applications of the magnetoresistance effect: increasingly high information densities and need for greater sensitivity for detection of that information. Magnetic sensors must be constructed to a degree of compactness that may not be attainable with conventional magnetic induction types despite continuous refinement and miniaturization.

Magnetic induction heads are constructed of tiny coils wound around a ferrite yoke with extremely small gap dimensions. Philips Research Laboratories in Eindhoven, The Netherlands believes that development in such heads is now close to the limit imposed by properties and workability of the materials used. Therefore, personnel at that establishment have been conducting extensive investigations into the use of thin-film heads for both writing and reading data, particularly data recorded on magnetic tapes and bubble memories.

Components for wire-to-post interconnection on 0.100 to 0.156" centerlines allow mass termination of discrete, ribbon, or jacketed cable without wire stripping, using the slotted beam contact principle.

Among the tools that AMP supplies for its Mass Termination System is an air-powered self-indexing hand tool that snaps onto a special comb mounted on the harness board to mass terminate discrete wire cabling directly on the harness board.

Fig 1 Photomicrograph of magnetoresistive head with "barber poles," invented at Philips Research Laboratories. Three such ferromagnetic read strips, provided with oblique gold bands, can be seen side by side on substrate. Fourth barber pole (somewhat higher, in middle of photo) does not react to variations in magnetic field, but serves for compensating interference signals detected by middle read strip. Light areas are conductors. Before use, underside of this construction is ground away up to just below three lead strips

(Continued on p 46)
One company can cut keyboard costs. Even when their keyboards cost more.

The most expensive mistake you'll ever make selecting a keyboard could be spending too little. In the long run, that adds up to cutting corners, not costs.

So to make sure you get the keyboard that really meets your needs, MICRO SWITCH uses Value Engineering.

Through Value Engineering, we look at your particular product needs to design a cost-effective solution to your problems. That means designing a keyboard that interfaces with your total system and meets your needs. Precisely.

It also means we can often lower your total system cost. For example, we might be able to incorporate into a keyboard several levels of codes that you had been paying for separately. And at a much higher cost.

Or maybe customize integrated circuits to provide you more logic for less money.

Besides giving you cost-efficiency, MICRO SWITCH keyboards out-feature practically every other in the industry.

You can choose LED or incandescent lighting. Tactile or linear feel. Sealed versions for military and industrial uses. Alternate or momentary action. Encoding techniques that'll meet any code requirement.

There are also wired-only assemblies or separate modules available. And you can pick from the industry's largest legend library.

Standard, solid state Hall-effect technology throughout the line delivers reliability no mechanical keyboard can offer. Plus, we back up every keyboard we make with a 1% Acceptable Quality Level and a two-year warranty.

It all adds up to quality you can put your fingers on every time.

For more information, call 815/235-6600.

With MICRO SWITCH, you'll be paying for keyboards instead of mistakes.

MICRO SWITCH
FREEPORT ILLINOIS 61032
A DIVISION OF HONEYWELL

MICRO SWITCH products are available worldwide through Honeywell International.

CIRCLE 26 FOR DATA
MICRONOVA. ALL THE INGREDIENTS...

**MICRONOVA PROCESSOR**
- Single chip 16-bit NOVA computer
- Integral MUL/DIV
- RTC, DMA, hardware stack, and memory refresh
- Available as a chip, board microcomputer or packaged minicomputer

**HIGHER LEVEL LANGUAGES**
- Fortran IV
- Basic-single/multiuser
- Business BASIC

**RUN TIME I/O SOFTWARE SUPPORT**
- Communications Access Manager (CAM)
- Sensor Access Manager (SAM)
- RJE/80 (2780, 3780), HASP II
- DG/L Programming Language

**INTERFACING/PACKAGING**
- Card Cage/Power Supply
- General Purpose Interface
- High Speed DMA
- Cabling
- Prom Programmer

**COMMUNICATIONS**
- Synchronous with CRC
- Asynchronous
- 4-line Asynchronous Mux

**SENSOR I/O**
- A/D, D/A, Digital I/O
- DG/DAC Sensor I/O Subsystem

---

Our microNOVA line is now of heroic proportions. 17 new enhancements make it the broadest line of 16-bit microcomputer products available. Here are all the basics so the design engineer can bite into the real challenge. Without having to waste time developing the tools he needs. Call 800-225-7282. Or write for free brochure.

Data General
We make computers that make sense.
Two types of thin-film heads exist: inductive and magnetoresistive. The thin-film inductive recording head is basically a miniature coil of only a few turns. It is well suited for writing information on magnetic discs and tape, but it is not really sensitive enough for readout. On the other hand, the magnetoresistive recording head (MRH) is more sensitive, but cannot be used for writing. An MRH usually consists of simply a nickel-iron (NiFe) strip. The output signal from this strip is a quadratic function of the magnetic field strength and, therefore, special measures must be taken to linearize its input/output characteristics. Since the working point on this characteristic is determined by the angle which the measuring current makes with the magnetic lines of force, it is essential to give this angle the correct value. A familiar method of doing this is to incorporate a permanent magnet in the head.

However, because the magnetoresistive effect is essentially nonlinear—an obstacle to applications requiring nondistorted reproduction of recorded information—a “barber pole” MRH construction has been developed. This consists of depositing a series of oblique bands of highly conductive material, such as gold, on a NiFe magnetoresistive strip which has a much lower conductivity (Figs 1 and 2). The input current therefore no longer flows in the long axis of the strip but makes an angle with it—in this case 45 deg. Because of the preferred direction of the premagnetization, the NiFe strip is magnetized in the direction of its long axis, so that the current in the barber pole now also makes a 45-deg angle with the magnetic field to be read out. It has been found that this results in good linearization of the characteristic and maximum sensitivity.

Although the barber pole, as explained, can be used only as a read head and not as a write head, structurally it can readily be combined with an inductive write head provided the latter is also produced by the thin-film technique. A sketch illustrating such integration is shown in Fig 3, and Fig 4 shows a photomicrograph of a combined read-write head with barber pole. To realize these constructions, special etching techniques have been designed which produce thin-film patterns with chamfered edges. This facilitates the application of different patterns one above the other by greatly reducing the risk of interruptions in the upper layers.

In the combined head, the barber pole is located in the gap of the magnetic yoke of the inductive head. Compared with an inductive read and write head, this combination has the advantage of a much greater read-out sensitivity, even at higher frequencies.

Results of these laboratory experiments do not necessarily imply a follow-up in production or marketing.

**Transaction Processing System Offers 105M-bytes Disc Capacity**

System 610, a transaction processing system for users who require large storage capacity, offers 35M bytes of disc storage in a basic system and is expandable to 105M bytes in a 3-drive system. Introduced by Basic/Four Corp, PO Box C-11921, Santa Ana, CA 92711, the system meets the needs of data processing sophisticated users who want to keep their files online.

The microprogrammed CPU is designed for execution of instructions written in BUSINESS BASIC language. Its speed is enhanced through use of semiconductor memory having a full cycle time of 600 ns. System features include an enhanced operating system; exception analysis system (EAST), an inquiry/reporting system specifically designed to produce special reports; and a Tri-State Language Processor which offers the
The HP 2649A is what you make it.

A controller. It's a natural. Just program the built-in 8080 microprocessor to do your thing, and get it into your system. The HP 2649A has a variety of synchronous, asynchronous, serial and parallel interfaces (including HP-IB, our IEEE Interface Standard 488). This makes it easy to hook up with instruments and peripherals. In short, it's a complete controller system in a single package.

A terminal. Terrific! Great editing ability, a choice of keyboards, flexible data communications, and a variety of baud rates make it an excellent fit in an RJE situation. Preprogrammed firmware is available to get you off to a head start.

You can really make a lot with the HP 2649A. You start with the basics—a CRT, power supply, backplane, I/O cards, MPU, and versatile, modular architecture. You program it to do your specific job, and pick only the memory, keyboard, I/O, breadboard, and other modules you need. These include RAM (up to 32K bytes on one module), ROM, and PROM boards, which all simply slip into the chassis. (There are slots for your own boards as well.) You can also add 220K bytes of mass storage on dual plug-in cartridges.

To top it off, we have documentation, development tools, and a one week training course in programming and customizing the HP 2649A. So whatever you call it, call your nearest Hewlett-Packard office. Pages and ask for complete details. Or send us the coupon. We'll help you make it any way you want it.

HEWLETT hp PACKARD

I'm interested in your microcomputer/controller/graphic display station/terminal.
☐ Have your representative contact me.
☐ Send me technical literature.
☐ Send me OEM information.

Name ________________________________________

Company ____________________________ Title ____________________________

Address ____________________________

City/State/Zip ______________________

Mail to: Ed Hayes, Marketing Manager, Hewlett-Packard Data Terminals Division, 19400 Homestead Road, Dept. 1218, Cupertino CA 95014.
Six important reasons for choosing SYSTEMS when considering 32-bit computers.

1. Powerful Hardware
The SEL BUS transfers data at the rate of 26 megabytes per second. No other computer system in this class offers this performance—the SEL BUS is the industry standard for speed. And only the SEL 32 employs microprogrammable, independent I/O; I/O processing doesn’t steal CPU cycles.

2. A Family From Which To Choose
SEL offers a family of true 32-bit computers:
- SEL 32/35—processor with 900-nanosecond memory and floating-point arithmetic;
- SEL 32/55—flexible single and multiple CPU configurations with up to one million bytes of 600-nanosecond memory;
- SEL 32/75—supports up to 16 million bytes of memory. And the only computer with independent, intelligent I/O to process and transfer data directly to and from memory.

3. Sharp-Pencil Pricing
Whether you buy one CPU or a hundred, we’ll give you more computer performance for each dollar you spend.

4. Reliability
Hundreds of SEL 32 systems are operating in critical applications which demand availability, such as simulation, power plant monitoring, and telemetry.

5. On Time Delivery
When you schedule the delivery of an SEL 32 computer, we know it’s an important date. So when we say it will be there...it will be there.

6. Support
Our computers are in operation on land and sea in most parts of the world. Parts depots and support services are located worldwide at strategic locations. You will find our offices in major cities abroad and in most industrial centers in the United States. This is extremely important when your computers are employed in critical real-time, on-line applications.

SYSTEMS
ENGINEERING LABORATORIES
6901 West Sunrise Boulevard,
Fort Lauderdale, Florida 305/587/2900

CIRCLE 29 ON INQUIRY CARD
online programming advantages of an interpreter, while providing the execution speed of a compiler.

The disc subsystem is organized around a programmable bipolar LSI processor which takes care of housekeeping chores normally performed by the CPU. This lessens the load on the CPU and offers greater system throughput. The disc system processor is also capable of performing selected error checking/correction routines which are built into the operating system, and can automatically execute test routines during the power-up sequence and during system initialization.

A spooling capability that allows the user to create print files quickly and easily is accomplished through use of a special serial file and associated buffer. When the buffer becomes full, it is automatically written to the serial file. This results in more efficient disc utilization, since data for several print lines is transferred in a single disc access.

Minimum configuration is a microprogrammed CPU with 40k semiconductor memory, video display terminal, 35M-byte disc drive, and 165-character printer. A maximum configuration has three disc drives totaling 105M bytes, 95k memory, eight display terminals, and up to two printers.

Circle 144 on Inquiry Card

Optical Video Disc Shows Promise For Mass Data Storage*

Because of their inherent capabilities for storing large amounts of data, discs have become basic media for TV programming storage and retrieval systems. Two different such disc storage based systems were developed at RCA's Advanced Technology Laboratories, Camden, NJ 08101. One, a capacitive pickup system that uses an electron beam for record and playback, was developed to meet home entertainment requirements. However, the second, although originally developed for broadcast studio use, is expected to find applications also in mass data storage and expanded memories for mini- and microcomputers. This optical video disc (OVD) system uses a laser for both write and read processes. The proprietary record/playback medium can be deposited on a number of different substrates, the one now used is a vinyl similar to ungrooved phonograph records.

During playback the disc rotates at 1800 r/min and stores the equivalent of 30 minutes of programming when used as a video recorder/reproducer. A blank disc is inserted onto the turntable and recorded live, using a modulated laser beam. Playback can be accomplished immediately or at any time thereafter by operating the laser at lower power and using a photodetector to pick up the reflected modulation.

Use of the OVD system for recording digital information requires the optimum selection of modulation, coding format, and error detection and correction (EDAC) codes. Information is recorded on the OVD as a 2-level signal (binary coded), due to the fact that recording is accomplished by using the "write" laser to remove material from the disc. Recorded signals are formed in a series of spots of varying length and spacing. Therefore, pulse coding must be employed to efficiently store information on the disc, and a complementary form of decoding must be used to recover the information during playback.

Serial input information must first be buffered to accommodate non-synchronous data entry and then formatted into appropriate data blocks. Buffering handles both asynchronous data and data rates lower than the maximum rate of the OVD. Data blocking and the addition of appropriate header information facilitate organizing the data into convenient segments for addressing and error control.

Adding EDAC information is most important in digital recording systems where bit error rates (BER) of $10^{-3}$ and lower are desired. In record mode, check bits are added to the data and the resulting information is redistributed with respect to itself. In some EDAC systems a 1000-to-1 improvement in BER can be achieved with check bits comprising only a 10% overhead.

Several encoding formats are being examined for applicability to the OVD system. Some formats require addition of timing information to ensure proper decoding upon playback. The encoding portion of the system can also be set up to feed data into the disc on parallel tracks. The number of tracks used here can be different than that used in demultiplexing and EDAC.

Retrieving information recorded on a disc involves performing the inverse of the processing used for recording. Information read out of the

*Information in this article is abstracted from the paper "Optical Video Disc For High Rate Digital Data Recording" presented at the 1977 Electro-Optics/Laser Conference and Exposition by G. J. Ammon, R. F. Kenville, and C. W. Reno.
ROLM has it all together

or apart

with the new Micro-Modular Concept

Anyway you want it. In any configuration you need.
For any small Mil-Spec computer system with large performance requirements, you can start with the ROLM® Model 5605 microprocessor. This high speed, single module processor can address 64K of memory and as many as 61 devices.
It uses our semi-conductor or core memory modules.
Like the CPU, they're Mil-Spec components ready for severe environments.
Select from a full line of ROLM interfaces ranging from standard I/O buffers to NTDS and communications interfaces.
Tie the whole system together with a custom, or standard, motherboard ready for an enclosure of your design or the ROLM Mil-Spec Half ATR chassis.

While your system is in design & development, your software can be developed on one of the ROLM standard AN/UYK-19 processors. Since all ROLM modules are interchangeable and compatible, processors such as the ROLM 1602A can be used for programming, test and maintenance—without modification!
And your flexibility of selection doesn't stop with hardware. At no added cost you have your pick of extensive, updated, upward compatible software with your programming station.

We call this the "micro-modular" approach to designing a Mil-Spec computer system. It puts it all together in a way that makes sense; just the way you want it.

That's Why We're #1 in Mil-Spec Computer Systems

ROLM MIL-SPEC Computers

4900 Old Ironsides Drive, Santa Clara, CA 95050. (408) 988-2900. TWX 910-338-7350.
In Europe: 645 Hanau, Muehlstrasse 19, Germany, 06181 15011, TWX 418-4170.

CIRCLE 30 ON INQUIRY CARD
Who makes the most microcomputer-based

Mostek.

Powerful software gives Mostek’s AID-80F™
extiting advantages and capabilities.
AID-80F offers powerful software and versatile hardware for microcomputer applications or Z80 program development. As a complete disk-based computer it provides all the tools required for hardware/software development and debug.

The efficient, straightforward hardware organization of AID-80F includes the powerful Z80 Software Development Board, OEM-80; a memory and I/O expansion board, RAM-80; and the floppy-disk controller board, FLP-80. Optional in-circuit emulation capability is provided by Mostek’s Application Interface Module, AIM-80™.

AID-80F Software.
Mostek software is state-of-the-art: efficient, comprehensive, and easy-to-use. It’s designed to accelerate your own programming rate, allowing you to concentrate on the application problem, which greatly reduces the overall development cycle.

The power of Mostek software is found in programs like Monitor, Text Editor, Assembler, Relocating Linking Loader, and Debugger. In addition, the Peripheral Interchange Program (PIP) offers the most complete peripheral management system in the industry.

AID-80F Hardware.
OEM-80. It’s the heart of Mostek’s new AID-80F, providing the power of the Z80 microcomputer plus 16K bytes of on-board RAM.

RAM-80. This memory and I/O expansion board includes 16K bytes of RAM (expandable to 64K bytes) and four eight-bit I/O ports.

FLP-80. Mostek’s flexible disk-drive controller board interfaces OEM-80 with up to four drives with soft sector format.

AIM-80. This optional board allows real-time, in-circuit emulation with extensive debug, trace and diagnostic capabilities.

AID-80F is priced at just $5995 and each board is also available separately. To get a complete descriptive package on the AID-80F Microcomputer, contact your sales representative or write Mostek Corporation; 1215 W. Crosby Road; Carrollton, Texas 75006; (214) 242-0444. Mostek GmbH; West Germany; Telephone: (0711) 701096

© 1978 Mostek Corporation
We're really proud of our add-on memory for your PDP*•11/70. Here's why.

First, we'll ship it when you need it. No waiting.
We invented semiconductor memory, manufacture our own components and deliver more bits of memory every year than any other company.

No one has more experience in MOS memory technology than our design team. They've designed our in-1670 for PDP-11/70 to deliver optimum reliability, with the features you need. Error Correction Coding and Error Logging, for example, mean that single bit errors are corrected automatically, and logged to simplify preventive maintenance.

We designed our in-1670 for easy expansion, too. It gives you up to two megabytes in a single frame. As your needs grow, you can expand easily by adding memory cards in convenient 128K byte increments.

We're proud of our worldwide service organization, too. It's the support you'd expect from the independent that delivers more memory systems than any other.

Finally, there are economic advantages. Choosing Intel can give you clear-cut cost savings. And the added peace of mind you get when you go with a leader. That's true of all our memory systems, for PDP-11 and LSI-11 computers, and 370 computers, too.

Why wait? Pick up the phone and call your local Intel sales office. Or, for more information, call us at 408/734-8102 or use the coupon below.

intel delivers.

"Intel delivers PDP-11/70 memory with MOS performance, ECC—and no waiting. We planned it that way."

* PDP is a registered trademark of Digital Equipment Corp.
tracks is first decoded to yield the basic input information with EDAC bits. Timing information obtained during playback is fed back to the disc drive to adjust rotational speed for optimum readout. EDAC circuitry checks the information out of the decoder and corrects the errors within the capability of the EDAC code. Finally the signals out of the EDAC circuitry are stripped of EDAC bits and fed to the multiplexer for recombination into the original input data format.

The system can be configured to record analog information with a signal bandwidth of up to 30 MHz, or a multiple track approach can be used to store digital information with a data rate of up to 200 Mbits/s. Storage of up to 5 x 10^10 bits/disc side can be achieved with an access time of less than 1 s. Signal to noise ratio is 50 dB. Disc information is updated and the system is considered to be compatible with automation.

Circle 145 on Inquiry Card

**Small Computer System Adapts Readily to User's Needs**

The 5110, a small computer system, exemplifies current trends in technology and cost which bring greater amounts of processing power within reach of virtually all businesses. Announced by International Business Machines Corp, General Systems Div, PO Box C-1645, Atlanta, GA 30301, the system offers a choice of four main storage capacities, two storage media, and two programming languages, allowing users to obtain a system that fits specific needs.

Featuring a desktop unit which houses CPU, typewriter-like keyboard with 10-key calculator pad, and a 1024-char display screen, the system offers the ease of use and compactness of the IBM 5100 computer (see Computer Design, Nov 1975, pp 130-131). Extended hardware capabilities, language enhancements, and improved internal performance are additional features.

The system provides full display screen management. Users can position data anywhere on the CRT and have the option of an upper/lower case display. Data can be black on a white background, or the reverse.

Storage for 204k bytes of information is provided by magnetic tape cartridges. Two 5114 diskette units, each housing two diskette drives, can be attached to supply capacity for 4.8M bytes. Diskettes can be interchanged with other IBM systems. The computer can access data randomly on a diskette in approximately 200 ms, can read data at 48k bytes/s, and can write and verify data at a rate of 19k bytes/s. Model 1 uses tape and/or diskette; model 2 offers diskette only.

Data handling is facilitated by several programming features. Operators can group information on diskettes in records and access records directly, in sequence, or by indexed files. Up to 10 multiple open files are permitted on diskette. Users can build procedure files so that job streams can be executed without operator intervention. An optional hardware sort feature offers full record and address out sorting and is capable of sorting both secondary and primary fields in ascending or descending sequence.

Systems can communicate with other IBM systems and devices. With asynchronous capability, the 5110 appears to a remote System/370 host as a 2741 communications terminal. With binary synchronous capability, it appears as an 2770 or 3741 to the host; this feature can be programmed in APL or BASIC. Appearing as a 3741 allows the 5110 to interact with a remote System/3, /32, or /34, or as another 3741 or 5110.

1/o devices available for attachment include the 5106 model X auxiliary tape unit and 5103 models 11 and 12 printers. Providing the advantages of upper/lower case output and capability to overlap printing with application processing, models 11 and 12 print bidirectionally at 80 and 120 char/s, respectively. Use of serial or parallel interfaces permits card and paper tape devices, printer/plotters, terminals, and instrumentation to be added to the system.

Ranging in price from $9,875 to $32,995, systems are supported by software which includes commercial and problem-solving programs. An upgrade to incorporate 5110 features into purchased 5100s will be available in June at a price from $3800 to $5800.

Circle 146 on Inquiry Card
Computer System Offers Twice the Power of Predecessor

V-8590 and V-8580 computer systems are the most powerful yet introduced by NCR Corp, Dayton, OH 45479. In addition to using the internal bus architecture, ECL circuitry, DMA, and diagnostics of earlier 8000 series models, the systems incorporate more efficient memory and processors with 58-ns cycle time.

With approximately twice the power of its predecessor, the V-8570, the V-8590 capitalizes on internal transfer bus architecture, using two processing elements which share all system resources. Memory is expandable from 2M to 6M bytes in 1M-byte increments. Communications multiplexers can provide extensive communications capabilities for handling large numbers of terminals.

The V-8590 implements an I/O method which incorporates an I/O link protocol that permits data transfer in a serial bit stream at 2M-bytes/s. Advantages of the method include increased speed, greater flexibility in configuring peripheral units, reduced channel contention, and lower overall cost. The discipline is implemented using an I/O link controller capable of accommodating four I/O links. Each controller attaches directly to the system's internal transfer bus. Each system can accommodate up to 24 I/O links.

Peripherals using the I/O link protocol include the 6540 data storage subsystem and the 6370 group coded recording tape unit. 658 disc units and 647 printers also use the protocol.

A basic V-8580 processor includes three I/O trunks. The system accommodates from 1M to 4M bytes of memory. Communications can be provided by both an integrated communications subsystem and by a free-standing communications multiplexer. Memory in both systems uses 16k-bit technology and features error detection and correction with 4-way interleaving, a memory design technique that allows several processing subsystems to access memory simultaneously. A hardware assist unit performs all operations necessary to set up a command for execution while a previous command executes.

Both systems operate under the virtual resource executive, and can operate in "N" (NCR Century) mode, in which a system is conditioned through firmware to operate as if it were a Century system. Languages available with the two systems include COBOL, NEAT/3, FORTRAN, and RPG. Century languages, COBOL 68, and NEAT/3 are also available.

Purchase price for a V-8580 in minimum configuration is $517,000. Deliveries are scheduled for third quarter of this year. V-8590 processors with minimum of 2M-byte memory are priced at $720,000. First units will be available in the last half of the year.
At only $1088, you can’t offer your customers a better buy.

Our quantity-50 OEM price for the Silent 700* Model 743 KSR Terminal is now just $1088†. In larger quantities, the price goes below $1000.

And it keeps on costing less because the real payoff is in the cost of ownership. In the long run, it costs less than any other printer terminal with comparable performance.

The reason is easy. Superior design. The 743 KSR is built around a TI microprocessor. So, there are fewer components and circuit boards than in other printer terminals. That means less maintenance and more uptime performance. Plus standard EIA and current loop interfaces in a lighter, desktop package.

The 743 features the speed, reliability and quietness that made the Silent 700 terminal family so popular. Incoming data is buffered, so you get true 30 characters-per-second throughput.

TI’s Model 743 KSR

Disturbing noises associated with impact printers are eliminated with the 743's non-impact electronic printing.

Use it as a console I/O for software development. Keyboard terminal for inquiry/response. Data entry. Interactive remote computing. Or as a message terminal network. And it’s now available with APL. The 743 is backed by TI’s worldwide maintenance and support services.

Find out more about TI’s 743 KSR printer terminal. Fill out and mail the coupon today. Or call your nearest TI sales office, or Terminal Marketing, (713) 491-5115, extension 2126.

Texas Instruments

Yes! I am interested in the 743 KSR Printer Terminal.

☐ Please have your representative call me.

☐ Please send me more information.

Name _____________________________
Title ______________________________
Company __________________________
Phone ______________________________
Address ____________________________
City ________________________________ State _______ Zip _______

Mail to: Texas Instruments Incorporated, P.O. Box 1444, M/S 784, Houston, Texas 77001

*Trademark of Texas Instruments
Copyright © 1977, Texas Instruments Incorporated
†U.S. Domestic Price
When you put a name like Classic on a new computer, you've either got a lot of nerve. Or a lot of computer. Introducing the MODCOMP Classic. A lot of computer. But not a lot of money.

The Classic costs less than any other super mini on the market. Yet, in benchmark tests, it's outperformed the best of them. The reasons?
• A new super-fast floating point processor.
• Lightning fast context switching provided by seven MAP files and 240 general purpose registers.
• MOS or core memory with effective cycle times as low as 150 nanoseconds.
• Up to 0.5 megabytes of memory is directly addressable.
• A unique multi-word (16-80 bit) architecture.
• An enhanced instruction set, with 55 special Fortran oriented instructions.
• I/O processors that can handle up to eight million bytes per second.
• And a CPU that can execute many instructions in 200 nanoseconds.
Built to save you the biggest expense of all - downtime.

The Classic will give you the performance you want. It's also designed to give you the reliability and maintainability you need.

Our exclusive wire-wrapped PC boards are more reliable and easier to service than soldered boards. Hardware diagnostics and convenient test connectors allow you to test all system components and locate faults quickly. And the PC boards plug in and out for easy, fast replacement.

When you buy a Classic, you also get our experience and product development tools to help you get your system up and running fast. And our service and support to keep your system running successfully.

A complete family of computers.
Plus field-proven software.

The Classic is not just one new computer. It's a complete family of computers, supported by a full complement of peripherals, process I/O interfaces and software operating systems for process control, data communications, terminal-based information processing, business data processing and distributed networks. And the Classic is upward compatible with all other MODCOMP computers.

Whether you're a computer user or an OEM, if you're thinking about buying or expanding a computer system, consider cost and performance. Short term and long term.

And consider Classic. Because when you get to the bottom line, there's only one choice. Classic.

For more information, send for our brochure.

MODCOMP
Dedicated to your success

Modular Computer Systems, Inc.
1650 W. McNab Road
Ft. Lauderdale, FL 33309
Phone (305) 974-1380

CIRCLE 34 ON INQUIRY CARD
Upgraded Interactive Application System Supports 32 Users
IAS version 2, an enhanced interactive application system for large PDP-11 systems, is designed to support up to 32 interactive users—12 more than its predecessor—as well as additional peripheral equipment and software options. In addition to greater user capacity and increased hardware options, the software extends communications flexibility and system utilities, and is compatible with more laboratory and industrial real-time interfaces.

Announced by Digital Equipment Corp, Maynard, MA 01754, the general-purpose, multifunction operating system extends support to the -11/60 CPU, RP05 and -06 disc storage subsystems, and the RX01 floppy disc subsystem. The multilanguage system supports RPG-11 and COBOL-66 in addition to BASIC, COBOL, FORTRAN, and FORTRAN IV-Plus. Data services include multikEyed ISAM capability of RMS, DBMS, SORT, and DATA-TRIEV.

Circle 148 on Inquiry Card

Growth Offered for Out-of-Production Computers
Three families of computers—TCP-16, -24, and -32—emulate out-of-production computers from Lockheed, General Electric, and Xerox, allowing users of these mainframes to expand their computing capabilities without any change in software or operating procedures. Introduced by Telefile Computer Products, Inc, 17131 Daimler St, Irvine, CA 92714, the systems also represent a step-function improvement in performance and a reduction in cost.

Processing programs written for the Lockheed MAC-16 and LEC-16, TCP-16 computers reduce context switching from 6 to 1.6 µs. Furthermore, they offer additional multiplex data channels, more DMA channels, and a multiport memory system. TCP-34 computers emulate the GE-400, and -32 mainframes start where the Xerox Sigma 9 left off. Both of these units will provide a 4-to-1 improvement in performance as well as significant decreases in size and cost.

Circle 149 on Inquiry Card

MARK IV System Release Improves Efficiency and Flexibility
Major changes and improvements in terms of efficiency and flexibility to the MARK IV system are contained in Release 7.0. Highlights of the modified system from Informatics Inc, 21031 Ventura Blvd, Woodland Hills, CA 91364 are enhanced ease of use and extended capabilities for IMS and TOTAL data base management system users.

The system will provide query capability for CICS and INTERCOMM teleprocessing environments through Query Language/CICS and Query Language/INTERCOMM. These two products feature English-like syntax, text editor, data base support, and sequential or random data access. Upward compatible from Release 6.0, Release 7.0 requires no modification to existing programs. It will be distributed at no cost to subscribers of the company's Annual Improvement Maintenance and Support service.

Circle 150 on Inquiry Card

Monitoring Systems Allow Detection of Disturbance Values
Oscillosstore, Datastore, and Eventstore systems permit anomalies to be detected and analyzed when recording and monitoring chemical and physical processes. To provide the history of operation in an undisturbed state that is necessary to provide optimum disturbance sensing, Siemens AG, Postfach 103, D-8000, München 1, Federal Republic of Germany incorporated digital memories into the systems, which consist of function modules that may be combined to fit specific requirements.

The Oscillosstore system consists of a measuring device with memory (static data carrier) and recorder for monitoring operating conditions. The system processes analog as well as binary measurement signals and can detect general disturbances as well as critical operating conditions. The Datastore system consists of a measuring device with memory and magnetic tape recorder (dynamic data carrier). It processes analog and binary input signals and can be used to detect general disturbances or critical operating conditions. Data recorded on the dynamic data carrier can be further processed on a computer. The Eventstore system is a measuring device with memory and printer (static and dynamic data carrier), with which operating conditions can be monitored and disturbances (events) logged immediately. The system has binary measurement signal inputs only.

In the Oscillosstore, measurements to be checked are scanned using a multiplexer and are fed via A-D converters into a shift register, which allows for start-up of evaluating units such as recorder or printer, and thus gives a rough idea of the source of the disturbance. Digital values are then reconverted into analog quantities by means of system modules and are fed into recording equipment.

Datastore is based on the same design principles, but uses a different data carrier. Instead of a recorder (static data carrier), a magnetic tape cassette (dynamic data carrier) is employed so that recorded data can be teletransmitted directly to a computer.

Using modules of the Eventstore (data logger modules), binary signals appearing in processes can be detected. The system has an input insulation level of 5 kV. Up to 2000 different measurement inputs can be scanned in 1 ms. Since results can be logged with printers, status changes with the corresponding numerical assignment can also be detected or additional alphanumeric information printed out.

When remote transmission of information from decentralized points is required, only mean values are transmitted since the number of transmission channels available is limited. The instantaneous values detected are, therefore, reduced to mean values before transmission.

Circle 151 on Inquiry Card
New DIRECTROL™ Multiplexer. Signaling new directions for industrial control.

Cutler-Hammer's new DIRECTROL... finally, here's a multiplexer that's practical for industrial control application. DIRECTROL achieves startling advantages in project simplification, system productivity and plant versatility.

DIRECTROL's loop configuration permits "on-the-fly" modifications (adding terminal station #8) without system shutdown. Accelerates minor revisions and extensive system expansions.

**Project simplification.** DIRECTROL is designed and applied in a conventional control manner. But unlike the conventional, it substantially reduces wiring costs and project complexity—easily adapting to unanticipated requirements. For the first time, DIRECTROL offers control multiplexing in easy-to-apply, easy-to-order, easy-to-install modules.

**System productivity.** DIRECTROL's innovative approach provides high-yield features like monitoring of multiplexer performance on every signal scan, high security data handling routines, self-diagnostic/self-correcting characteristics, integral high noise immunity and multiple redundancy options to name only a few. Plus the unique ability to add new stations "on the fly" without affecting system operation.

**Plant versatility.** DIRECTROL's 4,096 signal capacity and 5,000 foot distance between stations combine with "stand-alone" independence or computer compatibility to add dramatic equipment selection flexibility for future needs.

Why not set a new course for your industrial control requirements? Write Milwaukee, Wisconsin 53201 for descriptive brochure.

CUTLER-HAMMER

**Best by Design**

CIRCLE 35 ON INQUIRY CARD
TERADYNE'S MEMORY TEST SYSTEM GIVES YOU A DEFINITE EDGE.

Only Teradyne’s J387 Memory Test System gives you Automatic Edge Control. A vitally important feature that eliminates the risk of inaccurate edges and the time and tedium of manual edge-setting.

With Automatic Edge Control calibration becomes a function of the system itself. A function it performs automatically in a matter of a minute or two.

Now calibration can be performed often enough to keep edges repeatable. No more hours of downtime every week for recalibration. No more risk of human error.

The advantages are obvious. With 16k and page-mode parts in production, timing integrity is more vital than ever. Automatic Edge Control guarantees this integrity. And the fallout from that is strictly financial.

LEARN MORE.

Automatic Edge Control is one of the most important reasons why the J387 is the hands-down leader in memory testing. But it’s far from the only reason. If you produce memories or use them in volume, send for our new booklet, “Memory Testing With a Difference.” It will tell you why owners of the J387 have such a definite edge. Write Teradyne, 183 Essex Street, Boston, MA 02111.

This circuit module has revolutionized memory testing. With it Teradyne’s J387 calibrates its edges automatically. At a rate of an edge per second!
Single-Board Microcomputers
Monitor and Control Hydroelectric Plant With Remote Supervision

Operating an entire hydroelectric plant—including four generators—from the control room of another plant 90 miles (145 km) away allows the Army Corps of Engineers to save about five man-years annually. In addition, using microcomputers instead of hardwired logic or even minicomputers has saved thousands of dollars in system development, hardware, and installation costs.

Believed to be the first application of microcomputers for direct control of both water flow and power generation in a major hydroelectric power system, the system uses three microcomputers—two at the hydroelectric plant and one at the “base.” The hydroelectric plant, known as the Jones Bluff project, is located on the Alabama River in the state of Alabama about 35 miles (56 km) northwest of Montgomery. It produces an average of 329 million kilowatt hours annually. The dam is 342 ft (104 m) long and 150 ft (46 m) wide with 11 spillway gates, each 50 x 35 ft (15 x 11 m). The “base” plant is located about 90 miles (145 km) farther southwest along the river at Millers Ferry.

Each of the three microcomputers in the system is an IMP-16C/200 from the Microcomputer Systems Group of National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. Of the two “remote” microcomputers, one performs data acquisition and monitors meteorological conditions, while the other handles plant control—both water flow and power generation. The base microcomputer serves as central supervisory unit for the two remotes. System organization was designed by Progress Electronics of Oregon, Portland, Ore.

System Functional Description

Essentially, the three microcomputers function as a distributed computer network (see diagram). They communicate in digital format over a single microwave link which contains a repeater station to regenerate 7- to 8-GHz multiplexed signals. Signals are converted and reconverted at each position by 300-baud modems.

Each microcomputer is a complete 16-bit system packaged on an 8.5 x 11” (21.6 x 28 cm) printed circuit board. Space is included for necessary memory, arranged on the boards in RAM, ROM, p/ROM, and CROM as required.

The data acquisition microcomputer at the Jones Bluff hydroelectric plant contains 4k words of p/ROM and 1k words of RAM. It monitors approximately 20 parameters for each of four 17-MW generators, including output power load, voltage, reactive power, and demand in megawatt hours. In addition, it checks meteorological conditions such as wind characteristics, as well as river elevations and rainfall. This information is sent to the supervisory microcomputer at the Millers Falls plant over the communications link. All data readings are updated every two seconds.

Data from the data acquisition microcomputer are processed by the supervisory microcomputer which is interfaced directly to the control console. This supervisory microcomputer contains 10k words of p/ROM and 1k words of RAM. It computes values and converts raw data to engineering units. In addition, it serves as communications processor for transfer of data in both directions over the microwave link. Based on control steps built into firmware, this microcomputer codes and decodes multiplexed signals sent over the link, sets line protocol administration, assembles messages, checks syntax, and detects errors.

Operators at the Millers Falls plant can alter generator outputs by setting a switch or dial on the control console switchboard. This console contains a panel of 100 switches plus LEDs for alphanumeric display of data for operator readings. Operator changes in control parameters or setpoints are fed to the supervisory microcomputer for processing.

An Interdata 70 minicomputer at the Millers Falls plant interrogates the supervisory microcomputer every six minutes for data logging and record keeping. Every data point monitored at Jones Bluff is continuously updated. Summary tabulations of dam operations are based on data obtained by the minicomputer.

Control functions at the Jones Bluff plant are carried out by the control microcomputer under direction of the supervisory microcomputer. The control microcomputer contains 256 words of p/ROM and 1k words of RAM. It receives control signals from the supervisory microcomputer over the communications link, determines the necessary action to be taken, and carries out various operator actions through an array of relays. This includes placing all four generators on- or offline by throwing large circuit breakers, opening or closing concrete dam gates to regulate water flow, and actuating speed-adjustment motors to load or unload generators. A control algorithm is contained for each function.

(Continued on p 66)
FOR RENT... Now...

the truly universal PROM Programmers
from Data I/O that enable you to program
any of the more than 200 PROMs now available.

A single Data I/O programmer—the
Model V or Model IX—can be used to
program every single commercially
available PROM.

Data I/O programmers are universal. You can
use them to program any PROM, and more than
200 PROMs are currently available. This means
you don’t have to get a separate programmer to
accommodate different PROMs. With either the
Model V or Model IX and the appropriate
personality card, you can program any PROM or
its second source equivalent. Moreover, one
personality module can be used to program all
PROMs within a generic family and keep your
yield at the maximum.

ROM emulation and editing capabilities
are built-in, making software develop-
ment a breeze and virtually eliminating
PROM waste.

All the Data I/O programmers save lab time and
slash your development expense. These are
portable, rugged, human-engineered and easy to
use units. They’re ideal for field service. Both the
Model V and Model IX offer a direct display
readout of PROM or RAM data at any address
and offer unlimited data editing capabilities.
Operation is totally automatic, and you can enter
data manually through the keyboard or load it
automatically from a preprogrammed master
PROM. There are built-in error checking rou-
tines to assure accurate and correct data trans-
fers, and serial or parallel I/O are standard.
These unique PROM programmers and their
personality cards are available now.

Rental Electronics, Inc.
Another of the AMERICAN companies

More than 12,871
state-of-the-art instruments
off-the-shelf, throughout North America.

[Form to fill out and return]

Tell me more about the Data
I/O PROM Programmers now!
Call me at ________

Send me your Equipment Sales
Catalog—I might be interested
in buying some of your great
“previously owned” equipment
on a money-back guarantee.

I have a pressing need right
now for the following:

Please phone me immediately
at ________

send me a copy of your free
illustrated Rental Catalog.

Name
Title
Company
Address
City
State
Zip
Phone No.

GSA #GS-045-21963 Neg
© 1979 Rental Electronics, Inc.

Complete this coupon and return it today to the world’s
oldest and largest electronic equipment rental firm,
REI, 19347 Londelius St., Northridge, California 91324.
Three-microcomputer distributed processing network for remote control of hydroelectric plant. Data acquisition microcomputer monitors meteorological conditions and generator output at dam; supervisory microcomputer assesses that information and determines what, if any, adjustments must be made; and control microcomputer opens or closes dam gates or adjusts speeds of four generators. All this is accomplished over a 90-mile (145-km) span via a microwave communications link—which is also maintained by the supervisory microcomputer. Minicomputer interrogates supervisory microcomputer to obtain data to be logged for summary tabulations of dam operations.

To assure correctness of control communications, the control microcomputer transmits commands received from the supervisory microcomputer back to the control console. There, the supervisory microcomputer compares the returned signal with the one originally sent and sends a verification signal if they match. This full process requires one second.

The verification procedure eliminates chance of transmission errors, inadvertent illegal commands, or orders to units taken offline for servicing. An alarm bell
Announcing another new 6250 bpi tape transport...
For minis!
Engineering breakthroughs enable Telex to bring big computer storage and reliability to OEMs at a fraction of the size and cost.

The long-awaited 6250 bit-per-inch (bpi) tape drive for minicomputers is here. The Telex Model 6250.

It offers minicomputer users nearly four times the tape capacity of the previous 1600 bpi drives. Yet it takes up only one-fourth the space and costs only about half as much as the world-wide accepted, big box 6250 bpi units Telex has supplied to IBM users for years.

The four-to-one size reduction wasn't easy.

It took three years and a whole new standard of design to pack all that technology into a 19-inch frame. Parts innovations, new materials, all have led to a remarkable achievement in simplicity and reliability.

The machine meets all the stringent requirements of true high density, 0.3-inch inter-record gap recording in both read and write operations.

In addition, the drive:

- Handles all three standard data formats—NRZI, PE and the new GCR.
- Runs reliably at speeds to 125 inches per second (models are also available at 45, 75 and 100 ips).
- Transfers data at the high speed of 781 kbps per second (so off-loading can be done at nearly disk speeds).
- Rewinds a full 2400-foot tape reel in less than a minute. (That's 500 inches per second!) It's that simple.
- Reduces the complexity and cost of field maintenance (all work is done from the front).

Remarkable new capstan weighs only 1.9 grams.

To feel this Supr-Lite™ capstan is to believe its engineering achievement.

Not only does its lack of weight reduce inertia, it lets us use a smaller motor. Heat is reduced. Cooling blowers and hoses are eliminated.

Capstan walls are only 1/1000-inch thick, yet its patented manufacturing process assures strength, absolute roundness (and users a more consistent data rate).

Telex tape path gets you up to speed in a hurry.

Perhaps the most dramatic example of how Telex miniaturized the 6250 is its patented tape path. The path is very compact, yet it retains four vacuum columns (just like big brother).

It brings new efficiencies in tape dynamics and reduces the length of tape required between head and primary vacuum columns.

Combined with our new capstan, friction and mass are cut down so much that the unit runs tape full speed forward to full speed reverse in a mere 0.13 inches (a new record).

Special vacuum buffers and fixed air bearings gently handle tape at the high program rates possible with short inter-record gap operation. They eliminate long spans of unsupported tape, thus avoiding harmful tape oscillations that can restrict programming.

And we're so confident of tape servo reliability that we covered up the tape path with the operator's panel (further reducing space requirements).

New controller/formatter handles up to eight drives.

It includes the same proven logic design as our big controller, only miniaturized to fit a 10½-inch-high, rack-mounted box. And it's flexible enough to intermix all four tape speeds and all three densities—800, 1600 and 6250 bpi—in the same subsystem.

A built-in microprocessor handles extensive diagnostic routines. When maintenance is required—on either controller or drive—the machine helps the technician quickly isolate faults down to board level for simple replacement. Given on-hand parts, a disabled machine should take less than an hour to fix. And all maintenance is done from the front.

Plug it in and go, it's that simple.

A common wall socket is all that's needed. And no special air conditioning. You can even operate it from a truck.

Design innovations with a goal of simplicity have enabled Telex to bring OEMs this remarkable new tape transport and controller. Large minicomputer users need this 6250 bpi mass storage capacity. Both dual density 800/1600 and 1600/6250 bpi models are available for 90 day delivery.

Be the first to offer them.

Write or call Mr. Dan O'Neill, Telex Computer Products, Inc., 6422 E. 41st Street, Tulsa, Oklahoma 74135. Telephone: (918) 627-1111.

Telex

Miniaturization...in a big way.

CIRCLE 38 ON INQUIRY CARD
automatically alerts an operator if there is any breakdown in communications.

Summary
Closed-loop control routines for this overall system are stored in P/ROM, while RAM is used for temporary storage of data. Microprogramming is contained on one control read-only memory (CROM) with a 43-instruction set. Additional CROM can be added if arithmetic or peripheral handling capabilities are expanded at a later time.

A design approach based on microcomputers instead of hardwired logic enabled this system to be developed on a single set of control subroutines which can be applied to each of the four generators. Hardwired logic would have required the hardware to be duplicated for each generator.

Programs Generate 3-D Presentations for CAD and CAM Applications

Creation of 3-dimensional views of complex, solid parts and systems has long been a desired capability for computer aided design systems. However, design engineers using Boeing Corp’s Computer Services Co will now have access to a process—called SynthaVision—with this capability. Developed by Mathematical Applications Group, Inc, 3 Westchester Plaza, Elmsford, NY 10523, the process consists of a set of proprietary FORTRAN programs designed for use mainly with CAD and CAM systems. It typically will enable users to generate a 3-dimensional mathematical model, slice through it at any point from any angle, produce line drawings of any cross section needed, and analyze the object at any of these points.

Initial step in using this process, regardless of application, is modeling the part to be depicted or

Three-dimensional model of wing strut assembled by SynthaVision computer-aided design process. Boeing’s Computer Services Co will use process to model and analyze complex, solid aircraft components and systems.

Three-dimensional model of an automotive wheel spindle. Mathematical input required for this computer construction can be used to calculate mass properties and perform stress analysis at fraction of time required by conventional methods.
U.S. Bureau of Mines will use process to simulate mining equipment and its lights and to verify that lighting meets required levels. It will also simulate machinery as if actually operating in a real mine.

The modeling technique is based on the theory that most solid structures, no matter how complex, can be broken down into simpler shapes. Using such geometric "primitives" as spheres, cones, and boxes, nearly any 3-dimensional object can be formed. There are now 11 primitives used in this process, but more are contemplated.

Boeing will use the process to model complex aircraft parts and systems. In addition to 3-dimensional shaded pictures, the process will produce line drawings as well as exploded and sectional views. It will also compute mass properties and interference calculations.

As a drafting tool it is expected to reduce the cost of many previously time consuming operations. For engineering analysis, the geometry of the mathematical model created can be used to determine volume, weight, center of gravity, and other mass properties, as well as provide data for stress analysis codes.

Three-dimensional input for interference calculations can be provided for operation of numerically-controlled machinery. Accuracy of a program can be checked before actual machining begins to be certain that parts to be machined will be handled properly. In addition, the realistic, shaded pictures produced by the process provide realistic views of nonexistent parts while they are still in the concept stage.

Another application for this process will be carried out by the U.S. Bureau of Mines in determining mine lighting levels. The system will create a 3-dimensional model of coal mining equipment and its lights and calculate the illumination levels of the simulated machinery as if it were actually operating in a real mine. The Mine Enforcement Safety Administration (MESA) will use the system to verify that mine lighting meets required levels.

In the past, manual methods have been used to create a life size model of the machinery, position the lights, and manually measure the illumination level over each point in a grid system superimposed on the mock-up of a mine face. MESA will be able to generate models of the mining machinery and its lighting, orient the lights on the equipment, simulate the mine face and the vehicle's position in the mine, and predict the lighting level. With the modeling system, a simulated machine and its lighting are expected to be analyzed in less than an hour, including a few minutes of computer time.

---

**Count on GA to put COBOL and FORTRAN into microcomputing.**

The software used in the thousands of GA minicomputers throughout the world is standard on the GA 220 Microcomputer. With GA you use the same software across our family of micro, mini and multiprocessor systems.

1. **The richest µC program generation tools:** ANSI-74 COBOL, with SORT, FORTRAN IV, COMFORT, BASIC, and Macro Assembler.

2. **The only µC with a wide choice of operating systems:** CONTROL I/II/ and III, RTOS, RTX, DBOS, and FSOS provide flexible and adaptable support for both OEM and end-user applications.

3. **The only µC with a full ISAM file management system:** for creating and manipulating data bases.

---

**We're counting on GA to:**

- Rush full details on GA 220, the most fully supported µC today.
- Contact us for immediate requirements.

Name: ____________________________
Title: ____________________________
Phone: ____________________________ Ext.: __________

Clip coupon to company letterhead and send to General Automation, 1065 South East Street, Anaheim, CA 92805. Or call (714) 778-4800. General Automation Europe: 51 Aachen, Postfach 615, West Germany. Tel: 02405-641. Telex: 841-832-9500.

**CIRCLE 39 ON INQUIRY CARD**
Microprocessor-Based Controllers in Alcohol Manufacturing Plant Maintain Process Flexibility

Process engineers constantly modify control schemes or change loop configurations to improve the control process. One of the practical methods has been to use direct digital control with a supervisory computer programmed to accept and carry out changes in tuning constants, setpoints, and alarm ranges.

Now, however, engineers at the Exxon Chemical Co U.S.A. Baton Rouge Chemical Plant can reconfigure controllers simply by use of pushbuttons at either a data entry panel or an operator station keyboard. Once loop functions are configured, they are locked into a process.

Operators can call up either a group display of eight variables, or a single loop by pushing a button on the keyboard. Once loop functions are configured, they are locked into a protected core memory until the engineers want to modify them.

This capability results from installation of a TDC 2000 control system built by the Honeywell Process Control Div, 1100 Virginia Dr, Ft Washington, PA 19034. It is the first such equipment to go online at this complex, one of the largest alcohol manufacturing facilities in the U.S., and it is reported to have performed satisfactorily on 24-hr/day operations since startup. Incorporated are two operator-station CRT displays, 80 analog backup units, 39 trend recorders, and 10 remote-mounted control files, each with an associated data entry panel. CRT displays and associated keyboards form a single interface with the process, providing a centralized display of all variables in the alcohol manufacturing process.

Because microprocessor-based controllers in the system are completely self contained and not limited to being housed in the main control room, they are located in a separate compartment at the Baton Rouge facility. The system's "Data Hiway"—actually a single-conductor coaxial cable—links all control files to the CRT displays.

Although system controllers function normally under battery backup during a power outage, the CRTs lose their displays. In this event, program cassettes are reloaded and used to reprogram all displays for normal operator communication with the process after power is restored.

If the operator requires a view of the entire operation, he uses one of the station CRTs. The status of up to 288 process variables arranged in 36 groups of eight can be presented. If he wants a closer look—at a particular tower, for example—the operator can call up either a group display of eight variables, or look at a single loop by pushing a button on the keyboard. A display also can be called up which indicates the status of each controller on the Data Hiway.

The controller's internal self-exercising diagnostic program is performed every 0.33 s. This diagnostic check detects malfunctions and displays the nature and location of the fault on the CRT.

Circle 161 on Inquiry Card

Energy Management System Meets Federal Goal for Reducing Energy Consumption

GSA approval has been received for installation in the John W. McCormack Post Office and Federal Building in Boston, Mass of an energy management system that reportedly will meet President Carter's stated goal of reducing energy consumption in all Federal buildings by at least 20%. Predictions for this system—actually a full heating, ventilating, air conditioning (HVAC) control system—include a 20 to 30% cut in energy costs, but with no reduction in the comfort level. Improved air conditioning regulation during the summer months is expected to provide the greatest energy savings. In addition, the system will automatically shut off ventilating fans on specified floors in the event of a fire and will prevent elevators from stopping at "fire" floors.

This configuration, the first to be installed in a Boston Federal building, will be made up of a master station and 18 remote terminals located throughout the vertically zoned, 22-story building. The master station will consist of a 16-bit Digital Equipment Corp PDP-11/04 microcomputer with 28k words of memory, dual floppy disc for mass storage, CRT, and printer. Data Signal Corp, 40-44 Hunt St, Watertown, MA 02172, designer of the system, has already installed the system and has scheduled startup for October of this year.

Whereas some HVAC control systems are effective only on new buildings since they must be installed during construction, this system was installed in Boston's longstanding main Post Office building. It ties together several existing, varied systems made by different companies and each with individual consoles. In the event of computer failure, the old mechanical systems can be returned to operation by throwing a switch.

Circle 162 on Inquiry Card
Color and smarts don't cost a lot anymore.

Ramtek's new MICROGRAPHIC™ terminal gives you color, intelligence, graphics, and alphanumerics at a price you can afford.

Here's great resolution and a bright, flicker-free display on a matrix of 512 elements by 256 lines in a terminal that's easy to program to your requirements.

No longer do you have to put up with poor resolution in economy-priced terminals. Ramtek gives you a combination of true graphics — such as vectors, conics, plots and bar charts — and high-speed alphanumerics with a high-resolution industrial-quality monitor. You can choose two sets of 8 colors for both graphics and alphanumerics. Dual and split screen capability too, with all the price/performance benefits of raster scan technology. And the independent alphanumerics refresh offers you single-character addressability within a visible matrix of 25 rows of 60 characters that are bright, crisp, sharp, and well defined. The refresh memory also allows selective erase, modification, and update.

The MICROGRAPHIC terminal is controlled by a powerful Z-80 microprocessor with up to 28K bytes of PROM and 16K bytes of RAM. Ramtek's control software gives you TTY compatibility and high-level graphic functions commanded by ASCII text strings. Choose from an extensive list of options such as additional serial I/O ports, alphanumeric overlays, programmable fonts, and packaged software.

Best of all, you'll find Ramtek gives you an affordable price, depending upon your individual requirements. Find out more by contacting us. We're Ramtek, 585 N. Mary Avenue, Sunnyvale CA 94086. In a hurry? Pick up the phone and call us. We'll tell you why you can afford color and smarts.

Ramtek
Our Experience Shows
### Single Board Microcomputer

<table>
<thead>
<tr>
<th>SINGLE BOARD MICROCOMPUTER</th>
<th>EPROM/ROM CAPABILITY 2708/2308</th>
<th>RAM CAPACITY 1K</th>
<th>RAM CAPACITY 2K</th>
<th>RAM CAPACITY 4K</th>
<th>1-9 UNIT PRICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 80/10</td>
<td>X</td>
<td>X</td>
<td></td>
<td>grea$495</td>
<td></td>
</tr>
<tr>
<td>SBC 80/10A</td>
<td>X</td>
<td>or X</td>
<td></td>
<td>grea$495</td>
<td></td>
</tr>
<tr>
<td>SBC 80/20-4</td>
<td>X</td>
<td>or X</td>
<td></td>
<td>X</td>
<td>$825</td>
</tr>
</tbody>
</table>

Yesterday, we said that to break into a field somebody else had a lock on, we’d have to offer something extra. Which we did, of course. Our BLC 80/10. Then it dawned on us that it was a mighty big jump from our 80/10 to the other guy's 80/20-4. That maybe you might not need to go that far.

So, now, in addition to our standard-setting 80/10, we're making and selling the BLC 80/11 and two new microcomputers that nobody else offers: the BLC 80/12 and the BLC 80/14. All the advantages of which you can clearly see in the chart above.

**Still more “oomph”**

And, we’re also introducing another little item. Another
or buy from the best.

<table>
<thead>
<tr>
<th>SINGLE BOARD MICROCOMPUTER</th>
<th>EPROM/ROM CAPABILITY 2708/2308</th>
<th>2716/2316E</th>
<th>RAM CAPACITY 1K</th>
<th>2K</th>
<th>4K</th>
<th>1-9 UNIT PRICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>BLC 80/10</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>$445</td>
</tr>
<tr>
<td>BLC 80/11</td>
<td>X</td>
<td>or</td>
<td>X</td>
<td></td>
<td></td>
<td>$470</td>
</tr>
<tr>
<td>BLC 80/12</td>
<td>X</td>
<td>or</td>
<td>X</td>
<td></td>
<td></td>
<td>$495</td>
</tr>
<tr>
<td>BLC 80/14</td>
<td>X</td>
<td>or</td>
<td>X</td>
<td></td>
<td>X</td>
<td>$570</td>
</tr>
</tbody>
</table>

exclusive: a double-capacity BLC 8432 EPROM/ROM board.
Mind you, that's 32K, at 10% less than the other guy's 16K board!
Or, if that's too much K, we're now pricing our 16K capacity BLC 416 EPROM/ROM memory board at 10% less than you-know-who.
More?
Just wait until tomorrow.
When you're on a roll, why stop?

National Semiconductor Corporation, MS/520
2900 Semiconductor Drive, Santa Clara, CA 95051

Gentlemen:  
Don't you realize how much money this could save me? For heaven's sake, rush me info. on the following:

- BLC 80/10
- BLC 80/11, 80/12, 80/14
- 16K BLC 416, 32K BLC 8432
- Hang the return mail. Have a salesman call me immediately.

Name ___________________________ Title ___________________________
Company __________________________
Address __________________________
City ___________________________ State ______ Zip ________________
Telephone __________________________
Weight/Volume Batch Controller Handles Up to 15 Ingredients

Quantobatch 4600 measures and controls flow of batch volumes of material under microprocessor control. Model /1 handles one to five ingredients; /2 handles up to 15. Both repeat batching cycles automatically. Materials such as feed, grain, and chemicals are processed on both weight and volume requirements.

Announced by the Streeteramet Div of Mangood Corp, 155 Wicks St, Grayslake, IL 60030, the controllers have three standard modes of operation: auto sequence for totally automatic formula dispensing in the order and quantities selected; auto single cycle for similar operation with sequence stops at the end of each ingredient dispersal; and manual mode for all manually controlled operations. Both full and reduced flow feeding rates are available, and incremental dumping of completed mixes for drum or bag filling or similar applications can be included.

Built-in test functions enable plant personnel to pinpoint trouble areas and minimize maintenance. A special alarm indicates system errors or power failures. Battery backup protects formula data in the case of power interruption. Printers, remote displays, and other options are available.

Microprocessor-Based Controller Readily Programmable for Process Industries Applications

A standalone unit that the manufacturer states "is the industry's first microprocessor-based, multiloop programmable process controller with a high level language . . . designed specifically for the process engineer and the process industries" has been announced by Reliance Electric, Controls Div, 25001 Tungsten Rd, Cleveland, OH 44117. A basic UDAC (user digital analog controller) can control up to 64 analog loops and as many as 128 digital inputs and/or outputs. An expanded version can handle up to 192 analog and 384 digital 1/0s.

A microprocessor card, memory card, and one to four analog or digital 1/0 cards fit into slots on the basic unit. Up to two additional 6-card expansion units can be added. The microprocessor has 16-bit word length, 2-MHz clock frequency, and 10-µs typical instruction time; on-card memory contains 1024 words of p/RROM and 512 words of static RAM. Communication rates to this card are 110 to 9600 baud.

Speak Easy, a high level English-based controller programming language, and user application programs are stored on 16-bit, 8k-word core or 16-bit, 8k or 16k MOS memory cards. Analog 1/0 cards handle 16 single-ended or eight differential multiplexed inputs with 12-bit resolution and 0.025% accuracy; outputs can be 4, 8, 12, or 16 with 8-bit resolution and 0.4% accuracy. Digital 1/0 cards have 32 inputs and 32 outputs.

Energy Management System Available for Existing Small or Medium Sized Buildings

Sunkeeper Controller—a microprocessor-based, user-programmable energy management system for small to medium sized office buildings—controls central functions such as heating, lighting, ventilating, and air conditioning. It interfaces to existing electrical systems and handles 64 analog and digital inputs and 32 outputs. Digital inputs and outputs are 24 V, and analog inputs are 0 to 5 Vdc or from thermistor sensors. Andover Control Corp, PO Box 34, Andover, MA 01810 claims 15 to 30% reductions in energy costs will result from application of the system.

Master and Satellite Microprocessors Interface in Chromatograph System

Petroleum, chemical, and petrochemical refinery applications are targets for a microprocessor-controlled process chromatograph system announced by Beckman Instruments, Inc, Process Instruments Div, PO Box 3100, Fullerton, CA 92634. Each model 6750 chromatograph system controls up to six chromatograph analyzers, each capable of independent operation with its own microprocessor.

Field-based analyzers store complete operating tables for each analysis. Peak values are digitized, integrated, and scaled by analyzer microprocessors for transmission to the system’s processor which performs calculations, generates reports at the intervals and in the formats specified by the user, performs alarm analyses, and controls maintenance procedures.

An interactive data entry and display terminal allows English language operator communication. Programmed step-by-step instructions guide the operator through system startup, day-to-day operations, and maintenance procedures. A built-in digital voltmeter permits important analyzer voltages to be remotely displayed for diagnostic purposes.

Analyzer may be remotely located up to 2000 ft (610 m) from the programmer. Information exchange takes place over a 5-wire data bus. Communication on the bus and throughout the system is in ASCII. The system provides 32 programmable analog outputs. RS-232-C ports allow communication with host computers and peripheral devices.
Get your hands on a CORTRON Solid State Keyboard, and you'll soon find out why you can't judge all keyboards on initial price alone.

It's after installation that cost efficiency becomes most important. In life expectancy, ability to endure extreme environments, high speed operation without "misses," accuracy, downtime caused by beverage spillages, reliability, serviceability and human engineered features. That's where a CORTRON Solid State Keyboard really pays off.

Unique contactless key switch makes the difference. Utilizing ferrite core switching technology, the CORTRON Key Switch is mechanically simple (only 4 basic parts!) and has a ultra reliable 100 million cycle life test rating. CORTRON Keyboard Professionals can translate what this can mean to you in cost efficiency terms of MTBF (mean time before failure). CORTRON has actual customer experience of MTBF in excess of 40,000 hours.

They'll also explain other advantages you'll gain over competitive technologies such as Hall effect, reed switch, and capacitive switching. All in all, you'll find the CORTRON Key Switch offers unusual built-in protection against costly service calls and the hardship of downtime.

"Human engineered" keytops and key placement options give CORTRON low profile alpha numeric keyboards the familiar "typewriter feel" that promotes operator productivity and efficiency.

Nothing left to chance. CORTRON solid state keyboard materials, components, subassemblies, and final assembly are 100% inspected and tested to assure your specifications are met with plenty of room to spare.

These are just a few of the cost efficiency benefits CORTRON offers you and your customers.

Cost efficiency you can put your finger on. For a greater insight into the cost efficiencies attainable with a CORTRON Solid State Keyboard, write or call for details: CORTRON, A Division of Illinois Tool Works Inc., 6601 West Irving Park Road, Chicago, Illinois 60634. Phone (312) 282-4040. TWX 910-221-0275. Toll free line: 800-621-2605.
THE WORLD'S MOST IMITATED OEM COMPUTER JUST PULLED A FAST ONE.
The new direct-map cache memory for the PDP-11/34.

2K bytes of high speed RAM. A hit rate of almost 90%. It all adds up to make the fast, powerful PDP-11/34 up to 60% faster. Our new high-speed cache is available in a system now or as a field enhancement.

Deliveries in May.

Will the competition ever cache up?

Call or write: Digital Equipment Corporation, PK3-1/M-86, Maynard, MA 01754.
When Centralab introduces touch switches you can be sure they’re “in”. Backed by 40 years of switch know-how, and after years of intensive research and testing, Centralab is now delivering, in batch-process volume, a complete touch switch system. We call it MONOPANEL.

MONOPANEL is a thin, light, flat, front panel subassembly containing micro-motion touch switches already mounted and interconnected . . . with LED’s, nomenclature, graphics and colors to meet your functional and aesthetic requirements.

The basic MONOPANEL switch has been operated for sixty million switching cycles without mechanical or electrical failure. And MONOPANEL has been tested and proven against 22 separate mechanical, electrical and environmental standards.

On each 11" X 17" panel you can custom-design individual boards to meet your front panel needs. The illustration above shows just a few of the almost endless variations possible from each master panel.

The flat, smooth, front panel surface permits unlimited choice of graphics. Functions may be grouped by color, with 480 colors available. Thirty choices of type style and size. And whatever visual symbols meet your specific needs.

Batch-Processed For Economy With Quality

MONOPANELS are batch-processed as 11" X 17" master panels only .075" thick, each containing up to 700 switches. Every Monopanel is a complete, 100% pre-tested subassembly containing switches, front panel and graphics.

60,000,000 Cycles Without Failure!

Standard 12 and 16 position keyboards are available through Centralab Industrial Distributors. For more information on custom MONOPANELS,

(414) 228-2604, or send for this FREE brochure today.

THIS IS MONOPANEL:

- A complete touch switch subassembly, ready to mount.
- All switches and graphics on a .075" thin panel.
- Flat, spill-proof surface wipes clean.
- Noiseless.
- 100% tested.
- Choice of terminations.
- Operating voltage: 50 V max.
- Operating current: 100 mA max.
- Contact resistance: 0.2 ohms typical.

Quality Products For Your Design:

- Ceramic Capacitors
- EMI/RFI Filters
- Thick Film Circuits
- Rotary, Slide and Pushbutton Switches
- Touch Switches
- Potentiometers and Trimmers.

CIRCLE 43 ON INQUIRY CARD
Design decision factors involved in developing multiple processor microcomputer systems include means of minimizing contention for system bus utilization. System applications detail the appropriate hardware and software considerations as related to single-board computers in a multimaster bus structure.

George Adams and Thomas Rolander* Intel Corporation, Santa Clara, California

Large-scale integrated circuit technology has reduced the cost of central processors to such a low level that the previously avoided concept of applying multiple processors to meet system performance requirements has now become an attractive and viable alternative. Several key benefits accrue from such an approach. In addition to enhanced system performance (throughput), improved system reliability, and improved system realtime response, modular system expansion capabilities may be realized. Although designing such systems “from scratch” with microprocessor component families can be a complex system design task with many subtle pitfalls which can inhibit efficient system operation, the advent of second generation single-board computers, such as the Intel® SBC 80/05 and 80/20, has allowed multiple processor microcomputer systems to become off-the-shelf products.

Motivation and Design Concepts

Discussion of the benefits of multiple processor structures in system applications will provide an understanding of the motivation for this implementation approach in system design. A primary objective addressed through multiple processor approaches is enhanced system performance and throughput. Enhanced performance is achieved through partitioning of overall system functions into tasks that each of several processors can handle individually.

In general, as the number of individual tasks any given processor must handle is reduced, that processor’s response time to new requests for service will be reduced. A well planned multiple processor bus structure will allow new processors to be added to the system in modular fashion. When new system functions (ie, more peripherals) are added, more processing power can be applied to handle them without impacting existing processor (master) task partitioning.

As used here, a “master” is any element existing on the system bus that may take control of the bus (ie, assert address and control lines). Typical examples include processors and direct memory access (DMA) controllers that address memory and input/output (I/O) locations resident on the bus. “Slave” elements include passive functions on the bus, such as memory or non-DMA I/O interfaces. Note that although slaves may possess intelli-

*Mr. Rolander is now with Dharma Systems, San Jose, Calif.
Fig 1 Multiple processor bus structure. Dual onboard/offboard structure of MULTIBUS allows each master to use its own memory and I/O without utilizing common system bus (a). Only when a master requires access to common memory or I/O does it use the bus (b). Note that other masters may continue onboard operations simultaneously.

Fig 2 SBC 80/05 block diagram. SBC 80/05 is a full microcomputer on a single PC board. It provides 8085 CPU plus RAM for program or data storage, EPROM/ROM for program storage, interval timer, programmable parallel I/O (22 lines), serial I/O, and full MULTIBUS multimaster control logic.
gence (e.g., an onboard processor), they are not bus “masters” unless they can control the system bus.

**Hardware Considerations**

Hardware considerations must be thoroughly evaluated in any multiple processor bus structure. These factors are described in detail around a specific implementation of such a structure, the Intel® MULTIBUS™, which supports multiple processor systems with its multi-master bus structure.

**Bus Architecture**

One architectural option open to the system designer is that of a multiple master/single bus structure. Under this partitioning, every master utilizes the common bus data path to fetch instructions or data from memory, read data from input devices, or write data to output devices or memory. Therefore, the common system bus rapidly becomes the bottleneck for overall system throughput, and fast DMA transfers can easily approach the full bandwidth of the bus during block transfers so that all other masters must idle for extended periods.

Such performance constraints can severely limit total system performance.

System bus utilization may be minimized through implementation of an alternate dual-bus structure as shown in Fig 1. Each processor-based master within the system retains its own local memory and I/O that it utilizes for most operations. Such local operations occur totally on the individual board and do not require the system bus. This greatly reduces the service request frequency by each master requiring use of the system bus. Such a dual-bus structure is implemented on the SBC 80/05 and 80/20 single-board computers, as shown in Figs 2 and 3, respectively, with the multi-master system bus (MULTIBUS).¹,²

Access to the system bus is requested only when a global (resident on the bus and accessible by multiple masters) memory location or I/O device is referenced during an instruction execution cycle. Local/global (on-board/off-board) distinction is defined through the value of the physical address referenced. If it lies within the address range of onboard memory or I/O, no bus request is made. Only when the address references a global

Intel® and MULTIBUS™ are trademarks of Intel Corp, Santa Clara, Calif.

---

Fig 3 SBC 80/20-4 block diagram. SBC 80/20-4, also a full microcomputer on a single PC board, provides 8080A-2 CPU, 4k bytes of RAM, up to 8k bytes of EPROM/ROM, 48 programmable I/O lines, three interval timers, full RS-232-C serial port, 8-level priority interrupt logic, and MULTIBUS multimaster control logic.
memory or I/O location, is a system bus request initiated. If no other master is currently utilizing the bus, this “new” master will be granted access immediately. However, this new master must wait if another master is currently utilizing the system bus. It continues to monitor the status of the system bus to determine when its current cycle may be completed. Thus, the MULTIBUS must provide a method for masters to determine whether or not another master is currently utilizing it.

Other masters may also simultaneously request the system bus. Arbitration must then be performed to resolve this multiple contention for the system bus. The MULTIBUS structure provides this arbitration in one of two techniques: serial (daisy chain) or parallel (encoded). The structure consists of four control lines that are synchronized by the common bus clock. These four control lines and the bus clock are active low. This is represented by the slash (/) character after each signal mnemonic. Control lines are as follows:

**Bus Clock (BCLK/)** —The negative edge of BCLK/ is used to synchronize bus arbitration. BCLK/ may be asynchronous to all CPU clocks, and it has a 100-ns minimum period. BCLK/ may be slowed, stopped, or single-stepped for debugging.

**Bus Priority In Signal (BPRN/)** —Indicates to a particular master that no higher priority master is requesting use of the system bus.

**Bus Priority Out Signal (BPRO/)** —Used with serial bus priority resolution scheme. BPRO/ is passed to BPRN/ input of master with next lower bus priority.

**Bus Busy Signal (BUSY/)** —Driven by bus master currently in control of MULTIBUS to indicate that bus is currently in use. BUSY/prevents all other masters from gaining control of bus.

**Bus Request Signal (BREQ/)** —Used with parallel bus priority network to indicate that a particular master requires use of the bus for one or more data transfers.

### Serial (Daisy-Chain) Bus Arbitration

In a serially arbitrated MULTIBUS system (Fig 4) requests for system bus utilization are ordered by priority on the basis of bus location. Each master on the bus notifies the next lower priority master when it needs to use the bus for a data transfer, and it monitors the bus request status of the next higher priority master. Thus the masters pass bus requests along from one to the next in a daisy-chain fashion.

The highest priority master (Master 1) in the system will always receive access to the system bus when it requires it. There is no higher priority master to inhibit its bus requests, and its bus priority input line (BPRN/) is thus permanently enabled.

Masters operate asynchronously on the MULTIBUS. A master may thus be in the middle of a bus operation when a higher priority master requests the bus. Obviously, interruption of such an in-process cycle must not be allowed. The mechanism for avoiding such erroneous operation is the BUSY/ line. Upon being notified that access to the bus is possible, the master examines BUSY/. If this control line is inactive, the master will assert it, and complete its bus operation. If BUSY/ is already active, another master is currently using the bus. In this case, the master will examine BUSY/ upon every falling edge of BCLK/, typically once every 100 ns, until it becomes inactive. When BUSY/ returns to its inactive state, the master will assert it, then complete its operation. The BUSY/ line then inhibits higher priority masters from destroying a bus transfer cycle that may be already in progress.

The BUSY/ line is also controlled by a bus lock function on the SBC 80/05 and 80/20. This function allows a master, which currently has control of the bus, to retain control by independently asserting the BUSY/ line until it issues an unlock command that releases BUSY/. This permits a bus master to obtain exclusive control of the system bus for critical system functions,
such as high speed memory or I/O data transfers and critical read-modify-write operations. With BUSY/ asserted in this way, all other masters will find the bus "in use" when they attempt to access it. Whereas system bus transfers normally take place on an interleaved basis (bus arbitration performed for each cycle), this bus lock function permits fast multiple-word transfers, when needed.

Two basic parameters determine the number of masters that can coexist on the system bus in serial bus arbitration mode. These are the BCLK/ cycle time and the BPRN/ to BPRO/ propagation delay of bus masters. Masters may be added to a system as long as the cumulative BPRN/ to BPRO/ propagation delay is such that the lowest priority master will always have its BPRN/ line driven inactive before the next BCLK/ falling edge after the highest priority master requests the bus. This worst-case timing condition is met as long as the following relationship is satisfied.

\[ \sum_{i=1}^{N-1} (t_{BPRN-BPRO})_i < t_{BCLK} - t_{ah} \]

where

- \( (t_{BPRN-BPRO})_i \) = Propagation delay for master \( i \)
- \( t_{BCLK} \) = Bus clock (BCLK) cycle time (period)
- \( t_{ah} \) = Allowance for bus setup and hold times
- \( N \) = Number of bus masters

Using serial bus arbitration and SBC 80 onboard clocks, up to three masters may coexist on the system bus. This number can easily be extended, if desired, by generating a BCLK with a longer cycle. The SBC 80/05 and 80/20 provide a jumper option which allows the system designer to generate BCLK/ externally.

Parallel (Hardware-Encoded) Bus Arbitration

The parallel bus arbitration technique resolves system bus master priorities using external hardware. The parallel multimaster control line (BREQ/) comes into force in this case. Each master asserts BREQ/ when it requires access to the system bus. These lines are fed to a 2-chip parallel priority network. As with serial priority resolution, BPRN/ acts as the bus access enable input to each master. As Fig 5 illustrates, up to eight master priority levels are encoded by a 74148 priority encoder to a 3-bit code representing the highest priority master currently requesting the system bus. This code drives the 8205 3-to-8 decoder which asserts the proper BPRN/ line low to grant bus access to the highest priority master. The 74148/8205 propagation delay is less than 40 ns, easily fast enough to allow eight masters to coexist in this configuration utilizing a BCLK/ with a 100-ns period.

Systems requiring up to 16 masters may implement bus arbitration by utilizing two 74148 priority encoders and two 8205 decoders to provide a 16-level hardware priority network. The actual number of bus masters feasible on the system bus will also depend on bus drive/loading considerations. Even under this consideration, systems containing up to 16 masters are feasible.

Thus, single-board computer masters, in conjunction with the MULTIBUS control structure, provide off-the-shelf hardware solutions for the development of efficient multiple processor microcomputer systems. In addition to this hardware capability, the system designer needs to consider several software design issues.

Software Considerations

Several software operations, such as mutual exclusion, communication, and synchronization, are essential to proper multiple processor system operation. The MULTIBUS/SBC 80 functions that enable these software operations are examined.

Mutual Exclusion

In a multiple processor microcomputer system, there are
usually many resources that are shared by the processors. Such shared resources include common memory and peripherals. A properly functioning system must provide a mechanism to guarantee that asynchronous access to those resources is controlled in order to protect data from simultaneous change by two or more processors. Thus, some form of mutual exclusion must be provided to enable one processor to lock out access of a shared resource by other processors when it is in a critical section. A critical section is a code segment that once begun must complete execution before it, or another critical section that accesses the same shared resource, can be executed.

A Boolean variable can be used to indicate whether a processor is currently in a particular critical section (true) or not (false). Testing and setting this variable also presents a critical section. This function must be performed as a single indivisible operation; if it is not, two or more processors may test the variable simultaneously and then each set it, allowing them to enter the critical section at the same time. Such simultaneous entry would destroy the integrity of data and control parameters in global memory or cause erroneous double initialization of a global peripheral controller.

Mutual exclusion can be implemented as a software function alone, as described by Dijkstra, for n processors operating in parallel. The SBC 80/05 and 80/20 bus lock function mentioned earlier provides a means for using program control to simplify mutual exclusion. While the system bus is locked, the master can perform the indivisible test and set operation on the Boolean variable used to control access to a critical section without intervention from other masters.

**Communication**

Communication is an essential function that allows a program executing on one processor to send or receive data from a program executing on another processor. Typically, two processors communicate through buffer storage in common memory. One program, called a producer, adds data to buffer storage; another, called a consumer, removes information from buffer storage.

In a typical application, one master may produce buffers of data that are to be consumed by a program executing on another master that services an output device. Communication through buffer storage requires the operations of adding to and taking from buffers. These operations constitute critical sections that can be controlled by providing mutual exclusion around the buffer manipulation operations.

**Synchronization**

At times there is a need for one master to send a synchronization signal to another. In a sense, synchronization is a special case of communication during which no data is transferred. Rather, the act of signaling is used to "wake up" a program executing on another master. A program may "sleep," by waiting for a synchronizing signal, until it receives a wake-up signal that enables it to continue execution. Manipulation of synchronization signals requires mutual exclusion.
System Initialization

In a microcomputer system that has multiple processors sharing a common system bus, a system initialization mechanism must be designed to set up the variables that control access to the shared resources. All single-board computers on the MULTIBUS begin execution simultaneously following a system reset. The bus lock function of the computers can be used by one specifically designated master to lock the bus immediately upon system reset and to perform system initialization for common resources before any other master attempts to access them. Since a locked bus has no effect on a single-board computer that is executing out of its local memory and using its local I/O, normal initialization by each processor can proceed while the shared resource initialization takes place.

Multiprocessor Applications

Two applications that are well suited to multiple processor microcomputer systems are examined. The first provides increased throughput, and the second allows shared resources.

Increased Throughput

Consider a system that is controlling multiple high speed serial communication channels in addition to other data processing activities. In this case, multiple processors may be utilized to increase system throughput. Such a system with four full-duplex serial channels operating at 4800 baud could produce interrupts every 250 µs. Interrupts at that frequency in a single master system would leave little time for other processing activities. In a multiple processor approach, one processor can be used to handle the interrupts from the serial channels, accumulate data into records, and then provide those records to another processor by placing them in common memory. The second processor is not burdened with the overhead of handling each character on an interrupt-driven basis, instead it is sent entire records of data available for further processing.

As shown in Fig 6, this application can be handled on the MULTIBUS with four boards. The SBC 80/05 single-board computer is used to service the communication board and prepare the data records. A 4-channel serial communication board (SBC 534) is used to provide the hardware interface for four serial communication channels. The SBC 80/20 single-board computer is used to process data records prepared by the SBC 80/05. Common memory is provided by the SBC 016 16k random-access memory (RAM).

Application of multiple processors to this problem requires communication through buffer storage. Two primitive operations, introduced by Dijkstra, can be used to simplify the communication and synchronization between the masters. These primitives, designated P and V, operate on non-negative integer variables called...
semaphores. The V procedure increments the semaphore (S) in a single indivisible operation. To make certain that fetch, increment, and store are not interrupted by another processor, the bus is locked during the operation.

Procedures for P and V primitive operations can be implemented in PL/M as follows:

V:
PROCEDURE (S$ADR); 
DECLARE S BASED S$ADR BYTE; 
OUTPUT(BUS$LOCK) = LOCK; 
S = S + 1; 
OUTPUT(BUS$LOCK) = UNLOCK; 
END V;

The P procedure loops in a busy wait until S is greater than zero, at which time it decrements S. The act of fetching, testing, decrementing, and storing S is also an indivisible operation. Note that if several masters with different speeds are in a busy wait on the same semaphore, the solution presented may not be "fair" to the lower speed processor; that is, the lower speed processor would test the semaphore less frequently, resulting in an unfair advantage for higher speed processors.

Implementation of a procedure for the P primitive is shown in the following PL/M code.

P:
PROCEDURE(S$ADR); 
DECLARE S BASED S$ADR BYTE; 
DO FOREVER; 
IF S > 0 THEN 
  DO; 
  OUTPUT(BUS$LOCK) = LOCK; 
  IF S > 0 THEN 
    S = S - 1; 
    OUTPUT(BUS$LOCK) = UNLOCK; 
    RETURN; 
  END; 
  OUTPUT(BUS$LOCK) = UNLOCK; 
  AND CONTINUE TESTING; 
  END; 
END P;

It is important to observe in the program listing that S is tested prior to issuing a bus lock. This initial test avoids continuous locking and unlocking of the system bus while looping in a busy wait. The second test is required because another processor could also have found S greater than zero and tried to enter the critical section at the same time.

With the P and V operations, semaphores can be used as resource counters in the buffer manipulation required for communication between the SBC 80/05 and 80/20. For example, a consumer program can use the P operation to decrement the number of full buffers and a V operation to increment the number of empty buffers. In a similar fashion, a producer program can use the P operation to decrement the number of empty buffers and a V operation to increment the number of full buffers. In addition to full and empty buffer counters, it is necessary to maintain linked lists pointing to actual full and empty buffers. A semaphore can be used to provide mutual exclusion around the manipulation of the linked lists. In the example that follows, three variables (FULL, EMPTY, and SEMA) are used to implement these functions. The two PL/M programs illustrate consumer and producer code segments, respectively. Note that the consumer performs initialization because it accesses the semaphores prior to the producer.

CONSUMER:
DECLARE EMPTY BYTE EXTERNAL; 
FULL BYTE EXTERNAL; 
SEMA BYTE EXTERNAL; 
OUTPUT(BUS$LOCK) = LOCK; 
EMPTY = NUM$BUFFERS; 
FULL = 0; 
SEMA = 1; 
OUTPUT(BUS$LOCK) = UNLOCK; 
DO FOREVER; 
  CALL P(FULL); 
  CALL P(SEMA); 
  CALL V(SEMA); 
  CALL V(EMPTY); 
  CALL V(FULL); 
  CALL V(SEMA); 
  CALL V(FULL); 
  CALL V(SEMA); 
  CALL V(FULL); 
END;

END CONSUMER;

PRODUCER:
DECLARE (EMPTY, FULL, SEMA) BYTE EXTERNAL; 
DO FOREVER; 
  (Prepare data in local memory) 
  CALL P(EMPTY); 
  CALL P(SEMA); 
  CALL V(SEMA); 
  CALL V(FULL); 
  CALL V(SEMA); 
  CALL V(FULL); 
  CALL V(SEMA); 
  CALL V(FULL); 
END;

END PRODUCER;

Shared Resources

Another typical application for a multiple processor microcomputer system would be to allow sharing of a resource by two processors. For example, consider two independent processors that have a need for high speed mathematical functions. Although it may not be possible to justify a high speed math module for each system, such a module might be justified if it were to be shared by both processors. A multiple processor microcomputer system could provide the capability to allow both processors to share the math module and not interfere with their otherwise unrelated functions.

This application (illustrated in Fig 7) could be handled with four boards. The SBC 80/05 single-board computer is used to perform various data processing functions requiring high speed floating-point arithmetic. The SBC 80/20 single-board computer controls a process where high speed numeric computations are required. High speed floating-point mathematics functions for both single-board computers are performed by an SBC 310 high speed math unit. SBC 116 combination memory and I/O board provides 16K RAM, 8k electrically programmable read-only memory (EPROM), 48 parallel I/O lines, and an RS-232-C serial port.
The problem to be solved in this application is to ensure that only one processor has access to the shared math module resource at one time. Thus, mutual exclusion must be provided to control the access to the resource. The following PL/M function returns TRUE if access to a critical section, used to implement the mutual exclusion, has been granted.

```
ENTER$CRITICA$SECTION;
DECLARE FLAG$BASED FLAG$ADDR BYTE;
DECLARE ACCESS BYTE;
IF FLAG$ = BUSY THEN
RETURN FALSE;
OUTPUT(BUS$LOCK) = LOCK;
IF FLAG$ = NOT BUSY THEN
DO;
FLAG$ = BUSY;
ACCESS$ = TRUE;
END;
OUTPUT(BUS$LOCK) = UNLOCK;
RETURN ACCESS;
END ENTER$CRITICA$SECTION;
```

This PL/M function first tests the flag for the busy condition before issuing a busy lock. As in the P procedure described earlier, this initial test avoids continuous locking and unlocking of the MULTIBUS while a busy wait is being executed. The following procedure performs a busy wait operation on the flag used to control access to a critical section.

```
BUSY$WAIT;
PROCEDURE (FLAGS$AD$R$);
DO WHILE NOT ENTER$CRITICA$SECTION(FLAG$ADDR$);
END;
END BUSY$WAIT;
```

Typical code segments illustrating the use of these procedures follow.

```
DECLARE MATH$BD$ENTRY BOOLEAN EXTERNAL;
MATH$BD$ENTRY$ = NOT BUSY;
...;
CALL BUSY$WAIT(MATH$BD$ENTRY);
...;
(Process math functions)
MATH$BD$ENTRY$ = NOT BUSY;
...;
/* We could also test and then do some other */
/* processing if the math module is busy */
IF ENTER$CRITICA$SECTION(MATH$BD$ENTRY$)
THEN DO;
...;
(Process math functions)
...;
MATH$BD$ENTRY$ = NOT BUSY;
END;
ELSE DO;
...;
(Something else)
...;
END;
```

### Conclusions

The motivations for implementing multiple processor microcomputer systems include enhanced performance and throughput. When the appropriate hardware/software design considerations are made, modularity is easily achieved. Hardware solutions to many problems are provided by means of a MULTIBUS structure and SBC 80 single-board computers that have multimaster capability. Through control of MULTIBUS functions, the software designer can perform multiple processor communication, synchronization, and mutual exclusion.

Even with these significant steps toward the simplification of multiple processor microcomputer systems, the design of such systems remains a complex software/hardware design task. The future trend of multiple processor microcomputer systems will be to simplify the software tasks of implementing communications, synchronization, and mutual exclusion. These functions could be performed in varying degrees by additional hardware bus functions.

Potential rewards for a multiple processor architecture include enhanced system throughput, improved real-time response, modular system expansion, and improved system reliability. These benefits will pressure the technology of parallel processing to include microcomputers in an increasing number of computer applications.

### References


George Adams, as product line manager for single-chip microcomputers with Intel, is responsible for marketing and applications engineering for MCS-48™ microcomputers. His experience includes work as a microcomputer applications specialist and product planner, and as a computer design engineer. He holds a BSEE from the University of Miami and an MBA from Boston University.

Thomas Rolander is currently a partner of Dharma Systems, a computer systems consulting firm, where he is involved in systems engineering, software, and hardware design. Previously he served as an applications engineering manager for OEM computer systems at Intel. He received a Bachelor's degree in civil engineering and a Master's degree in electrical engineering from the University of Washington.
Now, all you need is a battery and an idea.

ALL THE ADVANTAGES OF CMOS TECHNOLOGY IN A UV ERASABLE PROM.

- 10 mW Total Operating Power at 1 MHz
- Single +5V power supply
- Supply voltages
  - VDD: 4 to 11V
- Operating temperature range:
  - -40°C to +85°C

PROTOTYPE YOUR SYSTEM IN CMOS.

If you're prototyping a digital system requiring fast programming turnaround, low power and a wide operating temperature range, the ultra low power UV erasable IM6603/4's are designed to fit your application. IM6603: 1024 x 4. IM6604: 512 x 8.

CMOS MEANS LOW POWER.

Whether you're prototyping a system or building production systems, CMOS means energy savings, increased reliability, and lower system cost. You not only reduce the cost of the power supply system but the associated development costs.

SINGLE +5V POWER SUPPLY.

In addition to low power advantages of CMOS, Intersil's leading technology produces the industry's only CMOS EPROM that can operate from a single +5V power supply. This combination of low power and a single +5V power supply allows the design of EPROM based systems that offer maximum flexibility in a multitude of applications.

MULTI-PURPOSE APPLICATIONS.

The IM6603/4's low power, low system cost,
easy programming, and extremely fast reprogrammability make it ideal for all kinds of portable applications: portable data acquisition terminals, medical instrumentation, military computers, telemetry instrumentation, and, any other applications requiring low power consumption, portability, and flexibility.

DELIVERY NOW.
Intersil's UV erasable CMOS PROM's are available now.

DESIGNERS, IF YOU HAVE AN IDEA AND A BATTERY, CALL US.
Your Intersil Sales office or Stocking Intersil Distributor is listed below. They'll be happy to make the IM6603/4 available in prototyping or production run quantities. If you'd like to receive the IM6603/4 Application Notes and Data Sheet, fill in the coupon below.

INTERSIL FRANCHISED DISTRIBUTORS:
Advent/Indiana • Alliance Electronics • Arrow Electronics CESCO • Century Electronics • Component Specialties Components Plus • Diplomat/IPC • Diplomat/Southland Elmar Electronics • Harvey/Binghamton • Intermark Electronics • Kierulf Electronics • LCOMP • Liberty Electronics R.A.E. Ind. Elect. Ltd. • RESCO • Schweber Electronics Sheridan • Zentronics

INTERSIL SALES OFFICES:
CALIFORNIA: Sunnyvale (408) 744-0618, Carson (213) 532-3544 • COLORADO: Denver (303) 750-7004 FLORIDA: Fort Lauderdale (305) 772-4122 • ILLINOIS: Hinsdale (312) 986-5303 • MASSACHUSETTS: Lexington (617) 861-6220 • MINNESOTA: Minneapolis (612) 925-1844 NEW JERSEY: Englewood Cliffs (201) 567-5585 • OHIO: Dayton (513) 866-7328 • TEXAS: Dallas (214) 387-0539 CANADA: Brampton, Ontario (416) 457-1014

R.A.E. Ind. Elect. Ltd. • RESCO • Schweber Electronics Sheridan • Zentronics

Digital Products — Memory
10710 North Tantau Avenue
Cupertino, CA 95014
For literature: (408) 996-5403
TWX: 910-338-0171
(800) 538-7930 (outside California)

I have an idea for the industry's first CMOS EPROM.

☑ Send me your literature on the IM6603/4.
☐ Send me your new 20 x 24 Shakespeare poster.

Name ____________________________
Company ____________________________
Address ____________________________
City __________________ State ______ Zip ______
There's a simple reason why we're the largest independent supplier of disk systems:
We make the best disk drives work better.

The Disk Store.

Improving the performance of the best available disk drives is what our business is all about. We've been doing it since 1971. By constantly evaluating advances in drive technology, developing new disk controllers, and supporting our systems with proper user-oriented software.

Consider the more than 4000 systems we've delivered. They stand as hard fact why you can depend on System Industries for a reliable disk system appropriate to your need. Our many years of development and applications experience have produced hardware/software skills and efficiencies, acknowledged technical leadership in controller design, and the industry's broadest range of minicomputer disk storage—from 2.5 Mbytes to a billion-plus bytes per system.

So, when you start shopping for disk storage, start by talking with us. You may learn that we've handled a similar application in the recent past. One thing is certain—you won't have to re-invent the wheel. Or wait for the inventors to deliver.

Just think of us as the Disk Store. We have the product breadth and years of experience to help you select the very best price/performance in minicomputer storage.

What's New At The Disk Store

Check our new 10-Mbyte disk system. Whether you're an OEM or end-user, you'll find its low price and reliable, standard performance features very attractive. For complete technical specifications and price/delivery quotation, contact the System Industries sales/service office nearest you.

System Industries
an equal opportunity employer
525 Oakmead Parkway, P.O. Box 9025, Sunnyvale, CA 94086
(408) 732-1650, Telex: 346-459

Please send disk storage details for the following mini(s): __________

My storage capacity need is:
☐ 10 Mbytes  ☐ 80 Mbytes  ☐ 300 Mbytes

Name __________________________
Position _______________________
Company _______________________
Address _________________________
City/State/Zip ___________________

☐ Please add my name to the mailing list for your quarterly newsletter, "The Bit."
☐ Please also send me a "Disk Store" lapel button to remind me of your product breadth.

Atlanta: (404) 491-0161. Boston: (617) 492-1791. New York: (212) 461-3242;
Los Angeles: (714) 754-6555. Sweden, Stockholm: 08-236-640. United Kingdom,
ARRAY PROCESSOR PROVIDES HIGH THROUGHPUT RATES

A low cost, high speed array processor coupled to a minicomputer matches the processing throughput and accuracy of larger, more expensive systems for scientific computations.

Woodrow R. Wittmayer  Floating Point Systems, Incorporated, Beaverton, Oregon

Scientific computations impose special requirements on a computer system, such as a high rate of throughput for repetitive calculations, manipulation of large arrays of data, precision in cascaded calculations, accommodation of numbers over a large dynamic range, and reasonable ease of programming. To a large extent, algorithms for scientific calculations consist of long sequences of additions, multiplications, and multiplication-additions involving both real and complex numbers. Unless a high throughput rate is attained for such sequences, computation time becomes prohibitively long, especially when realtime calculations are needed for signal processing applications. A common measure of speed for scientific computations is the megaflop, defined as one million floating-point operations per second. Machines usually designated as scientific computers meet or exceed a 1-megaflop execution rate.

Scientific calculations on arrays of 1024 data points are routine, and more than 16,000 data points are often involved in fast Fourier transforms (FFTs), convolutions, or correlations. A scientific computer must manipulate these large data arrays quickly and accurately.

Although the accuracy of most scientific data does not exceed 0.1%, high precision is still mandatory in a scientific computer because various data points—or the same data point—are manipulated many times over in a multitude of combinations, increasing the chances for error propagation. Without a high degree of digital resolution, truncation errors and subtractions of similar sized numbers would cause large errors in the final results.

In many applications, general-purpose computers are used for performing scientific calculations; however, their performance is often unsatisfactory. Since they must serve a variety of application needs, general-purpose computers are not optimized to meet scientific computation speed requirements at an acceptable cost. General-purpose, large mainframe computers, while satisfying speed requirements, are too expensive ($1 million and up) to be dedicated to most single applications. In addition, their sheer size and power requirements present logistic support problems in mobile application environments such as shipboard or airborne installations. Less expensive minicomputer systems ($50k to $100k) are inherently too slow (less than $10^6$ operations/s) for many scientific applications.

These drawbacks of general-purpose computers led to the design and development of high speed, hardwired machines to perform specific scientific calculations. Such machines offer user-acceptable cost/performance ratios. Typically, however, they perform only a few types of calculations and, hence, lack the flexibility to solve a broad range of problems in scientific computation. Also, much effort, time, and expense are expended in custom designing a hardwired machine for a particular application with only a limited market.

Certain machines designed for high speed scientific computation have been available, such as the ILLIAC IV.
These machines offer powerful solutions (based on architectures involving many parallel processors), which overcome the lack of flexibility inherent in hardwired machines. However, their cost is prohibitive for most scientific applications, and programming is complex for the uninitiated. On the other hand, small scale, low cost scientific computers are typically limited to integer arithmetic rather than floating-point for reasons of speed. This restricted word length (often 16 bits) imposes limits on scientific accuracy and the dynamic range of numbers which can be handled.

The pressing requirements for solving scientific computation problems have resulted in the evolution of a programmable array processor that can be combined with a host computer to optimize throughput, precision, and dynamic range, at a cost which makes widespread applications feasible. These processors also offer reasonable ease of programming for those who have no software expertise. In practice, the processor must either be programmable in a higher level language, such as FORTRAN, or be accessible through another computer programmed in FORTRAN. Although detailed software considerations are beyond the scope of this hardware-oriented article, the array processor described (AP-120B) is easily accessible through a host computer that controls routing of data to and from the processor, as well as initiating computations. The simplicity of the FORTRAN instructions needed to initiate computations is explained in an operational example.

Because of the large data arrays involved, scientific computing is often called vector processing or array processing. As used here, an array processor refers to a processor optimized for handling large arrays of data, not to the large array of separate processors used in a machine like the ILLIAC IV.

Optimum Data Format

Historically, scientific notation—or floating-point format—has been implemented as 32 bits (two words in a 16-bit machine). Typically, eight bits were used for the exponent and 24 bits for the mantissa. In decimal terms, this represents a dynamic range of about $10^{\pm38}$, and a precision of approximately six significant digits. Since 6-digit precision had definite scientific accuracy limitations, development of a double-precision floating-point representation was forced—often a 64-bit format with the additional bits used in the mantissa.

For most scientific algorithms, a 64-bit double-precision format represents overkill. A 38-bit floating-point format using a 28-bit mantissa (between eight and nine significant decimal digits) and a 10-bit exponent (dynamic range of $10^{\pm153}$) has proven to be an improved tradeoff in terms of precision, dynamic range, and hardware expense (both logic and memory). It would be difficult to implement such an optimum format in microcomputers where standard word length (16- or 32-bit) constraints exist. In a computational resource such as an array processor, a variety of input data sources must be accommodated, such as different host computers and peripheral devices. Since these have differing formats which must be converted in any case, it is just as easy to use the optimum 38-bit format as to be constrained to a non-optimum format.

Architecture Overview

Combining a special-purpose array-transform processor with a general-purpose host computer (Fig 1) allows each to perform individually in an optimum manner for a given application. AP-120B can be combined with a wide range of commercially available minicomputers or large mainframe computers ranging from the DEC PDP-11 series to the IBM 360/370 series. More than one array processor can be connected to the host to achieve a further increase in scientific computing power for applications where array processor calculation times are long enough to allow for sufficient host input/output (1/0) time.

The host computer provides overall system control; that is, it controls the flow of data and instructions between 1/0 devices and the array processor. Processing time inefficiencies would result if the high speed of the array processor were interfaced directly with peripherals, such as line printers, not required in the immediate fast computation scenario. On the other hand, today's minicomputers offer sophisticated operating systems capable of handling multiple peripherals (magnetic tape, disc file, line printer, and data communication ports) and large working memories.

Computational capability needed for fast, complex calculations involving large amounts of data (on the order of 64k words or more) is supplied by the array processor. It is more time efficient to leave single calculations, such as an occasional sum or product (or even short vector operations) to the host computer. For more involved computations, however, the array processor may well be 100 or more times faster than the host.

Functionally, the array processor can be separated into a floating-point adder and floating-point multiplier, multiple independent memories, and the multiple data paths necessary to connect various memories with the two arithmetic processing units. The interface between host and array processor can be structured into two sets of registers (see Fig 2). One set is devoted to control via programmed 1/0, the other to data transfers via direct memory access (DMA). The programmed 1/0 section of the interface can be thought of as providing the array processor with a simulated front panel. Control of this front panel resides with the host computer which uses it for bootstrap operations (loading and starting programs in the array processor) and for debugging user software (inserting hardware breakpoints and modifying contents of array processor registers and memory). Programmed 1/0 registers include (1) a switches register used by the host to enter control or parameter data and addresses into the array processor; (2) a lights register which makes available to the host the contents of internal array processor registers; and (3) a function register into which the host can write typical front panel commands such as start, stop, reset, or continue.

Most minicomputer or larger hosts provide DMA capability. To maximize the speed of 2-way data transfer (and hence maximize throughput), the array processor includes a set of DMA interface registers to provide 2-way direct memory access. Stealing clock cycles for a 100-kHz data transfer rate degrades running speed of the array processor by only 3% or less. The DMA register set includes host memory address register, array processor...
memory address register, word count register to keep track of the number of transferred words, and control register to govern direction of data transfer and mode of transfer. A fifth (format) register in the DMA set provides conversion between the floating-point format of the host and that of the array processor. Control of this double-buffered, 38-bit register is exercised by four bits in the control register. All transfers of floating-point numbers between host and array processor are by way of the format conversion register. This approach provides conversion "on-the-fly" between the various floating-point formats in existence among hosts and the 28-bit mantissa, 10-bit binary exponent format of the array processor. Interface logic permits data transfer to take place under control of either the host or the array processor.
Achieving High Processing Speed

To achieve processing speeds consistent with scientific computation needs, the AP-120B array processor makes use of two primary architectural techniques—parallel organization and pipelining.

Parallel Organization

Parallel organization in this case refers to a parallel organization of dissimilar functional elements as shown in Fig 3. Separate program, data, and table memories are provided, and can be addressed independently. This organization speeds computation by eliminating memory access conflicts. Random-access read-write memory (RAM) is used for both program and data memories while read-only memory (ROM) is frequently used for the permanent constants in table memory. RAM can also be used for large blocks of constants in table memory which may change from time to time.

The arithmetic unit is composed of a floating-point adder and a floating-point multiplier. These two independent units increase throughput by allowing multiplication and addition portions of calculations to proceed simultaneously. The adder consists of A1 and A2 input registers plus a 2-stage pipeline which first adds the contents of the registers and then rounds the normalized result. The multiplier has two input registers, M1 and M2, plus a 3-stage pipeline for multiplying the two inputs. The product is a normalized and rounded 38-bit number.

There are two independent blocks of floating-point accumulators. Each block contains 32 registers of 38 bits each. This large number of accumulator registers provides great flexibility in storing temporary results from sequential calculations. Experience has shown that the majority of these accumulators are employed in many applications. In addition, dividing the accumulators into two blocks, or two scratchpads, adds flexibility. For instance, both adder and multiplier can be driven with four separate arguments on the same cycle, or two transformation matrices might be stored in the two blocks. An algorithm in the program could select which matrix is to be applied by the multiplier to a given vector. In another case, one block might contain a set of vectors and the other block the transformation matrix by which the vectors are to be multiplied.

Still another aspect of the parallelism for increasing throughput is an independent 16-bit integer arithmetic logic unit (ALU) for performing counting and address indexing. By incrementing and decrementing loop counts and generating memory addresses with this unit, the main arithmetic units are made available full time for the computations at hand.

Two vital elements complete the array processor's parallel structure. First, multiple 38-bit wide data paths connect the interface to multiple memories, and memories to floating-point arithmetic units. These multiple paths provide an independent connection between each memory and each arithmetic unit (see Fig 4) via a proprietary multiplexing scheme. Second, simultaneous control of the various parallel elements is provided by a
Fig 4 Multiple data paths. Array processor's adder and multiplier units are connected to multiple memories, to control arithmetic unit, and to each other by independent, multiple data paths. These multiple paths allow maximum use to be made of parallel functional elements for overlapping control, memory access, and computation times.

Fig 5 Instruction word command fields. A 64-bit instruction word makes possible up to 10 simultaneous operations (control functions, memory accesses, and computations). Coupled with 6-MHz clock, this results in up to 60M operations/s and assures high degree of utilization of 12-megaflop throughput capability of floating-point arithmetic units.

64-bit wide instruction word subdivided into a number of command fields (as shown in Fig 5). Each command field controls a separate device. Thus, a single program instruction controls all operations. There is no need for separate programs for floating-point adder, floating-point multiplier, integer ALU, and memory controller; and no need for an elaborate master controller to synchronize such separate programs. As many as 10 op-
### TABLE 1
Performance of Vector Processors In Phase Demodulation Algorithm*

<table>
<thead>
<tr>
<th>Machine</th>
<th>CPU Cost (million $)</th>
<th>Performance (megaflops)</th>
<th>Cost/Performance</th>
<th>Performance Ratio**</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRAY-1</td>
<td>$4.5</td>
<td>80 20</td>
<td>4.44</td>
<td>10.57</td>
</tr>
<tr>
<td>STAR 100</td>
<td>$8.0</td>
<td>50 16.6</td>
<td>2.1</td>
<td>5.0</td>
</tr>
<tr>
<td>CDC 7600</td>
<td>$3.0</td>
<td>8 3.3</td>
<td>1.1</td>
<td>2.62</td>
</tr>
<tr>
<td>CDC 6600</td>
<td>$1.5</td>
<td>2 .33</td>
<td>.42</td>
<td>1.0</td>
</tr>
<tr>
<td>AP-120B</td>
<td>.0.1</td>
<td>12 7.9</td>
<td>79.0</td>
<td>188.0</td>
</tr>
</tbody>
</table>


**Compared to CDC 6600 as a base of 1

---

**Fig 6** Pipelined design. By overlapping three steps of floating-point multiply in time, pipelining yields three times increase in throughput for sequential multiplications. Similarly, two times increase is achieved by pipelining two steps of floating-point addition
erations/cycle are possible with the 64-bit instruction.

The array processor’s parallel memories, parallel adder and multiplier, and parallel data paths result in an almost complete overlap of computation time and memory access time, hence greater throughput. Note in Table 1 that the array processor (AP-120B) achieves a higher ratio of actual megaflops to maximum megaflops than several larger machines. This is largely because of the parallel structure and the multiple command fields in the instruction word.

Pipelining

In addition to providing parallel floating-point arithmetic units for simultaneous addition and multiplication, the array processor enhances throughput by pipelining each of these operations. A floating-point multiply, for example, involves three steps: (1) beginning product of fractions, (2) adding exponents and completing product of fractions, and (3) normalization and rounding of result. Each step requires one machine cycle (167 ns in the AP-120B); thus a complete multiply requires 500 ns.

Without pipelining, hardware associated with two of the three steps is idle while the third step is in process. This means that a result is available every 500 ns (Fig 6). With the array processor’s pipelined design, the hardware for all three steps is in operation all of the time (Fig 6). When the first step of a multiplication is completed, that multiplication proceeds to step 2 hardware. While step 2 is in process, a second multiplication is started in the step 1 hardware. The process continues until the “pipe is filled.” A long sequence of multiplications can be made to flow smoothly through the pipe. Results are available at 167-ns intervals once “the pipe is filled”—after 500 ns.

Results of Paralleling and Pipelining

The clock frequency of the array processor is 6 MHz (a 167-ns period). The floating-point adder and the floating-point multiplier operate simultaneously with each producing a result every 167 ns. This represents a maximum potential computation rate of 12M floating-point operations/s or 12 megaflops. Compare this rate with that of a general-purpose computer such as the PDP-11/70, which, even with floating-point hardware, has a 0.2-megaflop potential computation rate.

Presence of multiple memories in the array processor makes it easy to supply arguments to support the 12-megaflop computation rate. Moreover, data transfers to or from the host, and I/O communication with peripherals attached to the array processor can also take place during computation time. This leaves only the overhead (operations other than multiply-add) associated with a given scientific computation algorithm to cause less than maximum throughput. Actual travel time through the floating-point arithmetic units (total time to get from data source to data destination) and pipeline interval between successively available resultants are listed in Table 2 for various calculations.

Parallel structure and pipelining result in very high floating-point throughput. This architecture reduces the pressure to make use of the latest state-of-the-art high speed logic circuits. Standard Schottky transistor-transistor logic (TTL) circuitry has resulted in lower hardware cost and increased reliability compared with a design stressing the ultimate in high speed circuitry. Selection of a modest 6-MHz clock rate allows generous timing margins for worst-case design. The 12-megaflop array processor includes host interface and the data, table, and program memories needed for lengthy scientific computations such as FFTs involving 8k data points. It operates with a demonstrated mean time between failures (MTBF) of 3600 h.

The Array Processor in Operation

Proof of the array processor’s successful performance in high speed computation results from extensive computational tests. Brief discussion of common scientific calculations serves as an indication of actual performance.

In digital signal processing, convolution is based almost exclusively on multiply-adds. Since results from multiply-adds are available at 167-ns intervals in the array processor, the maximum rate at which convolution could proceed is 167 ns/point. In actual operation, with all nonoverlapped memory access time and overhead operations accounted for, an average of 172 ns/point is achieved.

The array processor performs matrix arithmetic operations such as the transpose or inverse of a matrix extremely rapidly. The inverse of a 50 x 50 matrix, for example, can be performed in less than 0.15 s, compared

```
<table>
<thead>
<tr>
<th>Operation</th>
<th>Travel Time</th>
<th>Pipeline Interval</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add/Subtract</td>
<td>333 ns</td>
<td>167 ns</td>
</tr>
<tr>
<td>Multiply</td>
<td>500 ns</td>
<td>167 ns</td>
</tr>
<tr>
<td>Multiply/Add</td>
<td>833 ns</td>
<td>167 ns</td>
</tr>
<tr>
<td>Complex Add/Subtract</td>
<td>500 ns</td>
<td>333 ns</td>
</tr>
<tr>
<td>Complex Multiply</td>
<td>1333 ns</td>
<td>667 ns</td>
</tr>
<tr>
<td>Complex Multiply/Add</td>
<td>1667 ns</td>
<td>667 ns</td>
</tr>
</tbody>
</table>
```
with the 12 s required on a Data General Eclipse computer.

Statistical analysis, as illustrated by standard deviation calculations, proceeds at a rate approaching 167 ns/point, which is about 100 times faster than on a PDP-11/70. The independence of the multiplier and adder units allows successive values to be brought in and squared and running totals of both the values and the values squared to be kept at the same time.

Processing speed in numerical simulation is portrayed by considering a phase demodulation algorithm which uses partial differential equations. Table 1 lists the results attained when this algorithm was run on several computers commonly used for scientific computation. As can be seen, the inexpensive AP-120B array processor compares favorably with more expensive machines in absolute performance, and surpasses them when cost/performance is the primary criterion.

Operational Example

To clarify the concept of how the host/array processor system operates, consider a simple FFT processing sequence. As initial conditions, assume that the FFT program is resident in the array processor's program memory and that the array to be transformed is resident in host memory. The operating sequence is:

1. The host sends an I/O instruction to the array processor to start operation.
2. The array processor requests host cycles for DMA transfer of the data array from host memory to array processor data memory. Data pass through the interface’s format conversion register where they are converted from host floating-point format to array processor floating-point format “on-the-fly”.
3. The FFT algorithm is run in its entirety inside the array processor. This means that full 38-bit precision is maintained throughout critical processing stages.
4. The frequency domain array can then be transferred back to the host by requesting host cycles for DMA transfer. Again format conversion takes place “on-the-fly”.
5. The array processor proceeds to another process or stops executing instructions based on previous directions from the host. In the absence of further instructions, an interrupt command to the host can be issued.

The entire process is accomplished from the host computer with only four FORTRAN statements.

- CALL APLCR (clear array processor)
- CALL APPUT (a1 .... a2) (transfer data to array processor)
- CALL CFFT (a1 .... a2) (perform FFT)
- CALL APGET (a1 .... a2) (transfer results to host)

To minimize data transfer overhead, the four statements can be modified so that a longer unbroken sequence of calculations takes place. For example, both a digitized waveform and data representing an electrical network can be transferred from host to array processor. After FFTs have been performed on both data types, they could be array multiplied, an inverse FFT performed on the resultant, and the resulting time domain waveform transferred back to the host. Keeping the entire sequence in the array processor enhances precision in addition to reducing overhead.

Conclusions

Potential throughput of the AP-120B array processor is 12 megaflops. Viewed another way, the processor runs at 6M instructions/s and each 64-bit instruction word can control up to 10 simultaneous operations. These processing capabilities result in up to 60M operations/s including floating-point adds, floating-point multiplies, program memory accesses, data memory accesses, scratchpad accesses, integer arithmetic operations for control of the array processor, and I/O operations. Performing 60M operations/s (due to parallel arithmetic units, memories, and data paths, and to multiple command fields in the instruction word) assures a high degree of utilization of the unit’s 12-megaflop potential.

With a mantissa of 28 bits, the array processor ensures the precision necessary in iterative scientific calculations. In decimal terms, the 28 bits correspond to between eight and nine significant digits. A 10-bit binary exponent provides the array processor with a greater dynamic number range than the commonly encountered 8-bit binary or 7-bit hexadecimal exponents without the precision problems of hexadecimal normalization.

The array processor satisfies the ever increasing demand for extremely high speed scientific computing at low cost. It handles the speed, precision, and dynamic range demands of scientific computations which previously were satisfied only by large, expensive mainframes. Coupled with a minicomputer, the cost of an array processor is on the order of 1% to 6% of a large mainframe’s cost, and, in some cases, it may have greater throughput than the larger machine.

Woodrow Wittmayer holds BS degrees in psychology and computer science from Portland State University. Currently product manager for the AP-120B array processor at Floating Point Systems, his experience includes application engineering for array processors.
SAVE 80% ON PDP 11/70 MAIN MEMORY WITH DATARAM BULK CORE

1024K x 18 (one megaword) PRICE COMPARISON

<table>
<thead>
<tr>
<th>DEC</th>
<th>DATARAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Qty</td>
<td>Item</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>MJ11-BC 256K word (512KB) system</td>
</tr>
<tr>
<td>3</td>
<td>MJ11-BG 256K word (512KB) additional</td>
</tr>
</tbody>
</table>

Savings: $215,220 - 44,520 = $170,700

You read right!
Dataram’s BULK CORE provides a dramatic main memory alternative for PDP-11/70 users. BULK CORE system BC-417 interfaces to DEC’s 11/70 Memory Bus, and is completely compatible with DEC’s MJ11 series of core systems.
The BULK CORE BC-417 system is offered in a 15½" chassis with a minimum configuration of 256K x 18. It can be expanded in increments of 256K x 18 to a maximum of 1024K x 18 (one megaword).
BULK CORE. An economical, exciting ... and proven alternative.

I’d like to learn more about BULK CORE for my PDP 11/70
☐ Please send information
☐ Please have a salesman contact me

I’d also like to learn more about BULK CORE for Fixed Head Emulation on my ☐ PDP-11 ☐ Nova

Name ___________________________ Phone ___________________________
Title ___________________________ Company ___________________________
Address ___________________________
City __________________ State ______ Zip __________________

☐ Please send me information about Dataram’s ADD-ON/ADD-IN memory for minicomputers.

PDP and DEC are registered trademarks of Digital Equipment Corporation


CIRCLE 47 ON INQUIRY CARD
From CalComp, what you get is what you see.

It's a sample plot from one of our three, brand-new, 1030-Family drum plotter models.
And it's all yours to prove a single, simple point.
CalComp makes the best drum plotters in the world. Period.
Case in point: When it comes to medium-priced drum plotters, the new 1030's literally outdraw the competition.
In terms of accuracy, line quality, speed and, in short, good old-fashioned price/performance.
Better yet, all three new plotters are perfectly suited to a wide range of graphics applications. In fact — outputted graphically — any data now in your computer can work even harder for you.
For starters, we made all three new models completely d.c. servo-motor driven. For increased accuracy in every mode — on line, remote/time-sharing and off-line.
Then, we gave them a newly-designed linear drive pen mechanism. For the kind of pen force control that produces consistently superior line quality. In every application.
Next, we greatly increased overall throughput — especially in on-line environments — by implementing "smarter," microprocessor-based controllers.
Finally, there's even greater built-in versatility. Because both the 1037 and 1038 can be field-upgraded — all the way up to a new 1039 — without ever leaving your office.
The one thing we haven't changed is CalComp service and support. It's still worldwide and second to none. For in-place field systems analysts. For the kind of help you expect from the world leader in computer graphics. Need we say more? When it comes to drum plotters, it pays to set your performance sights a little higher.

<table>
<thead>
<tr>
<th>THE NEW 1030 DRUM PLOTTER FAMILY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Plotter Model</td>
</tr>
<tr>
<td>----------------</td>
</tr>
<tr>
<td>1037</td>
</tr>
<tr>
<td>1038</td>
</tr>
<tr>
<td>1039</td>
</tr>
</tbody>
</table>

Draw your own conclusions...
It's easy with a free CalComp sample plot. For your own evaluation copy, call: (714) 821-2011. Or write: CalComp, 2411 W. La Palma Avenue, Dept. MS-3, Anaheim, California 92801.

CALCOMP

WEST: Anaheim, CA (714) 821-2011 / Santa Clara, CA (408) 249-0936 / Houston, TX (713) 776-3276 / Dallas, TX (214) 661-2526 / Englewood, CO (303) 770-1950 / Beaverton, OR (503) 646-1996. SOUTH: Norcross, GA (404) 449-4610 / Huntsville, AL (205) 533-6260.


CIRCLE 48 ON INQUIRY CARD
UNIVERSAL SWITCHING REGULATOR DIVERSIFIES POWER SUBSYSTEM APPLICATIONS

Standard and advanced power control subsystems are based upon a single, universal IC chip, whose internal functional building blocks can be configured for differing voltage step-up, step-down, and inverter modes simply by connecting external components.

Russell J. Apfel* and David B. Jones
Fairchild Camera and Instrument Corporation, Mountain View, California

Unlike series-pass regulators, switching regulators are complex devices requiring external parts and demanding care in system application. In addition, switching regulators add noise, contribute output ripple, and respond slower to transients. However, these disadvantages are outweighed by two key advantages: switching regulators are very efficient, and they can produce output voltages that are greater than (step-up mode), less than (step-down mode), or of an opposite polarity to (inverter mode) the input voltage.

Efficiency is the outstanding feature. Switching regulator subsystems can achieve up to 90% efficiency; in high power systems this means small transformers, minimum cooling, low power consumption, and low operating cost. Series-pass regulator efficiency depends upon \( V_{\text{OUT}}/V_{\text{IN}} \), and decreases as the input voltage increases for a fixed output voltage. Switching regulator efficiency is constant for variations in input voltage and is limited only by switching device losses due to small dc voltage drops and switching transients. This single integrated circuit (IC), made up of functional building blocks and operating over a wide spectrum of application conditions, enables a variety of complete switching and/or series-pass regulator systems to be developed by the system designer utilizing a minimum number of external components.

Switching Regulator Concepts

Switching regulators use output transistors (or switches) in a nonlinear mode and store energy in inductors and capacitors until needed by the load. The input/output differential voltage is applied across an inductor rather than across a pass transistor. [An inductor does not dissipate power while a pass transistor (in a series-pass regulator) does.] The switching device is turned on and off at a rate determined by the input and output voltages and load current to provide enough power from the input as demanded by the load. The output voltage is sensed by the control circuitry, which modifies the timing to keep the output voltage constant. An output capacitor is used to store energy during the off periods and to average the flow of current to the load.

Step-Down Voltage Regulator

A simple step-down voltage regulator is shown in Fig 1(a). When switch S1 closes, voltage \( V_A \) rises toward \( V_{\text{IN}} (V_{\text{IN}} - V_S) \), and voltage \( V_A - V_{\text{OUT}} \) is applied across inductor \( L \), causing current to increase from zero.

*Mr Apfel is now with Advanced Micro Devices, Inc, Sunnyvale, Calif.
at a rate of \( (V_A - V_{\text{OUT}})/L \). This current flows from the switch, through the inductor, and into load and output capacitor \( C_0 \). If the instantaneous inductor current \( i_L \) is less than the load current \( I_{\text{OUT}} \), the output capacitor provides additional current and \( V_{\text{OUT}} \) decreases slightly. When \( i_L \) exceeds the output current, the remaining current flows into the capacitor, increasing \( V_{\text{OUT}} \); \( i_L \) will increase until switch \( S_1 \) turns off (opens). At this time, since the inductor current cannot change instantly, \( V_A \) falls to \(-V_D\); diode \( D_1 \) provides and conducts the inductor current. The voltage across the inductor is now \(- (V_{\text{OUT}} + V_D)\); thus, the inductor current will change at a rate of \(- (V_{\text{OUT}} + V_D)/L\). Inductor current continues to fall toward zero until \( S_1 \) turns on again, and the cycle is repeated.

On- and off-times of \( S_1 \) are controlled so that the average inductor current equals the output current; thus, the average capacitor current will be zero and \( V_{\text{OUT}} \) will remain constant. The control circuit generally consists of an oscillator and a subcircuit. On- and off-times of the oscillator are set so that \( i_L \) will increase to a maximum current of \( I_p \) and then decrease to zero. The subcircuit senses the output voltage and increases the off-time (by adjusting the oscillator) if \( V_{\text{OUT}} \) increases too high. In this type of system, a maximum \( I_{\text{OUT}} \) of \( I_p/2 \) is possible, and for \( I_{\text{OUT}} \) less then \( I_p/2 \), the control circuit increases the off-time by an amount such that the average \( i_L \) equals \( I_{\text{OUT}} \).

For a step-down regulator, peak current is determined by the input, output, and switch voltages, inductor size, and switch on-time; or conversely, the on-time \( (t_{\text{on}}) \) is set to give the desired peak current. In a similar manner, the off-time \( (t_{\text{off}}) \) required for \( i_L \) to drop to zero is related to \( I_p, V_{\text{OUT}}, V_D, \) and \( L \). The ideal ratio of \( t_{\text{on}} \) to \( t_{\text{off}} \) is a function of \( V_{\text{IN}}, V_{\text{OUT}}, V_D, \) and \( V_S \). The maximum output current for this timing is \( I_p/2 \), and the average input current is \( I_p/2 \) times the percentage of time the switch is on.

Efficiency of this regulator (excluding current for the control circuitry and switching losses) is \((V_{\text{OUT}} \times I_p/2)/V_{\text{IN}} \times I_{\text{IN AVG}}, \) which is shown to be a function of \( V_{\text{IN}}, V_{\text{OUT}}, V_S, \) and \( V_D \). If \( V_S \) and \( V_D \) go to zero, efficiency goes to 100%; therefore, if \( V_S \) and \( V_D \) are small compared to \( V_{\text{IN}} \) and \( V_{\text{OUT}}, \) very high efficiencies can be achieved. Output ripple is a function of \( I_p, t_{\text{on}}, t_{\text{off}}, \) and \( C_0 \), and can always be reduced by increasing \( C_0 \) without affecting other portions of the circuit.

Timing control is very important in maximizing the efficiency of a switching regulator. Optimum on- and off-times are a function of circuit variables (eg, \( L, V_S, \) and \( V_D \)) and system variables (eg, \( V_{\text{IN}} \) and \( V_{\text{OUT}} \)), and must be able to respond to changes (eg, \( V_{\text{IN}} \)).
Consider the following cases of nonoptimum timing.

1. If $t_{on}$ is too short, the inductor reaches a peak current less than $I_p$. Therefore, $I_{OUT \text{ MAX}}$ is less than $I_p/2$, but no efficiency is lost.

2. If $t_{on}$ is too long or $t_{off}$ is too short, after several continuous cycles, $i_L$ will exceed $I_p$ and will continue to increase. This situation can lead to excessive current flow and device destruction, and must be avoided.

3. If $t_{off}$ is too long, $i_L$ falls to zero and stays at zero for some time before $S_1$ turns on again. In this case, the average inductor current is less than $I_p/2$, and the available output current is less than $I_p/2$. No loss in efficiency occurs.

4. For the $t_{on}$ too-long case, the type of current limiting in $S_1$ is unacceptable because when $I_L$ is constant at $I_p$, the inductor voltage drops to zero, and the switch voltage increases to $V_{IN} - V_{OUT}$. This creates a large loss in efficiency and can even be destructive to the switch.

5. For the $t_{off}$ too-long case, another type of current limiting shortens $t_{on}$ when $I_p$ is sensed, without loss in either efficiency or peak output current.

6. Current limiting adjusts $t_{on}$, but $t_{off}$ is too short. In this case, there is no efficiency loss. However, since $i_L$ does not fall to zero, the average inductor current exceeds $I_p/2$ and the maximum output current, therefore, is greater than $I_p/2$.

**Step-Up Voltage Regulator**

With the step-up voltage regulator shown in Fig 1(b), the output voltage is greater than the input voltage. When $S_1$ closes, $V_A$ falls to near zero ($V_A = V_B$), and voltage $V_{IN} - V_B$ is applied across the inductor, causing $i_L$ to increase at a linear rate. Since $V_A$ is less than $V_{OUT}$, the diode is reverse-biased and no current flows to the output. When $S_1$ opens, $i_L$ cannot change instantaneously and $V_A$ goes to $V_{OUT} + V_D$. Now $i_L$ can flow through $D_1$ to the output load and capacitor, and will decrease at a linear rate determined by $V_{OUT} + V_D - V_{IN}$. As in the step-down regulator, timing is adjusted so that the average current to the output ($i_{on}$) is equal to the load current. Since $i_{on}$ flows during the off-time, maximum output current is $(I_p/2) \times (t_{off}/t_{on} + t_{off})$. When load current less than $I_{OUT \text{ MAX}}$ is flowing, off-time is increased by a dead time during which $i_{on}$ is equal to zero. Input current flows during $t_{on}$ and $t_{off}$; thus, the average input current is always greater than the maximum output current.

For a step-up regulator, the on-time is a function of $V_{IN}$, $V_B$, and $L$, while $t_{off}$ is a function of $V_{IN}$, $V_{OUT}$, $V_D$, and $L$. The $t_{on}$-to-$t_{off}$ ratio is a function of circuit voltages, as is the maximum output current. Efficiency is also a function of $V_{IN}$, $V_{OUT}$, $V_B$, and $V_D$, and approaches 100% as $V_B$ and $V_D$ become small compared with $V_{IN}$ and $V_{OUT}$. Output ripple is a function of $I_p$, $I_{OUT}$, $t_{off}$, and $C_0$, and can again be reduced by increasing $C_0$ without affecting circuit performance.

**Voltage Inverter**

The basic voltage inverter [Fig 1(c)] generates a negative output for a positive input. When $S_1$ closes, $V_A$ rises to $V_{IN} - V_B$, and this voltage is impressed on the inductor, causing current to increase at a linear rate. When $S_1$ opens, the inductor current cannot change instantaneously, so $V_A$ drops to $(-V_{OUT} - V_D)$, forward biasing $D_1$. Current $i_L$ now decays at a linear rate. Cur-
rent $i_{\text{D}}$ flows to the output capacitor and load, and its average value must be equal to the load current. Input current flows only when $S_1$ is closed and is therefore equal to $I_p/2 \times t_{\text{on}}/(t_{\text{on}} + t_{\text{off}})$.

For the voltage inverter mode, optimum $t_{\text{on}}$ and $t_{\text{off}}$ values are functions of $V_{\text{IN}}$, $V_{\text{OUT}}$, $V_{\text{B}}$, and $L$, while the ratio of $t_{\text{on}}/t_{\text{off}}$ is dependent only on the voltages. $I_{\text{OUT MAX}}$ is always less than $I_p/2$, as is the average input current. Efficiency depends on input and output voltages and is basically independent of current level. Ripple can be minimized as usual by increasing the value of $C_0$.

IC Switching Regulator

A general-purpose IC switching regulator must include functional building blocks and versatile operation under as wide a range of operating conditions as possible. The $\mu$A78S40 universal regulator (Fig 2) accomplishes these goals while providing a wide input supply voltage range (2.5 to 40 V) and low quiescent current drain (2 mA), presently unmatched. Partitioning of the subsystem allows different types of regulators to be constructed using a minimum number of external components. These functional blocks are essentially independent. A current-controlled oscillator has drive circuitry for the transistorized power switch. Oscillator frequency (100 Hz to 100 kHz) is set by an external capacitor, and the duty cycle is internally fixed at 8:1.

The current-limiting circuit modifies the oscillator on-time to adjust the duty cycle to an optimum timing condition. This temperature-compensated circuit senses the switching transistor current across an external resistor and modifies the oscillator on-time to limit the peak current and protect the switching transistors. In addition, an independent, 1.3-V, temperature-compensated reference (0.1 mV/°C) is capable of providing up to 10 mA without external pass transistors. A high-gain differential error amplifier disables the power switch when the output voltage is too high.

The power-switching Darlington-transistor configuration can handle 1.5 A and withstand up to 40 V. Collectors of the switch and emitter driver are both externally available so that the output can be connected in an optimum manner. The power-switching diode is capable of handling 1.5-A forward current and 40-V reverse voltage.

A short-circuit protected, independent, operational amplifier (op amp) with an uncommitted output is capable of sourcing 150 mA or sinking 35 mA. This amplifier has a separate positive supply terminal. Its input common mode range includes ground, and can be connected in a variety of ways to produce series-pass regulation and feedback control for switching regulators.

This IC switching regulator operates under a wide range of power conditions from battery operation to high voltage, high current operation. Each functional block operates from low supply voltages and draws minimum current. The entire regulator functions from voltages of 2.5 to 40 Vdc, usually continues to operate down to 2.2 V, and draws only 2.0 mA at 5 V. This low voltage operation makes the $\mu$A78S40 useful in battery-operated or 5-V logic-operated systems. The low standby current drain greatly increases battery lifetime and significantly improves efficiency in low power applications. Most switching systems have a significant fall off in efficiency at low level operation. This regulator works with inputs up to 40 V and can provide up to 1.5-A switching current.

Using The Building Blocks

The universal regulator offers the designer maximum flexibility in deciding how to optimize power system performance. Oscillator timing is a critical operating parameter; the on/off-time ratio is internally set at 8:1. The designer must choose a peak current, oscillator capacitor, and inductor, along with input and output voltages to determine timing. On- and off-times determine the timing capacitor value. The designer should set the off-time and allow the current-limiting circuit to modify the on-time. The on/off ratio can therefore be adjusted from 8:1 to any lower number. Peak current is determined solely by the current-limiting circuit and is not dependent upon component variables. Off-time can be set to achieve either (1) discontinuous operation by setting $t_{\text{off}}$ to be equal to the time it takes the inductor current to drop to zero, or (2) continuous operation by setting $t_{\text{off}}$ to be less then the required time for the inductor current to drop to zero.

In the continuous mode, the average inductor current can exceed $I_p/2$, and more power is therefore available to the output; however, care must be taken with timing because if the on- and off-times are too short, switching transient losses may reduce efficiency significantly. With this regulator switching times should be greater than 10 μs for both $t_{\text{on}}$ and $t_{\text{off}}$.

Line regulation of the switching regulator is a function of the power supply rejection of the 1.3-V reference and the error amplifier. Since they each have excellent supply rejection, line regulation of 80 dB or greater is possible. Timing is adjusted to account for variations in input voltage so that the regulator performs over a wide input voltage range.

The output switching Darlington configuration has the two transistor collectors and switch emitter available for external connections. When the collector output is used (emitter grounded), the designer has the choice of shorting both collectors ($V_S$ is typically 1.1 V), and having no loss due to base current for the switch, or just using the switch output ($V_S$ is typically 0.5 V) and providing base drive through the driver by connecting an external resistor to $V_{\text{IN}}$. Performance tradeoffs between the two approaches are determined by $V_{\text{IN}}$, $V_{\text{OUT}}$, $I_{\text{OUT}}$, and the expected variation of $V_{\text{IN}}$. When the emitter output is used, the two collector outputs can be shorted, and $V_S$ is typically 1.6 V.

Capable of handling 40 V and 1.5 A, the switching diode can be used in step-up and step-down applications. In inverting applications, an external diode is needed since the diode voltage goes below the circuit common.

Standard Applications

Implementation of the universal regulator can be accomplished in a variety of standard applications; typical straightforward examples follow.
Fig 3 Step-down voltage regulator. In typical application, 24 V has been stepped-down to 5 V at efficiency of 83% for loads of 500 mA. Output voltage ripple of 25 mV and average input current of only 125 mA make this circuit useful for applications such as running TTL from 24-V battery.

(1) Fig 3 shows the regulator connected as a series step-down voltage regulator. Regulator requirements are 5-V output at 500 mA from a 24-V input, and an output ripple of less than 25 mV. For this application, the regulator is connected with the power switch (Q1 and Q2) placed between the positive supply (24 V) and inductor (L); its voltage is determined by the emitter output limit of 1.6 V. For these values, the off-time will be approximately three times the on-time value.

In order to keep the on-time greater than 10 µs, the off-time is made equal to 60 µs (with \( C_T = 0.02 \mu F \)), and the inductor is selected to be 330 µH. Feedback resistors R1 and R2 set the output voltage. The required output capacitance is calculated to be:

\[
C_o = \frac{I_p \times (t_{on} + t_{off})}{8 \times V_{peak\,ripple}} = \frac{1 \times 20 \times 10^{-6} + 60 \times 10^{-6}}{8} = 400 \mu F
\]

Efficiency of this circuit may be calculated from:

\[
\text{Efficiency} = \left( \frac{V_{OUT}}{V_{IN}} \right) \times \left( \frac{V_{OUT} + V_D}{V_{IN} - V_S + V_D} + \frac{I_Q}{I_{Q\,full\,load}} \right)
\]

where \( I_Q \) is the device quiescent current.

For full load, efficiency is:

\[
\left( \frac{5}{24} \right) \times \left( \frac{5 + 1}{24 - 1 + 1} + \frac{2 \times 10^{-4}}{1} \right) = 83\%
\]

For 10% of full load, efficiency becomes:

\[
\left( \frac{5}{24} \right) \times \left( \frac{5 + 1}{24 - 1 + 1} + \frac{2 \times 10^{-4}}{0.1} \right) = 77\%
\]

Notice that low standby power helps to maintain high efficiency even under light load conditions.

(2) The regulator is connected as a step-up voltage regulator in Fig 4. Design goals are \( V_{IN} = 5 \) V, \( V_{OUT} = 15 \) V, \( I_{OUT\,MAX} = 150 \) mA, and output ripple less than 25 mV. Using \( V_S = 0.5 \) V and \( V_D = 1 \) V, the on-to-off-time ratio is calculated as:

\[
t_{on}/t_{off} = \frac{15 + 1 - 5}{5 - 0.5} = 4 = 2.44
\]

\( C_T \) is chosen to be 0.01 µF, setting the off-time to 30 µs; thus, on-time is approximately 73 µs. An 80-0 resistor is used in the driver collector to provide 50-mA base drive to the switch. Peak input current is 1.1 A, so \( R_{SC} \) is set to 0.33 Ω. Average input current is 555 mA at full load for an efficiency of 80%. At 10% of full load, efficiency becomes 78%. The required output capacitor is calculated as:

\[
C_o = \frac{(I_p - I_{OUT}^2)^2}{2I_p} \times \frac{t_{off}}{V_{peak\,ripple}} = \frac{(1.1 - 0.15)^2}{2 (1.1)} \times \frac{30 \times 10^{-4}}{25 \times 10^{-3}} = 492 \mu F
\]

(3) With the voltage inverter in Fig 5, an external pnp transistor (Q3) and catch diode (D2) are required.
Fig 4  Step-up voltage regulator. Common configuration using only seven external parts transforms 5 V to 15 V at efficiency of 80% under full load (150 mA). Average input current is only 560 mA. Output voltage ripple of 25 mA could be reduced even more by increasing \( C_o \).

Fig 5  Inverting voltage regulator. Application requires additional npn transistor and diode so that IC subsystem never sees voltage that is negative with respect to ground. Circuit provides output voltage of −15 V for input voltage of 12 V. Efficiency of power conversion is 84% with 200-mA load. Output voltage ripple of 50 mV can be reduced by increasing value of \( C_o \).
so that no pin of the IC sees a voltage more negative than the substrate (common). Input is 12 V, output is -15 V at 200 mA, and ripple must be less than 50 mV. The timing ratio is

$$\frac{t_{on}}{t_{off}} = \frac{(|V_{OUT}| + V_D)}{V_{IN} - V_s} = \frac{15 + 1.0}{12 - 0.5} = \frac{16}{11.5} = 1.39$$

Again, if using $C_T = 0.01 \mu F$, then $t_{off} = 30 \mu s$ and $t_{on} = 41.7 \mu s$. The required peak current is

$$I_p = \frac{I_{OUT\,MAX} (V_{IN} + |V_{OUT}| + V_D - V_s)}{2 (V_{IN} - V_s)}$$

$$I_p = \frac{0.2 (12 + 15 + 1 - 0.5) 2}{12 - 0.5} = 0.96 A$$

Thus, $R_{SC} = 0.33 \Omega$

and $L = \frac{V_{IN} - V_s}{I_p} \times t_{on} = 450 \mu H$.

Average input current is 275 mA; efficiency is 84% at 100% load and 77% at 10% load. Output ripple is held to 50 mV by

$$C_o = \frac{(I_p - I_{OUT})^2}{2I_p} \times V_{peak\,ripple}$$

$$C_o = \frac{0.96 - 0.2)^2}{1.92} \times 41.7 \times 10^{-3} = 251 \mu F$$

Note that the uncommitted op amp is used in the latter application to invert the output voltage in order to compare it with the 1.3-V reference. This can be accomplished only because the common mode range of the op amp includes ground. No portion of the control circuit sees negative voltage; therefore, IC breakdown does not limit the output voltage.

**Advanced Applications**

Connection of the μA78S40 to additional external components can obtain output power up to 100 W and output voltages in excess of 100 V. Two regulated outputs are available when using a switching and a series-pass output. Some advanced application examples are included.

1. A universal regulator, whose output voltage is constant for inputs both less than and greater than the output, is shown in Fig 6. The output desired is 12 V at 100 mA for $V_{IN}$ from 4 to 24 V. This is accomplished by generating a stepped-up output voltage of 15 V using a step-up regulator similar to that in Fig 4, and then reducing the 15 V using the uncommitted op
amp as a series-pass, 12-V regulator. When \( V_{IN} \) exceeds 16 V, the step-up regulator follows the input and is approximately \( V_{IN} - 1 \) V, but the series-pass output remains a constant 12 V. Additionally, the op amp has excellent noise rejection so that the output ripple is essentially eliminated at the 12-V output. Efficiency is about 50\% for \( V_{IN} = 4 \) V or \( V_{IN} = 24 \) V, and increases for other voltages to a maximum of about 75\%.

(2) A dual-tracking regulator can be built to give ±15 V out from a single 20-V input (Fig 7). The negative supply is generated using a voltage inverter circuit similar to that in Fig 5. However, in this circuit, the uncommitted op amp is connected in a gain of -1 configuration, and its output is divided down to be compared with the 1.3-V reference. The circuit can provide ±15 V at 100 mA, at 80\% efficiency (75\% positive, 85\% negative). Output ripple is 30 mV.

(3) Fig 8 indicates a dual, high output regulator featuring a single 5-V input that gives 12- and 15-V outputs. In this circuit, an external npn transistor (Q3) is used to boost the step-up regulator, while another npn transistor (Q4) increases the series-pass regulator output in excess of 1 A. A total of 1.5 A is available from the two outputs. The 15-V output has 80\% efficiency, and the 12-V output has 64\% efficiency.

(4) A negative-switching regulator is more difficult to build because the reference voltage is referred to \(-V_{IN}\), which is the negative input rather than ground. To obtain a ground reference, the uncommitted op amp shown in

![Fig 7 Dual-tracking supply. Device may be produced from single positive supply using voltage inverter mode and operating available op amp with gain of -1. For circuit shown, ±15 V is derived from single 20-V supply and can provide 100 mA at each of its outputs.](image)
Fig 9 is used to invert the reference with a differential amplifier configuration in order to generate a $-2.6\,\text{V}$ ground reference. A standard step-down regulator is then constructed. For $-48\,\text{V in}, -12\,\text{V out}$, and 300 mA load current, an efficiency of 86\% can be achieved.

**Summary**

This IC subsystem is intended to be used as the control circuit for switching regulators in the low to medium power range. Its flexibility is shown by the wide variety of applications ranging from standard low power, minimum-parts-count type of operation for step-up (output greater than input), step-down (output less than input), and inversion (output of opposite polarity to input), to the more complex, high power applications for the same operating modes. These high power applications require more care in their design because of the large peak switching currents that are involved. Similarly, more careful selection of external components to be used in these applications is required. A circuit described has an input voltage range that includes values both greater than and less than the output voltage range, and requires the addition of only three external components (two resistors and a capacitor) to the minimum-part step-up application.

Versatility of this part is making switching regulator power supply subsystems easier and less expensive to design. Advantages are lower costs and less heat dissipa-
Fig 9  Negative I/O regulator. Negative output voltage may be produced from negative supply. For this circuit, \(-48\) V is transformed to \(-12\) V at efficiency of 86\% and is capable of providing 300-mA load current. Output voltage ripple is 300 mV. In this configuration, available op amp is used to derive \(-2.6\) V reference voltage from internal 1.3-V reference.

Bibliography


E. T. Moore and T. G. Wilson, "Basic Considerations for DC to DC Conversion Networks," IEEE Transactions on Magnetics, Sept 1966, pp 620-624

Currently employed as linear applications manager at Advanced Micro Devices, Russell Apfel formerly served in the same capacity at Fairchild. His experience has included managing of industrial product design for the linear division, with responsibility for op amps, comparators, voltage regulators, and special industrial products.

David Jones is a design engineer for Fairchild's Linear Division, Industrial Products group. His background includes work in the voltage regulator line as well as special industrial and consumer products. He received a BS degree in electrical engineering from California State University, San Jose.
Techtran truly the best

New Compact Portable Model 815
Designed for lower speed terminals
- 145,000 characters per tape
- Full local and remote control
- Selectable speeds—10 and 30 c/s
- Character edit
- Optional battery powered
- Custom made carrying case available
- Only 6 lbs.

All Techtran Recorders have
- RS-232 Terminal and Modem/CPU Interfaces
- ASCII coding (Baudot Optional)
- Character edit
- Low cost magnetic tape cassettes
- 145,000 characters per tape
- Full local and remote control

Only $950.
...much lower in OEM quantities

for PRINTERS
Popular Model 8400
- 1000 c/s Data Search
- Powerful text editor
- Timesharing compatible
- Fast 110-2400 speeds
- File protect

for DATALOGGERS
Fast Model 8410
- Large 145,000 character storage per tape
- Remote, unattended data retrieval
- Operates under logger command
- Fast 110-2400 speeds

for CRT's
Powerful Model 8421
- Dual decks for merging and copying
- Powerful text editor
- 1000 c/s Data Search
- Format Mode
- Program control
- Fast 110-2400 speeds

for TEST STANDS
Versatile Model 8420
- Fast 110-2400 speeds
- Transparency Mode
- Dual decks for merging and copying

Choose the one that's best for you.
CIRCLE 49 ON INQUIRY CARD
200 Commerce Drive, Rochester, New York 14623 Tel: (716) 334-9640 TWX: 510-253-3246 Los Angeles Tel: (213) 349-0775

Techtran Industries, Inc.
Advanced Microcomputer Interfacing
and Programming Workshop

June 17 through 24, 1978
on the TSS Carnivale 7-day Cruise in the Caribbean

Presented by:
The Departments of Chemical Engineering and Chemistry
and the Extension Division of
Virginia Polytechnic Institute and State University

ABOUT THE SEMINAR. This is a lecture/laboratory course that treats more advanced topics of microcomputer interfacing and programming, and features a complete 8080A microcomputer breadboarding station for each pair of participants. The stations will be assigned for use during the entire week, both during formal class as well as in the participant's stateroom when class is not in session. Upon successful completion of this official Virginia Polytechnic Institute and State University program, a certificate of completion and 3 continuing education units will be awarded. One CEU represents 10 contact hours of participation in an organized educational experience under responsible sponsorship, capable direction, and qualified instruction. VPI & SU has no affiliation with the cruise line or travel agent; the cruise line has no specific involvement with the seminar program.

COURSE OUTLINE. First Session (Sunday). Introduction to and history of microcomputers. Assignment of laboratory breadboarding station and microcomputer. Distribution of course literature.

Second Session. Review of basic digital electronic and microcomputer interfacing/programming concepts. Experiments involving the breadboarding of interface circuits to the laboratory 8080A microcomputer.

Third Session. Experiments and lectures on interrupt servicing and programmable interface chips, including the 8255 programmable peripheral interface, the 8255 interval timer, and the 8251 USART.

Fourth Session. Assembly language subroutines for the 8080A/8085. Multi-precision arithmetic routines, I/O routines for teletypes and CRT's, sorting, list searches, hashing, tables, etc. Resident interpreters and instructors.


Sixth Session. 8080A vs 8085 Z-80 microprocessor chips. Recent 8080-system chips. Example of a PID control algorithm. Future trends in the microcomputer area. Other topics.

WHO SHOULD ATTEND? This course will be of benefit to scientists and engineers who are or will be users of microcomputers and who wish to learn more advanced hardware skills, e.g., interfacing of ADCs, DACs, and programmable interface chips, as well as assembly language software techniques, e.g., multi-precision mathematical routines, hashing, sorting, list searches, I/O to teletypes and CRT's, and data structures. Presidents, managers, group leaders, and others who are in decision-making roles concerning products that involve the use of microcomputers would benefit not only from the hardware and software skills taught, but also from the discussions of future directions in the microcomputer area and trade-offs in the application of microcomputers in products.

EDUCATIONAL MATERIAL. Six (6) texts and/or laboratory workbooks in the popular Bugbook series written by the course instructors and their colleagues, as well as some hand-out material, will be used during the course and retained by the participants. Approximately 1850 pages of text material on 8080A/8085 based systems will be provided.

LOCATION OF THE COURSE. This cruise ship course is the result of a search for new and interesting short course sites that would permit participants to combine business with pleasure. It offers each participant an opportunity to bring along his or her spouse or the entire family (special cruise rates are available for children) to participate in an interesting and enjoyable experience. The cruise ship cost covers virtually all normal expenses for the week as well as special air fare to Miami. There will be at least 30 hours of formal class work, or six hours per day, which permits the cost of the course to be tax deductible as an educational business expense according to U. S. Treasury regulation 1.162-5. Arrangements for workshop registration and cruise accommodations must be made separately.

WORKSHOP COST. The workshop cost is $395, which includes registration, instructional leadership, textbooks and handout materials, certificate, and administrative costs. To register, complete the registration form and return it with your check to the Donaldson Brown Center at the address indicated on the form.

CRUISE COST. The minimum cost is $575, with other rates depending upon the accommodations required. Each participant is responsible for individual cruise accommodations and payment for these. Cruise accommodations are arranged through Travel Masters, 220 N. Main Street, Blacksburg, Virginia 24060. Telephone, (703) 951-8000.

DEADLINE FOR CRUISE RESERVATIONS. All cruise payments must be made by April 15, 1978. This is a requirement specified by the TSS Carnival cruise ship. Enrollment after this date will be dependent on available space on the cruise ship. Workshop registrations should be received by the University by the same date.

Questions should be addressed directly to the course instructors, David G. Larsen (703) 951-6478, or Dr. Peter R. Rony (703) 951-6370 or Dr. Paul E. Field, (703) 951-5376.

---

CONFERENCE REGISTRATION

Mail To: Adult Registrar
Donaldson Brown Center for Continuing Education
Virginia Polytechnic Institute and State University
Blacksburg, Virginia 24061 Phone: (703) 951-5182

PLEASE PRINT OR TYPE

*Name: ________________________ /Phone ________________________

Social Security No: ________________________

Firm: ________________________

Address: ________________________

City: ________________________

State: ________________________ Zip: ________________________

---

CIRCLE 50 ON INQUIRY CARD
COMPUTER DESIGN/MARCH 1978
"After a head-to-head MTBF comparison, Digi-Data was Unitote-Regitel's choice"

George Groth — Unitote-Regitel V.P., Engineering

When you make point-of-sales systems for retail stores, your customers won't tolerate excessive downtime. And, since our reputation as a P.O.S. system pioneer is in the balance, we make doubly sure our System 430 has a synchronous tape drive that will last.

Unitote, a Digi-Data user since 1963, faced a decision to consider switching to another tape drive used by Regitel, a company acquired in 1972. However, when actual field service records for both tape drives were compared head-to-head, Digi-Data was selected. Continuing field records now show that the actual 41-month MTBF of the Digi-Data drive achieves a 33% edge, while the Regitel's 60-month MTBF was 2½ times better than the other tape drive.

This MTBF advantage, plus prices under competitive drives made Digi-Data the clear-cut choice for all three Unitote-Regitel systems. Five different Digi-Data drives are used... each at a remote (in-store) or main (multi-store) central processor where reliability is paramount.

Through enhanced tape-handling features and ultimate design simplicity, Digi-Data drives are daily insurance against downtime for Unitote-Regitel P.O.S. systems customers. And that's what our business is all about.
Computer Simulation Program for a Second Generation Handheld Calculator

Running iterative computer simulations on a programmable handheld calculator is economical and convenient. Interactive capabilities of the computer model, with its prompting messages and labeled results, further simplify simulation and comparison of alternative computer designs.

Ronald Zussman  Securities Industry Automation Corporation, New York, New York

A complete computer simulation package, presented for the handheld calculator user, evaluates alternative computer system designs by comparing the quantitative performance measures of utilization, throughput, and response time. This generalized, fast, and interactive program can be applied to sizing new applications, projecting performance over a system's life cycle, and arriving at an optimum balance of system resources. Thus, simulations can be iterated to discover the degree to which system design parameters should be changed.

A program and background material for simulating a large class of computer systems on Texas Instruments' SR-52 pocket calculator were presented in a previous issue of Computer Design. Since then, a second generation TI-59 calculator and companion PC-100A printer have been produced. This note, therefore, lists the code for running an enhanced computer simulation program on the TI-59, and at the same time demonstrates the current state-of-the-art in calculator capability via a real application. The convenience and portability afforded by the calculator, coupled with the printer's alphanumeric prompting and labeled results, make calculator simulations easier to run than a FORTRAN implementation written for a large timesharing computer. Since calculator processing and connect times are essentially free, operating costs are also minimal.

Programming the Calculator
A total of 960 bytes of RAM in the TI-59 can be partitioned between instruction locations and data registers. Only one byte is required by each program step, while data registers take eight bytes apiece. The Computer Simulation Program (see Panel) allocates 480 bytes each for instructions and for data registers (i.e., 480 program locations and 60 data registers).

To program the calculator, turn it on and enter the learn mode by pressing the LRN key; then, enter keystrokes shown under the program listing. The calculator provides for editing and correcting of mistakes.

Load data registers 12 through 59 with numbers listed at the bottom of the program. These are numeric representations for alphabetic messages that will be printed during subsequent executions. For example, in deciphering contents of register
12, code 51 represents an *, 15 represents a C, 32 represents an O, and so on. Data registers 0 through 11 are initially 0, and later contain variables used during computations.

Once the program listing and pre-stored data registers are entered and double-checked for accuracy, the contents of the entire RAM are written on two magnetic cards for subsequent use. The first card will contain the program listing; the second card, data registers. To run a computer simulation, read these two cards into the calculator and proceed with the user instructions that follow. When the calculator is used without a printer, read only the first magnetic card.

**User Instructions**
The same user instructions listed for the SR-52 in the referenced article may be followed. After storing

<table>
<thead>
<tr>
<th>Simulation Examples</th>
<th>Simulation Examples</th>
<th>Simulation Examples</th>
</tr>
</thead>
</table>
| (A) *COMPUTER SIMULATION  
*INPUT 8 PARAMETERS—  
CPU ACTIVE TIME? 1534.  
NO. JOBS RUN? 10228.  
NO. IO'S? 219164.  
MEAN IO TIME? 0.05  
MULTIPROGRAM LEVEL? 8.  
NO. USERS? 150.  
USER THINK-TIME? 10.  
MULTIPROCESS LEVEL? 1.  
REG. 1-7  
.1499804458 C\(\uparrow\)  
.0069993247 C  
0.05 i  
8. M\(\uparrow\)  
150. N\(\uparrow\)  
10. Z\(\uparrow\)  
1.  
*COMPUTER SIMULATION  
*CONSTANT MODEL  
CPU UTIL. = .962373 U(C)  
THRUPT = 6.5500 T  
RESPONSE TIME = 12.9007 R  
*EXponential MODEL  
CPU UTIL. = .812927 U(E)  
THRUPT = 5.4202 T  
RESPONSE TIME = 17.6742 R | (B) *COMPUTER SIMULATION  
*INPUT 8 PARAMETERS—  
CPU ACTIVE TIME? 1534.  
NO. JOBS RUN? 10228.  
NO. IO'S? 219164.  
MEAN IO TIME? 0.05  
MULTIPROGRAM LEVEL? 8.  
NO. USERS? 150.  
USER THINK-TIME? 10.  
MULTIPROCESS LEVEL? 2.  
REG. 1-7  
.1499804458 C\(\uparrow\)  
.0069993247 C  
0.05 i  
8. M\(\uparrow\)  
150. N\(\uparrow\)  
10. Z\(\uparrow\)  
2. J  
*COMPUTER SIMULATION  
*CONSTANT MODEL  
CPU UTIL. = .491187 U(C)  
THRUPT = 6.5500 T  
RESPONSE TIME = 12.9007 R  
*EXponential MODEL  
CPU UTIL. = .481347 U(E)  
THRUPT = 6.4188 T  
RESPONSE TIME = 13.3689 R | (C) *COMPUTER SIMULATION  
*INPUT 8 PARAMETERS—  
CPU ACTIVE TIME? 1534.  
NO. JOBS RUN? 10228.  
NO. IO'S? 219164.  
MEAN IO TIME? 0.05  
MULTIPROGRAM LEVEL? 8.  
NO. USERS? 150.  
USER THINK-TIME? 10.  
MULTIPROCESS LEVEL? 2.  
REG. 1-7  
.1499804458 C\(\uparrow\)  
.0069993247 C  
0.05 i  
8. M\(\uparrow\)  
150. N\(\uparrow\)  
10. Z\(\uparrow\)  
2. J  
*COMPUTER SIMULATION  
*CONSTANT MODEL  
CPU UTIL. = .982373 U(C)  
THRUPT = 13.1000 T  
RESPONSE TIME = 1.4504 R  
*EXponential MODEL  
CPU UTIL. = .881048 U(E)  
THRUPT = 11.4821 T  
RESPONSE TIME = 3.0638 R |
### Simulation Examples, continued

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU ACTIVE TIME?</td>
<td>7.67</td>
</tr>
<tr>
<td>NO. JOBS RUN?</td>
<td>15,228</td>
</tr>
<tr>
<td>NO. IO’S?</td>
<td>2,191,64</td>
</tr>
<tr>
<td>MEAN IO TIME?</td>
<td>0.05</td>
</tr>
<tr>
<td>MULTIPROGRAM LEVEL?</td>
<td>8.0</td>
</tr>
<tr>
<td>NO. USERS?</td>
<td>150.0</td>
</tr>
<tr>
<td>USER THINK-TIME?</td>
<td>10.0</td>
</tr>
<tr>
<td>MULTIPROCESS LEVEL?</td>
<td>1.0</td>
</tr>
</tbody>
</table>

**CPU Utilization (for Constant Model)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU UTIL.</td>
<td>52.3317 U(C)</td>
</tr>
<tr>
<td>THRUPUT</td>
<td>6.9765 T</td>
</tr>
<tr>
<td>RESPONSE TIME</td>
<td>11.4947 R</td>
</tr>
</tbody>
</table>

**CPU Utilization (for Exponential Model)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU UTIL.</td>
<td>50.0959 U(E)</td>
</tr>
<tr>
<td>THRUPUT</td>
<td>6.6803 T</td>
</tr>
<tr>
<td>RESPONSE TIME</td>
<td>12.4540 R</td>
</tr>
</tbody>
</table>

With an attached printer, the user has the added option of pressing key E for prompting; the calculator then directs questions in the form of printed messages. After each entry the user presses the R/S key to proceed. When all eight questions are answered, contents of data registers 1 through 7 are automatically computed, loaded, and printed. Pressing key D* at any time prints out the contents of these data registers, along with the mnemonic code for each of the seven fundamental parameters stored there. Since only capital letters can be printed, normally upper case letters are followed by an upward arrow when necessary. Pressing key E initiates simulations and prints labeled results. Calculator and user interactions are further illustrated in the Simulation Examples.

### Applying Simulation

Simulation predicts the effect of prospective design changes on computer system performance. This application...
is illustrated with nine simulations. Example A is a validation benchmark while each of the remaining eight examples explores the effects of varying system parameters.

An existing uniprocessor system was monitored for a half-hour period (1800 s) and its performance measurement data were input to the simulation in Example A. CPU utilization during that time averaged 85.22%, which means that the CPU was active for 1534 s (1800 x 85.22%). A total of 10,228 messages were processed through the computer at a rate of 5.68 messages/s, and 219,164 disc I/Os were measured. According to the manufacturer's hardware specifications, an average disc access (mean I/O time) is 50 ms. With 150 inquiry terminals connected to the system, the computer was running a real-time application with eight copies of the program active in main memory. After receiving a response, operators spent an average of 10 s in contemplation before inputting their new inquiry.

To obtain the simulation printout for Example A merely press key E, answer the prompting questions, and then press key E'. Both constant and exponential models are automatically run and their results printed and labeled. These two models provide upper and lower bounds for CPU utilization, throughput, and response time, with real system performance lying between these constraints.

Example B indicates that adding another processor without simultaneously increasing main memory
Computer Simulation Program

Partition: 479.59

Program Listing:

<table>
<thead>
<tr>
<th>Line</th>
<th>Instruction</th>
<th>Data</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Lbl A' STO 8 (x=t 15 RCL 8 x Dsz 8 005 1)</td>
<td>INV SBR</td>
<td></td>
</tr>
<tr>
<td>018</td>
<td>Lbl B' STO 9 Lbl C' Op 0 RCL Ind 9 Op 1 Op 29 RCL Ind 9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>034</td>
<td>Op 2 Op 29 lfflg 2 lfflg RCL Ind 9 Op 3 Op 29 lfflg 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>049</td>
<td>lfflg RCL Ind 9 Op 4 Op 29 Lbl lfflg Op 5 CLR INV Sflglg 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>064</td>
<td>INV Sflglg 3 INV SBR INV Sflglg 0 STO 0 ( ( RCL 2 ÷ RCL 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>080</td>
<td>÷ RCL 7 ) ÷ RCL 0 STO 11 x RCL 7 STO 10 INV SUM 11 ÷</td>
<td></td>
<td></td>
</tr>
<tr>
<td>098</td>
<td>RCL 11 x=0 107 RCL 0 STO 10 RCL 10 lfflg 0 116 x RCL 11 ÷ (</td>
<td></td>
<td></td>
</tr>
<tr>
<td>118</td>
<td>RCL 4 ÷ RCL 0 ) A' ÷ RCL 10 A' ÷ Dsz 0 74 RCL 4 A' 1/x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>138</td>
<td>lfflg 0 146 x RCL 7 +!-)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>182</td>
<td>x 10 0 = Fix 4 Op 6 INV SBR Lbl C 3 7 Op 4 SBR lnx GTO 187</td>
<td></td>
<td></td>
</tr>
<tr>
<td>203</td>
<td>Lbl lnx RCL 4 ÷ 1 = INV lnx ÷ 0 RCL 7 ÷ RCL 1 ÷</td>
<td></td>
<td></td>
</tr>
<tr>
<td>225</td>
<td>INV SBR Lbl D 3 5 Op 4 SBR lnx ÷1/x x RCL 5 ÷ RCL 6 GTO 186</td>
<td></td>
<td></td>
</tr>
<tr>
<td>244</td>
<td>Lbl B CP 2 0 4 1 5 5 1 5 5 6 Op 4 RCL 4 ÷ RCL 7 ÷ ( RCL 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>268</td>
<td>÷ RCL 2 GTO 177 Lbl E INV Fix Adv 1 2 B' C' Adv C' R/S Prt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>287</td>
<td>STO 1 STO 2 Sflglg 3 C' R/S Prt INV Prd 1 Sflglg 2 C' R/S</td>
<td></td>
<td></td>
</tr>
<tr>
<td>303</td>
<td>Prt INV Prd 2 Sflglg 3 C' R/S Prt STO 3 C' R/S Prt STO 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>319</td>
<td>Sflglg 2 C' R/S Prt STO 5 Sflglg 4 C' R/S Prt STO 6 C' R/S</td>
<td></td>
<td></td>
</tr>
<tr>
<td>335</td>
<td>Prt STO 7 Lbl D' INV Fix Adv Op 0 3 5 1 7 1 4 2 4 0 0 0 Op 01</td>
<td></td>
<td></td>
</tr>
<tr>
<td>357</td>
<td>0 2 2 0 1 0 0 0 0 Op 2 Op 0 5 1 5 6 0 Op 4 RCL 1 Op 06 01</td>
<td></td>
<td></td>
</tr>
<tr>
<td>382</td>
<td>5 Op 4 RCL 2 Op 0 6 2 4 Op 4 RCL 3 Op 0 6 3 0 6 0 Op 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>403</td>
<td>RCL 4 Op 0 6 3 1 6 0 Op 4 RCL 5 Op 0 6 4 6 0 Op 4 RCL 6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>443</td>
<td>Sflglg 3 4 6 B' Sflglg 2 C' B' Sflglg 2 C' Sflglg 3 C' D Adv 5 6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>463</td>
<td>B' Sflglg 2 4 9 B' A Sflglg 2 C' C Sflglg 3 C' D R/S</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Prestored Data Registers:

12: 5115323033 4137173500 3624304127 1337243231 5124313341 3700110033
18: 1335133017 3717353620 1533410013 1537244217 37243017 7100000000
24: 3132400025 3214360035 4131710000 3132400024 3265367100 3017131300
30: 2432003724 3017100000 3041237327 3335322325 1330002717 4217277100
36: 3132400041 3617353671 4136173500 3722432128 2037243017 7100000000
42: 3041237327 3335321517 3636002717 4217277100 5115323136 3713313700
48: 3032161727 1533410041 3724274064 3723354133 4137640000 3517363332
54: 3136170037 2430176400 5117443332 3117313724 3270003032 1617270000

would be fruitless; although CPU utilization drops, neither throughput nor response time substantially changes. However, according to Example C, main memory capacity can be doubled to allow 16 copies of the program to reside simultaneously. Throughput then approximately doubles and response time decreases significantly. Both conditions improve system performance for users.

If the original uniprocessor were replaced with a machine that computes twice as fast, the result would be as illustrated in Examples D and E. In Example D a half-hour time period is considered, while in Example E a one-hour time period is selected. Naturally, both give the same results. Compared with Example A, both response time and throughput show improvement. Resorting to multiprocessing by adding a second fast machine is not cost-effective, according to Example F, because enhancements to throughput and response time performance are minimal.

The 50-ms disc used in Example B is replaced with a faster 19-ms model in Example G. Comparing results of Examples G with C establishes that greater improvement is obtained by using the faster disc than by doubling memory capacity. Note that CPU utilization for the constant model in Example G prints out as 107.6847%. Constant model CPU utilization greater than 100% appear to indicate the degree of possible overload.

The number of terminals in Example H has been expanded from 150 to 375. Comparing these results with Example A shows only increased response time. Similarly, longer user think time in Example I results in shortened response time.

Conclusions

Practical applications of analytic models to computer design are difficult to locate. Although they have proven popular with theoretical academicians in exercising high level “state space” mathematics, these models have rarely been translated to a practical form. Implementing the general-purpose interactive calculator simulation program for a Markov central-site analytic queuing model is easy and inexpensive. Nine illustrative examples demonstrate the program’s viability as a practical tool for predicting computer performance, locating potential system bottlenecks, and fine-tuning the system.

References

EVER WONDER WHY
PRINTRONIX PRINTERS
ARE WARRANTED FOR
A FULL YEAR WHILE
90 DAYS IS TYPICAL
FOR THE OTHERS?

Maybe you haven’t given printer warranties much thought. But you should if you’re concerned at all about cost of ownership.

When you get down to it, the length of a warranty reflects a manufacturer’s confidence in how long his product will perform without costly failures.

Our one-year warranty is not limited to specific functional parts or assemblies as some are. And it is not something we thought of recently. We thought about it when we designed our 150 and 300 lpm impact matrix line printers.

That’s why it has an elegantly simple printing mechanism with significantly fewer moving parts than other impact matrix printers, 50% fewer parts than mechanical font printers, fewer bearing surfaces, and simple hammer drive circuits.

We were confident that our printer, with a calculated MTBF of 3000 hours,* would result in a much longer MTBF in the field than other printers. It has, as proven by more than 4000 users.

Maintenance costs are lower, too. Periodic adjustments for character alignment as required by drum, chain or belt printers are not required, and our MTTR is 30 minutes.

When you evaluate cost/performance, remember that our prices are about the same or less than other 150 and 300 lpm printers. But we include full plotting capability as an extra feature... at no extra cost!

* Using MIL 217B Specifications

Send for literature or call for a demonstration of our printer/plotters. You’ll see why we’ve felt comfortable offering a one-year warranty right from the beginning.

Printronix Inc., 17421 Derian Ave., Irvine, CA 92714. (714) 549-8272.
Hardware/Software for Process Control I/O

Two address mapping modes for connecting real-time I/O peripherals in a microprocessor-based control application are examined to determine hardware and software criteria for efficient data processing.

A. D. Marathe and A. K. Chandra
Bhabha Atomic Research Centre, Bombay, India

Digital input and output hardware units, when implemented in microprocessor-based process control systems, may be used in isolated and memory-mapped input/output modes. The software programs of each memory-mapping mode require varying amounts of memory, hardware, and execution time, providing designers with suitable criteria for selecting the correct mapping mode for a specific hardware unit.

Digital Input Unit
An 8080 microprocessor has input/output (I/O) address space distinct from memory address space. Consequently, it is possible to connect a digital input unit (DIU) as either an isolated or a memory-mapped I/O device (Fig 1). For isolated I/O (Fig 1, Block A), the I/O channel provides an 8-bit address bus (lines A7 through A0). During an I/O instruction (i.e., IN or OUT), the address of one of 256 ports is placed on these lines for decoding. Lines BD7 through BD0 constitute an 8-bit bi-directional data bus. During execution of an IN instruction, the microprocessor generates an I/O read (IOR) control pulse, causing data content of the addressed port to be placed on the data bus.

To address 64 input ports, which is a sufficient requirement for most medium-sized process control applications, the DIU can be referenced when the port address specified in the IN instruction is 11 XXX XXX. The latter six bits specify any one of 64 input ports, implying a total capacity of 64 x 8 or 512 discrete input signals. In Fig 1, the DIU accepts 32 digital inputs organized as four groups of eight—D31 to D24, D23 to D16, D15 to D8, and D7 to D0. The most significant bits of each group (D31, D23, D15, and D7) are presented to the first four-to-one line data multiplexer, the next more significant bits (D30, D22, D14, and D6) to the second multiplexer, and so on. For isolated I/O, address lines A7 and A6 are ANDed to generate a digital input enable (DIEN) signal. Address lines A5 through A2 are decoded to obtain 16 signals, each being gated with DIEN to enable a group of four ports. Address lines A1 and A0 are decoded to multiplexers and decoded internally. When either of the enclosed (dotted) blocks is enabled by address selection logic, specific data corresponding to the selected port are strobed onto the microprocessor data bus by the IOR pulse.

If the microprocessor executes IN instruction 11 000 001, this port address indicates that data to be accessed are available at the second group of four ports in the first of 16 similar sets. Accordingly, data in-
Smile, when you say pussycat!

Pussycat. Perkin-Elmer’s $795*, 100 cps CRT Page Printer.

Pussycat. That’s what we call our new 100 cps thermal printer, The Model 650 CRT Page Printer. Pussycat. People who make 30 cps printers will think it’s an incredibly funny name. Until they realize our meek little Model 650 is half the price of their machines, three times faster, and a whole lot quieter and easier to maintain.

In quantity 75, the Model 650 is only $795 each. Which means you can buy a CRT and a Pussycat printer for what you’re now paying for a printing terminal alone.

The Model 650 is fast. It prints an entire screen full of characters in 20 seconds. And, because it’s the only printer in its class with a full-screen buffer, the Model 650 can free the CRT in 2 seconds or less. So the operator can go back to work while the printer is printing.

The Model 650 connects to any CRT terminal with an RS232 port—a Perkin-Elmer terminal or, perish the thought, someone else’s. No need to replace existing hardware or software.

And no need to worry about noise or maintenance. The Model 650 has only one moving part—the platen.

Check out The Pussycat from Perkin-Elmer. It’s a great little printer at a very reasonable price.

And, if you’re one of our competitors…Smile, when you say pussycat!

For more information, write Perkin-Elmer Data Systems Sales and Service Division, 106 Apple Street, Tinton Falls, New Jersey 07724 or telephone toll-free 1-800-631-2154.

*Quantity 75.
formation about states of signals D15 through D8 would be available at multiplexer outputs. The microprocessor issues the IOR pulse at an appropriate time to strobe states of multiplexer outputs onto the microcomputer data bus, then reads them into the accumulator.

The top 4k of memory address space (ie., hexadecimal addresses FXXX) may be reserved for peripheral devices using address lines A15 to A12 when DIU is connected for memory-mapped 1/O (Fig 1, Block B). Since the microprocessor can address a 64k memory, the amount available for software programs is not greatly limited. Address lines A11 to A6 are decoded depending upon the specific digital input region allotted by the software program to the DIU in the top 4k. Operation of the DIU is the same for memory-mapped and isolated 1/O; the difference from a hardware viewpoint is the increase in address lines (from eight to 16) to be decoded. In addition, the control pulse for reading data is memory read (MEMR) rather than IOR.

In both modes, input information is stored in the working area of memory. However, in process control, the operating system generally acts depending upon the input signals that have changed since the previous scan. The operating system generates a table in memory containing a list of changed inputs. Input states of the previous scan are XORed with those of the present scan, and any changes are stored in a change table. As summarized in the Table for the DIU, programs based on memory-mapped mode require less memory space and initialization time, and have a faster read time per input port. Thus, inputting a block of 64 bytes can obtain a net saving of 480 µs in execution time.

**Digital Output Unit**

A digital output unit (DOU) can also be connected for isolated or memory-mapped 1/O (Fig 2). When the DOU is connected for isolated 1/O (Fig 2, Block A), the microprocessor places the address of the specified port on address lines for executing an OUT instruction. After a proper time delay, it generates an I/O write (IOW) control pulse to write data into the port. Data are available on bi-
### Software Program for Digital I/O Units

<table>
<thead>
<tr>
<th>Program Type</th>
<th>Memory Locations</th>
<th>Initialization Time (µs)</th>
<th>Time per Loop (µs)</th>
<th>Block Time (µs)</th>
<th>Time Saving (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Isolated Output</td>
<td>19</td>
<td>18.5</td>
<td>23.5</td>
<td>1504</td>
<td>256</td>
</tr>
<tr>
<td>Memory Output</td>
<td>16</td>
<td>13.5</td>
<td>19.5</td>
<td>1248</td>
<td></td>
</tr>
<tr>
<td>Isolated Input</td>
<td>19</td>
<td>18.5</td>
<td>23.5</td>
<td>1504</td>
<td>256</td>
</tr>
<tr>
<td>Memory Input (Without Generation of Change Table)</td>
<td>16</td>
<td>13.5</td>
<td>19.5</td>
<td>1248</td>
<td></td>
</tr>
<tr>
<td>Isolated Input</td>
<td>26</td>
<td>22</td>
<td>37.5</td>
<td>2400</td>
<td>480</td>
</tr>
<tr>
<td>Memory Input (With Generation of Change Table)</td>
<td>20</td>
<td>15</td>
<td>30</td>
<td>1920</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
- Memory Locations are number of locations occupied by relevant program
- Initialization Time is time required for setting up data (like counter value, table pointer value, etc) in various registers
- Time per Loop is time required for reading or writing one data item
- Block Time equals Time per Loop x Block Length
- Block Length is number of data items to be read or written; block length for digital I/O units is taken as 64 bytes

---

**Fig 2. Digital Output Unit.** Memory mapping is in either of two modes (see Fig 1). Hardware required is somewhat greater when unit is memory-mapped. Outputs can be used to energize lamps on operator's console or to actuate relays or solenoids in controlled process. Hardware capacity is expanded by adding more decoding logic and output latches.
Line Printer Interface... from MDB

For these computers:
LSI-11 • PDP*•-11 • PDP-8
Data General • Interdata • Hewlett-Packard

To: Centronics • DEC LA180 • Data Printer
Data Products • Data 100 • Printronix • CDC Tally
Diablo 2300 • GE TerminNet* • Houston Instruments
and other popular printers

When it comes to Line Printer interface, MDB has it:
- Low-cost line printer controllers
- Completely software transparent to host computers
- Runs host computer diagnostics
- Long-line operation features

The variety of MDB line printer controllers offers user flexibility in line printer selection with no change in host system software. Each controller is a single printed circuit board requiring one chassis slot and is complete with a standard fifteen foot cable. Just plug in the MDB module and connect your printer.

Transparent to the host computer, the MDB controller is completely compatible with diagnostics, drivers and operating systems. Operation and programming are exactly as described by the host computer manufacturer.

More than three dozen computer-to-printer controller combinations are now available from MDB. In addition, printers which emulate the Centronics, Data Products, or Data Printer interface specifications are fully compatible with MDB line printer controllers.

A long-line parallel operation option is available for many printers permitting full speed operation up to 3000 feet.

MDB interface products always equal or exceed the host manufacturer's specifications and performance for a similar interface. MDB products are competitively priced, delivery is 14 days ARO or sooner.

MDB places an unconditional one year warranty on its controllers and tested products. Replacement boards are shipped by air within twenty-four hours of notification. Our service policy is exchange and return.

MDB also supplies other peripheral device controllers, GP logic modules, systems modules and communications/terminal modules for the computers listed above. Product literature kits are complete with pricing.

With 64 output ports, the DOU can be referenced when the port address specified in the OUT instruction is 11 XXX XXX. Fig 2 shows only one port, but the DOU can be expanded to full capacity by more complete address line decoding. For isolated 1/0, address lines A7 and A6 are ANDed to generate a digital output enable (DOEN) signal. Address lines A5 through A3 and A2 through A0 are decoded into eight addresses each, and can be decoded further, in suitable combinations, to access each of the 64 output ports. The IOW pulse is used to write data from the data bus into the specified port.

When the DOU is connected for memory-mapped 1/0 (Fig 2, Block B), the top 4k of memory address space are reserved for digital inputs and peripheral devices, as described for the DIU. Main DOU hardware differences between modes are an increased number of address lines to be decoded (eight to 16), and use of the control pulse memory write (MEMW) instead of IOW. In process control, the operating system generates images of output commands to be delivered to the process. The system retains these images in memory store, and at a desired time dumps commands through the DOU. As listed in the Table, programs based on the DOU memory-mapped 1/0 mode require less memory space and execution time.

Summary
Real-time 1/0 peripherals can be connected to either 1/0 or memory address space in a microprocessor-based control system. Examination of these two address modes for a DIU and a DOU shows that, from a hardware point of view, there are no significant differences in either implementation. With software, however, the digital 1/0 unit programs for the memory-mapped 1/0 mode occupy less memory space and execute in a shorter time. With these results, designers have a means of deciding which 1/0 mode will suit a particular process control application.

Bibliography
Mostek's industry-standard MOS RAM technology makes it possible — a super-dense 64K words x 18 bits on a single card that's completely hardware and software compatible with equivalent Digital Equipment Corporation memory modules.

The MK 8001 series of add-in Memory Systems has several capacity options. You can choose from 16K, 32K, or 64K words x 18 bits, on a single hex board.

Board density is just one of the Mostek advantages in Memory Systems. You can also count on value with competitive prices, OEM discounts, and a full one-year warranty on all Memory Systems. Another big advantage is high system reliability. Mostek Memory Systems undergo extensive burn-in and testing prior to shipment.

**A Broad Line of Memory System Products.**

In addition to standard add-in memory for other popular minicomputers, Mostek Memory Systems also offers the MK 8000, a 128K x 24 single-card system. It's pin compatible with industry standard core and semiconductor systems. And Mostek's MOS dynamic RAMs make available lower power and greater system reliability.

Call now for the complete story. Either the Eastern office 201/842-5100, Western office 408/287-5081, or Memory Systems Marketing at 214/242-0444 extension 2554. Mostek Corporation, 1215 W. Crosby Road, Carrollton, Texas 75006. In Europe, contact Mostek GmbH, West Germany; telephone (0711)701096.
Oral Annunciator With Programmable Vocabulary

Basic vocabulary is four spoken words, expandable to 28

An oral annunciator system employing delta-squared modulation converts analog voice signals to an equivalent digital format and then stores the digital speech in a solid-state nonvolatile memory. Stored words are selectively reconstructed upon demand, using a delta-squared demodulator to reform the speech signals. The prototype annunciator has a basic vocabulary storage capacity of four spoken words, expandable to 28 if a read-only memory replaces the presently-used programmable read-only memory (p/ROM).

A block diagram of the annunciator is illustrated. The word generation process consists of encoding the voice (analog) signal in the core memory (write electronics), playing back the stored word bit stream from core via memory interface (playback electronics), and then dumping the digitized word through the teletypewriter (TTY) interface onto punched tape (either 4k or 6k bits long for the present vocabulary size). Programming the solid-state memories for each word, and inserting the p/ROMs into the playback electronics for word testing are last in the process.

The playback electronics implement the message selection by concatenating the bit streams representing each spoken word in the message and feeding the bits in a serial data stream to the demodulator. Control logic cycles the playback unit through 10 repetitions of any combination of 2-word messages by providing the timing signals that coordinate the logic functions. Logic functions include p/ROMs, address, and counting logic.

Note

This work was done by Don Paslay and Paul Wong of the Garrett Corp for Johnson Space Center. For further information, including a discussion of message synthesis techniques and breadboard development, write to: John T. Wheeler, Johnson Space Center, Code AT3, Houston, TX 77058. (MSC-14798).

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government nor any person acting on behalf of the United States Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.
MAXI VALUE FOR YOUR MINI-COMPUTER GRAPHICS.

Gould offers the most cost effective and reliable electrostatic printer/plotter to use with PDP-11, Nova/Eclipse and HP 2100/21 MX mini-computers.

That's because they offer outstanding features that add up to value. High speed. High resolution. Outstanding contrast. Patented closed loop toner system. Timed-phase imaging system. And high density staggered imaging head, to name a few.

All hardware interfaces utilize direct memory access to reduce CPU overhead and are connected directly to a standard I/O bus or Unibus. A multiplexing capability allows you to share one Gould printer/plotter with two CPU's, or one CPU and a Tektronix 4000 series graphic terminal hardware interface, supporting up to four terminals.

Gould's in-house software engineering staff developed device drivers and plot packages which operate with the popular operating systems. In addition, Gould provides a full technical support staff for user assistance.

Plot packages offer plotting routines and calling sequences that are upward compatible with the basic Calcomp pen plotter graphics package. The addition of an optional hardware character generator allows the plotter to be used as a high speed non-impact line printer (up to 1625 lpm).

Regardless of your application, the printer/plotter's ability to function as a high-speed graphic plotter, line printer or Tektronix CRT hardcopy unit makes Gould your maxi value.

Contact us today for more information. Gould, Instruments Division, 3631 Perkins Ave., Cleveland, OH 44114. Phone (216) 361-3315.

For brochure call toll free (800) 325-6400, ext. 77. In Missouri: (800) 342-6600.
Majority-Voted Logic Fail-Sense Circuit

A self-monitored hybrid circuit reacts to both static and dynamic changes

The fail-sense circuit previously used in a portable, high reliability ac power inverter consisted of three single-channel detectors. These monitored overvoltage, undervoltage, and frequency shift. Over and undervoltage detectors were connected to the dc-regulated bus, the frequency shift detector was connected to the main ac bus, and detection was accomplished by using a tuned transformer. Its output was rectified to produce the required error signal. All three detector outputs were connected to an OR gate which drove a time-delayed relay driver and switched in the standby equipment. The relay would transfer normally if the signal were present for more than 1.5 s, but it could also transfer, or fail to operate, due to a single part failure anywhere within the fail-sense circuit.

A single part failure in an updated fail-sense circuit does not cause circuit malfunction. The redundant error-sensing amplifiers are majority voted; the circuit requires an input signal to at least two independent inputs for the fail-sense circuit to switch the power source from main to alternate supply.

In the new fail-sense circuit each detector requires three error amplifiers followed by the majority-voted logic stage. The error voltage is sensed at a point common to all three error amplifiers. Each amplifier compares the sensed error with its own reference to produce its error signal, which is weighed by the majority-voting circuit. If a signal is applied to any of the majority logic stage input points B, C, or D in the Figure, point E will remain high. Signals must be applied to at least two points to enable E to go to zero, thus causing the power supplies to shift from main to alternate source. If any part fails, open- or short-circuits, the circuit still functions normally.

Note
This work was done by Colonel W. T. McLyman of Caltech/JPL. For further information, write to: John C. Drane, NASA Resident Legal Office-JPL, 4800 Oak Grove Dr, Pasadena, CA 91103. (NPO-13107).

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government nor any person acting on behalf of the United States Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.
How to turn a computer into a disk jockey. The µPD372 Floppy Disk Controller.

Now you can turn almost any micro or minicomputer into a genuine floppy disk jockey with the help of just one small chip.

Our µPD372 Floppy Disk Controller. Or if your computer prefers playing tapes, we also have the µPD371 Tape Cassette Controller.

Either one can take the place of from 50 to 60 TTL packages to save you space as well as money. The 372 is completely compatible with IBM, Minifloppy, and other formats and controls up to 4 floppy disk drives. The 371 controls up to 2 tape cassette drives. They come with complete documentation and—best of all—they're available now.

The µPD372 and 371 are just part of our complete family of microprocessor products including 8080As, dynamic and static RAMs, ROMs, Electrically Erasable PROMs, and 8212, 8214, 8216, 8224, 8228/38, 8251, 8255 and other support chips. All backed by full documentation, applications support, and software.

The µPD372. The µPD371. And the hits just keep on comin'.

NEC Microcomputers, Inc.
Five Militia Drive, Lexington, MA.
02173. 617-862-6410

*TM Sturart Associates
The 1978 National Computer Conference, June 5-8 in Anaheim, promises to be the largest and most diverse computer conference and exposition ever held. NCC '78 will combine the biggest with the best with a number of new NCC records expected—the largest exhibit of computer products and services ever held; total conference attendance of up to 40,000 computer specialists and information processing users; plus a Personal Computing Festival which will provide a unique national forum for this fast-growing field.

NCC '78 will be a rewarding learning experience for anyone with a need to know about the latest developments in computing and information processing. The conference exhibit program will be the largest single display of computer hardware, software, systems, and services ever staged. All exhibit space for NCC '78 is sold out, with more than 330 organizations reserving 1,382 booths—surpassing the previous record of 1,146 booths set at the '77 NCC in Dallas. More than ever, NCC will be an extraordinary showcase for the latest developments in computing with over 4,000 industry representatives on hand to demonstrate their latest products and services, provide technical and commercial data, and to help you find solutions to your specific needs.

The Personal Computing Festival will be the most exciting event of its type ever held. The Festival marks a first for NCC—a major conference within a conference with its own program of approximately 30 sessions, commercial exhibits of consumer computer products and services, and a contest featuring "homebrew" microprocessor systems, devices, and applications. All Personal Computing Festival activities will be held in the Disneyland Hotel Convention Center, just a few minutes from the Anaheim Convention Center.

And there's much more. A technical and professional program of some 100 sessions will cover new frontiers in computer methodology, applications, systems, and societal concerns with emphasis on practical applications and current issues rather than on theoretical concepts. Special attention will be given to major issues involving conservation of energy and allocation of world resources. In addition, a Professional Development Series of 12 seminars will feature topics critical to increasing professional skills and aiding in career development. Each seminar will be available at a separate, nominal fee.

Act now to make certain you're part of NCC '78—the biggest computer show on earth. To preregister or to obtain more details, fill out and return the coupon today.

---

□ I wish to preregister for NCC '78 and have enclosed $60 covering conference sessions, exhibits, other activities, plus preregistration benefits.
□ Please send me all the facts about NCC '78, including future issues of NCC Preview.
□ My company is interested in exhibiting at the NCC '78 Personal Computing Festival.
□ Please send me information about the NCC '78 Travel Service.

Name ____________________________
Company __________________________
Street ____________________________
City ____________________________
State ______ Zip ______

CD

NCC '78...
New Frontiers in Information Processing
c/o AFIPS, 210 Summit Avenue
Montvale, N.J. 07645
telephone: 201/391-9810
The H-7000 is good news for original equipment manufacturers. Its high resolution monitor (dot pitch 0.31 mm) and 8-bit micro-processor combine to provide a clear screen, bright color and flexible graphics with minimum host computer burden.

Versatile features include trend and bar graphing, superimposing of two pictures using dual refresh memory, two level intensity and other visual functions designed to present complex information in an easy to assimilate form.

Our patented “Dynamically Writable” Symbol Conversion Memory offers the process engineer the most flexible graphic character set in the industry and enables him to freely define symbols at any time.

To suit all customer requirements, we offer three monitor screen sizes (13, 19 or 25 inches), and three basic models with 960, 1,920 or 4,032 characters/symbols per display.

Another unique feature of the H-7000 is a software tool called Display Generating Software (DGS). Using DGS, the process engineer can construct or modify a display picture by interactive English language “conversation” through the CRT terminal.

Take a look at the H-7000. You’ll see it’s a winner at a glance.

Hitachi America, Ltd.
San Francisco Office
100 California Street
San Francisco, California 94111
Tel: 415-981-7871

Hitachi, Ltd. Tokyo Japan
MICROCOMPUTER INTERFACING: A DEMONSTRATION PROGRAM FOR THE 8253 TIMER

David G. Larsen and Peter R. Rony
Virginia Polytechnic Institute and State University

Marvin L. DeJong
School of the Ozarks

Christopher Titus and Jonathan A. Titus
Tychon, Inc

Analysis of the 24-pin Intel 8253 programmable interval timer for counting and timing operations, which began in last month's column (p 136), continues with the presentation of two test programs—one demonstration program that illustrates the various modes of operation of the timer, and another that demonstrates the reading of counter data "on-the-fly." The counter, wired to an 8080A-based microcomputer, is detailed in Fig 1. Though the use of an oscilloscope is convenient for monitoring the output signal OUT0 from counter #0, it is just as useful to provide a single 7490 decade counter chip to detect negative-edge transitions at OUT0. The 25-kHz input clock frequency, which has a period, T, of 40 µs, is input at CLK0.

To use the 8253 chip, it is important to understand the nature of the output signal OUT0 as a function of the six different modes of operation—mode 0 through mode 5. Since the manufacturer's literature\(^1\) seems to be somewhat confusing, we have simplified their diagrams by omitting all signals other than OUT0. This permits us to compare simultaneously all six modes (see Fig 2). Note that modes 0 and 1 provide a negative monostable clock pulse of duration NT; mode 2 presents a series of negative clock pulses of pulse width T and period NT; mode 3 gives essentially a square wave of period NT; and modes 4 and 5 provide a single strobe pulse of pulse width T at a time NT after a trigger pulse has been applied to counter #0. The quantity, N, is a 16-bit timing byte initially loaded...
Demonstration Program Listing

| 003 000 076 | TIMER, MVIA | /Move control word into accumulator |
| 003 001 060 | MVIA         | /Mode control word* |
| 003 002 062 | STA          | /Store it within control register |
| 003 003 003 | 003          | /In 8253 interval timer chip |
| 003 004 200 |            | |
| 003 005 076 | MVIA         | /Move LO counter byte into accumulator |
| 003 006 000 | STA          | /LO counter byte |
| 003 007 062 | STA          | /Store LO byte in counter #0 |
| 003 010 000 | 003          | |
| 003 011 200 |            | |
| 003 012 076 | MVIA         | /Move HI counter byte to accumulator |
| 003 013 000 | STA          | /HI counter byte |
| 003 014 062 | STA          | /Store HI byte in counter #0 |
| 003 015 000 | 003          | |
| 003 016 200 |            | |
| 003 017 303 | JMP          | /Wait |
| 003 020 017 | 017          | |
| 003 021 003 |            | |

To observe the counting process on a pair of output ports, replace last program instruction by the following sequence of instructions.

| 003 017 076 | MVIA         | /Move new control word into accumulator |
| 003 020 000 |            | /Mode control word to read counter #0 |
| 003 021 062 | STA          | /Store it within control register |
| 003 022 003 | 003          | |
| 003 023 200 |            | |
| 003 024 072 | RPT, LDA     | /Read LO counter byte into accumulator |
| 003 025 000 | 000          | |
| 003 026 200 |            | |
| 003 027 323 | OUT          | /Output LO counter byte to port #2 |
| 003 030 002 | 002          | |
| 003 031 072 | LDA          | /Read HI counter byte into accumulator |
| 003 032 000 | 000          | |
| 003 033 200 |            | |
| 003 034 323 | OUT          | /Output HI counter byte to port #0 |
| 003 035 000 | 000          | |
| 003 036 303 | JMP          | /Continue to output the counter bytes |
| 003 037 024 | RPT          | |
| 003 040 003 |            | |

*Control word is changed to demonstrate behavior of different modes of operation.

into counter #0. In our program, the timing byte is 000 000, corresponding to the decimal number 65,536. At this point, it is appropriate to comment on the two possible actions of the GATE0 input.

(1) GATE0 functions as a gating input; when at logic 0, pulses input at CLKO do not reach counter #0 and no counting occurs. This type of behavior occurs with modes 0, 2, 3, and 4.

(2) GATE0 functions as a trigger/reset input; a positive-edge transition at GATE0 resets counter #0 and initiates counting. Each time that there is a positive edge at GATE0, counter #0 is reset. This type of behavior occurs with modes 1, 2, 3, and 5.

These different actions can best be observed with the aid of a counter and a value of NT in the range of 3 to 10 s. In this case, N is 65,536 and T is 40 µs, so NT = (65,536) (40 x 10^-6) = 2.62 s.

The program used to test the 8253 chip is provided in the Demonstration Program Listing. Note that memory-mapped input/output (i/o) is used, in which the control register has an address of 200 003 and counter #0 has an address of 200 000. The program is quite simple. The user first outputs the control word, 060 (mode 0), into the control register. Next, the LO and HI counter bytes, both of which are 000, are successively loaded into counter #0. Finally, a wait loop is entered. By referring to Table 2 in last month's column (p 140), it is possible to determine that a control word of 060 (mode 0) indicates counter #0. The least significant byte is loaded first, then the most significant byte; mode 0 operation of the counter is then observed, and is counted down in binary.

During execution of this program, OUT0 goes immediately to logic 0 and remains at this logic state for NT seconds, after which it returns to logic 1. This behavior can be repeated only by executing the program a second time, starting at memory address 003 000.

If the control word at location 003 001 is changed to 062 (mode 1), the execution of the program is started,
and the pulser shown in Fig 1 is pressed, a negative pulse of 2.62-s duration will also be observed. However, if the pulser is not pressed, and thus a positive edge is not applied at GATE0, no monostable pulse will be observed. On the other hand, repeated pressing and releasing of the GATE0 pulse at time intervals less than 2.62 s can prolong the monostable pulse indefinitely. In this way, a retriggerable monostable multivibrator output is produced.

A control word of 064 results in the behavior depicted for mode 2 in Fig 2. Repeated generation of positive edges at GATE0 at time intervals of less than 2.62 s causes counter #0 to be reset repeatedly, preventing the appearance of short negative clock pulses. The same result can be obtained by allowing GATE0 to remain at logic 0 after having applied a positive edge. The GATE0 input thus exhibits both gating and trigger/reset behavior.

Mode 3 behavior (control word of 066) is similar to that for mode 2, except that a nearly symmetrical square wave is produced. Deviations from symmetry occur when the counter byte is an odd number, and are most pronounced when the counter byte is very small.

In mode 4 (control word of 070) the positive edge of the WR pulse, which is applied at pin 23 of the timer when the STA instruction at 003 014 is executed, initiates counting that culminates in the production of a negative clock pulse of pulse width T. The time duration between the positive edge and the pulse is 2.62 s. GATE0 acts as a gating input, with a logic 0 inhibiting the counting process.

Finally, in mode 5 (control word of 072) a positive edge at GATE0 initiates counting. By repeatedly generating positive edges at GATE0 at time intervals of less than 2.62 s, the user repeatedly resets counter #0 and prevents the appearance of the single negative clock pulse.

It should be noted that in all modes counter action begins on the first negative clock transition after WR (pin 23) or GATE0 goes to logic 1, and that WR can initiate counting in all modes except 1 and 5.

Although the primary interest in many applications of the timer is to generate the proper signal at OUT0, as shown in Fig 2, it is also possible to read the contents of the 16-bit counter without affecting the counting operation. By inputting a control word of 000, 100, or 200, the 16-bit count of counter #0, #1, or #2, respectively, are latched. As shown in the memory mapped I/O example in the Listing, the two bytes can be read into the 8080A chip, the LO byte first and the HI byte second.

Owing to space limitations of this column, it is not possible to discuss applications in detail. A 16-bit frequency counter has been described recently by Lynne, and a possible scheme has been proposed by DeJong for measuring the half-life of a radioactive substance in a situation where the daughter is either stable or has a long half-life.

References
1. Intel Data Catalog 1977, Intel Corp, Santa Clara, Calif, 1977
2. P. Lynne, "Implementing an LSI Frequency Counter," Byte, Nov 1977, p 146

*Prof DeJong, the School of the Ozarks, Point Lookout, MO 65726 will implement a number of counting schemes in a physics laboratory, and would be interested in corresponding with others who have similar interests.

Note: A series of 3-day microcomputer courses covering Microcomputer Interfacing, Introductory Assembly Language, and Intermediate Assembly Language will be offered between April 6 and 15. Featuring 8080 and 8085 processors, the programs will have over 15 operating microcomputers available for participant use during labs. Dr Christopher Titus and Jonathan Titus will conduct the sessions at Tychon, Inc, Blacksburg, Va. Information is available from Tychon, Inc, PO Box 242, Blacksburg, VA 24060, tel: (703) 951-9030.
DP-8 in '78

The WIDE Plotter

A high-speed, low-cost line printer that's great for use in software development. In many applications, the printer can literally pay for itself and its supplies with the time it saves. The model 8210 rents for less than $175 per month and can print a 30 page listing in one minute. At this speed and price, you cannot afford to continue wasting development time waiting for necessary program listings, etc. The model 8210 has 80 print columns and will print at speeds up to 2400 lines per minute. A 132 column version is also available which can print at speeds up to 1400 lines per minute. The line-to-line spacing is 6 per inch while the column-to-column spacing is 10 per inch, resulting in large, easy-to-read output. The interface signals for the printer have been arranged to assure compatibility with most known minicomputer and microprocessor development systems. The printers use an electrostatic non-impact printing method that is extremely quiet, yet the cost of the special paper is less than 90 cents per 30 page listing. The paper doesn't feel or look funny. Furthermore, it won't turn black with age.

Print a 30 Page Listing in 1 Minute

- Extremely quiet
- High speed - low cost
- Interfaced to most mini's & micro's
- Easy to read 7" x 9" dot matrix
- High reliability
- $3450* and $3785*

*U.S. Domestic Price only

THE LEAST EXPENSIVE FLATBED DIGITAL PLOTTER ON THE MARKET TODAY

If your application doesn't require an intelligent plotter, consider the COMPLIT® DP-10 - the simple, inexpensive plotter from Houston Instrument.

- 11" x 17" chart size
- 1.5 IPS pen speed
- .005" resolution
- Less than any competitive plotter available... $2595*

Popular applications include educational facilities, numerical control, laboratory analysis and many others. Attractive OEM prices available.

*A registered trademark of Houston Instrument
*U.S. Domestic Price only
Advanced Capability n-MOS 16-Bit Microprocessor Outperforms Most 8-Bit CPUs At Comparable Price

A sophisticated 16-bit microprocessor, as the latest and highest speed addition to the PACE microprocessor family, is said by National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051 to offer instruction execution times of commonly used routines that are equivalent to those of advanced 8-bit designs like the 8085, and 10 to 30% faster than those of present generation designs such as the 2-µs 8080. Fabricated with an advanced depletion load n-channel silicon gate MOS process, the INS8900 is intended for use in applications where convenience and efficiency of the 16-bit word length is desired, while maintaining low cost—$10 each in large volumes—inherent in a 1-chip, fixed instruction microprocessor.

As a 16-bit CPU, the device uses a single-word, 16-bit instruction and data word format, reducing requirements for memory access and program storage. The set of 45 instruction types breaks down into a general-purpose combination of 337 individual instructions. A key feature is the microprocessor’s ability to operate on both 8- and 16-bit data words, thus extending its capabilities to 8-bit applications.

The chip contains status and control circuitry, conditioned branch sense circuitry, interrupt logic (6-level hardware-vectored priority interrupt structure), and a portion of the clock generation circuitry. Operating with a 2-MHz clock, the microprocessor has a clock microcycle time of 500 ns, and microinstruction cycle time for most internal operations of 2 µs.

Two functions required in external circuitry—a single-phase, true and complement clock input plus data buffering—can be provided by adding a MOS clock and bidirectional transceiver. Addition of a ROM and one to four RAMS, all with onchip address latches, produces a complete microprocessor system with no more than five to ten packages. The device can run at full speed with inexpensive standard memories.

A built-in microprogram stored in a programmable logic array controls the microprocessor as it fetches instructions from the external program and executes corresponding operations. Seven 16-bit registers, four of which are available for user data storage and address formulation, comprise the internal storage.

The ALU provides data manipulation with standard operations as well as addition of 4-digit/word BCD data and straight data. The microprocessor also uses a unified low power Schottky compatible bus architecture in which address and data transfers

High throughput, 16-bit n-MOS microprocessor INS8900 features performance and cost comparable to most 8-bit CPU designs. 40-pin device from National Semiconductor has interrupt structure, addressing modes, and logical capabilities usually associated with minicomputers.
NEFF DATA ACQUISITION...

total system support.

Neff! You know us for our high-performance data acquisition products. Our 620 Systems...the Series 100 Amplifier/Multiplexer, Series 300 Signal Conditioner and Series 400 Differential Multiplexer have set industry performance standards...0.05% accuracy, 50kHz scanning rate, input sensitivity of 5 millivolts to 10 volts, 120dB common mode rejection and up to 2048 input channels.

But you may not know that Neff supports the 620 system with software and off-the-shelf interfaces for computers...DMA interfaces for full or half duplex, programmed I/O interfaces and software drivers that make the system compatible with standard software operating systems. Some Neff interfaces include a RAM memory for scan list storage to provide equivalent full duplex operation while using only a single computer I/O port.

For systems installed at remote test sites, we offer the Neff Serial Data Link that sends data at 50,000 words per second on a coaxial cable. It eliminates costly long analog input cables from test site to computer facility and allows up to eight remote systems to be linked to a single computer.

If you require a Turn-Key system, we have the 620S and 620L. System 620S is a complete, integrated, easy-to-use system that utilizes the Hewlett-Packard 9825A computing calculator for system control, data recording and analysis. System 620L is a high-performance system that incorporates Digital Equipment Corporation's PDP-11 computer. It provides real-time processing, display and recording of both analog and digital data.

So, you can see that we supply much more than quality analog "front ends." Whatever your data acquisition requirements are, we can help. Get the complete picture. Call or write today for our free brochure.
between CPU and external memories or peripherals occur over the same 16 data lines. An on-chip I/O capability features flag output and jump commands which give flexibility in controlling peripherals and can be used together as a serial I/O port.

Software compatible with the PACE family, this microprocessor can also utilize the same development aids, allowing applications programs to be written, assembled, debugged, and executed prior to use with the 8900 application system. An 8900 low cost development system for developing, testing, and debugging hardware and software will also be made available.

**Version of Super BASIC Is Upgraded With Speed and Error Features**

Version 3.0 of Super BASIC is an improved 12k BASIC interpreter, providing programmable error handling. It is relocatable and uses the monitor's operating system for I/O handling. Designed primarily to run on the company's Z80 microcomputer system, it is adaptable to other Z80 based systems.

The interpreter allows for serial input and output of ASCII and binary data from the Zappie Monitor defined reader and punch devices. Technical Design Labs, Research Pk, Bldg H, 1101 State Rd, Princeton, NJ 08540 has incorporated such features as a dynamic load/save specification and error processing functions.

Circle 401 on Inquiry Card

**Microprocessor/Software Performs With Minicomputer Capability**

The 9440 Microflame™ 16-bit 10-MHz microprocessor that can execute minicomputer instruction sets with minicomputer performance, together with a software package, has been announced by Fairchild Camera and Instrument Corp's Semiconductor Products Group, 464 Ellis St, Mountain View, CA 94042. The complete single-chip CPU, packaged in a 40-pin DIP, executes Data General's NOVA™ 1200 instruction set. The microprocessor is based on Fairchild's PLT™ technology, as are the TTL dynamic memories with which it is designed to operate.

Data and instructions are stored in external memory; a 16-bit wide, 3-state information bus carries data and addresses between the CPU and other computer circuits. Memory holds 32k 16-bit words, and I/O ports can serve up to 63 peripheral devices using programmed I/O, interrupt-driver I/O, or direct memory access.

An initial software package, FIRE I™ (Fairchild Integrated Real-time Executive) offers the appropriate tools to evaluate and develop 9440 systems. Its three main software systems are diagnostics, a bootstrap and binary loader, and an interactive entry and debugging program. Diagnostics include a toggle-in memory test, system exerciser, instruction timer, and memory diagnostics. Single quantity price is $250. Other FIRE software packages are a text editor ($110), symbolic debugger ($50) and basic business language program ($550).

An introductory kit consists of the microprocessor, 16 4k-bit memories, required MSI components and circuit schematics for memory control, software, and manuals for $750. Users can construct a board-level system in their own board format. Additional software and I/O support circuits will be announced. Circle 401 on Inquiry Card

**Hardware and Software Are Combined to Form Small Business Systems**

The availability of the MicroExecutive line of turnkey small business computer systems has been announced jointly by Microcomputer Business Systems, Inc, 1776 Plaza, 1776 E Jefferson St, Rockville, MD 20852 and Industrial Micro Systems, Inc, Orange, CA 92869. The companies, respectively, will handle responsibility for marketing and hardware manufacturing.

Their first release is the MicroExecutive II, consisting of an 8080-based CPU, 65k bytes of static RAM, and two Shugart floppy disc drives (models 801 or 805 for 630k or 1.2M bytes of secondary storage). The system also comes with a Lear Siegler 80 x 24 CRT display terminal and 30-char/s printing terminal. Other terminals, printers, and hard disc drives are optional.

A small business accounting system has been designed by MBSI for the computer. An existing word processing system will also be made available. Other software packages for specialized businesses are being prepared.

Circle 403 on Inquiry Card

**Compact Microcomputer System Combines With Dual Micro-Floppy System**

A standalone, general-purpose computer system, the RD-11C is based on the DEC LSI-11 CPU. Teamed with a dual micro-floppy subsystem containing 205k bytes of storage, the entire system has up to 64k bytes of RAM, four serial interfaces, two quad expansion slots, and switching power supply. RDA, Inc, 5012 Herzel Pl, Beltsville, MD 20705 has housed the system in a 12.5 x 8.5 x 10.75” (31.8 x 21.6 x 42.5-cm) desktop enclosure.

Peripherals include mag and paper tape, punched card, and printers; std interfaces are IEEE-488, asynchronous and synchronous serial, general-purpose parallel, and DMA. A-D and D-A subsystems are available as plug-in modules. Compatible with DEC's RT-11 operating system, the computer supports various languages.

Circle 404 on Inquiry Card
It takes experience as well as a technological know-how to deliver character printers better than today's best — and NEC Information Systems has both. We gained experience building and shipping more than 10,000 printers that use the technologies in our new Spinwriter family. We're now shipping Spinwriters throughout the country.

We're ready with reliability that's more than a promise. Our Mean-Time-Between-Failure rate of better than 2,000 hours is based on experience with printers in use.

We're ready with print quality equal to typewriters — at speeds to 55 characters-per-second. Our unique "thimble" print element holds more characters, lasts longer and costs less than "daisy wheels."

We're ready with printers that fit your applications. The Spinwriter 5500 Series includes microprocessor-controlled receive-only and keyboard send/receive models, and basic mechanisms for those wishing to add their own power supply and housings. You may choose from RS 232-C, current loop and 8080 bus line interfaces, as well as Diablo- and Centronics-compatible interfaces. Custom interfaces are also available. Choose from six data rates from 110 to 1200 baud for half- or full-duplex communications. Spinwriter housings are die-cast aluminum for noise reduction, durability and appearance. They fit into any environment.

We're ready with service, through one of the largest, most competent organizations serving the computer industry. And we're delivering right now. Our experience tells us you can't afford to wait, and you don't have to. Spinwriters are available in OEM quantities in 60 days or less.

Tell me more about the Spinwriter family.

☐ Please have a sales representative call
☐ Please send literature

Name: ___________________ 
Title: ___________________

Company: ___________________
Street: ___________________
City: ___________________ State: ___________ Zip: ___________

Telephone: ___________________ 

To find out more about the experience and the technology that make Spinwriters the best character printers in the industry, fill out the coupon, or call NEC Information Systems, Five Militia Drive, Lexington, Mass. 02173 (617) 862-3120.
Decitek Punched Tape Readers come highly recommended by leading OEM's. The reason Decitek gets good reviews is simple. Simplicity of design in our complete line makes it easy to adapt our equipment to specific OEM requirements.

Also, state-of-the-art fiber optics that are far superior to LEDs are standard in all our readers. That means Decitek's 25,000 hour extended life lamps versus the competition's 2,000 hour lamps.

And now Decitek adds a Desktop Tape Reader that configures to RS232C, current loop or parallel I/O. It's a Smart Box. All you do is plug it in.

So, you have options with Decitek. Options that include tape readers for every OEM requirement plus a new desk top model with plug-it-in simplicity and flexibility.

Your recommended reading right now is our brochure with complete technical information and prices. Send for it today.

When reading matters.

Decitek
A Division of Jamesbury Corp.
250 Chandler Street, Worcester, Massachusetts 01602 U.S.A.
(617) 798-8731

Books courtesy of Brentano's, Boston, Massachusetts
High Speed μProcessor Operates Under Aerospace Conditions

Experience in large systems integration and aerospace computer subsystems are the two areas that led to the development of the Advanced Technology Microelectronic Array Computer (ATMAC) at RCA’s Advanced Technology Laboratories, Camden, NJ 08101. The 2-chip type, modular 8-bit slice, high performance CMOS/LSI μmicroprocessor is designed for real-time signal processing and high speed, low power military and commercial applications. A system can have an effective through-
put rate as high as 10M operations/s, due to architectural features that enable communicating asynchronously with program memory, data memory, and I/O devices, together with specially designed hardware.

The device is a word-length expandable microprocessor. The data execution chip (DEU), containing eight registers, performs all arithmetic and logic functions, and supplies operands to application-dependent special function units (SFUs). The other chip—instruction and operand fetch unit (IOFU)—is independent of the DEU and provides addressing for operand storage in data memory, and instruction storage in program memory. It contains eight indirect address registers, program sequence counter, and 4-word program counter stack.

One or more of each of these two chip types are used. Number of DEUs depends on word length of data on which operations are to be performed; IOFUs depend on size of larger memory (data or program) to be used.

Other features include the SFU which performs special algorithms on one or two data operands at high speed, and a built-in DMA channel which uses one of the general registers for word counter and an indirect address register for address counter.
PDP-8 Cross Assemblers Serve Four Additional Microprocessor Types

Allowing the use of an additional DEC PDP-8 minicomputer and its peripherals for program development of more than one type of microprocessor, the X8 cross assembler series has been expanded by Sierra Digital Systems, 13905 Rancheros Dr, Reno, NV 89511 with the addition of four microprocessor cross assemblers. Containing the same features as the previous members of the series (see Computer Design, Dec 1976, p 128), the latest additions cover the Z80, 1802, SC/MP, and 8048 microprocessors, in addition to the prior 6502, 6800, 8080, F8, and 2650 versions. PDP-8 assembly language programs are converted into object code which is loaded into a Unit Circle 406 Digital Systems, 13905 Rancheros

Digital Systems, 13905 Rancheros Dr, Reno, NV 89511 with the addition of four microprocessor cross assemblers. Containing the same features as the previous members of the series (see Computer Design, Dec 1976, p 128), the latest additions cover the Z80, 1802, SC/MP, and 8048 microprocessors, in addition to the prior 6502, 6800, 8080, F8, and 2650 versions. PDP-8 assembly language programs are converted into object code which is loaded into a PDP-8. Memory address register and word counter are 16 bits wide.

Model 1616-011 allows 16 lines of parallel data to be transferred from an external device to the bus of the microcomputer; the 1616-010 transfers data from the microcomputer bus to the external device. All lines are buffered through optical isolators for complete separation of device and computer grounds.

An isolated output control line, generated from one bit of the control and status register, is provided for both, as is an interrupt structure. For the input card, all lines pass through a debounce circuit after the isolator; an interrupt request is generated whenever a change of state occurs on any input line. Each of the lines of the output card is latched prior to driving the isolators.

Circle 409 on Inquiry Card

High Density Wirewrap Panel Interfaces to the SBC 80/10

The 2-8010 high density wirewrap panel, compatible with Intel's SBC 80/10, features 62 rows of 52 contacts, each on a 0.100 x 0.100" (2.54 x 2.54-mm) grid pattern with plated through-holes capable of mounting any combination of IC packages from eight to 40 pins. Three 50-pin connector holes are available for I/O at the top of the board, in addition to the standard 80/10 edge connector interface at the bottom. The panel from Hybricon Corp, 410 Great Rd, Littleton, MA 01460 contains two ground planes and 10 independent power buses.

Circle 407 on Inquiry Card

Unit Interfaces 6800 μComputers to Cassettes and Data Terminals

Interfacing two cassette recorders and a data terminal to the MITS 680b computer, the CIS-30+ interfacing unit, previously used with the SWTP 6800, provides selectable cassette data rates of 30, 60, or 120 bytes/s, and data terminal rates of 300, 600, or 1200 baud. Percom Data Co, Inc, 4021 Windsor, Garland, TX 75042 has released technical memos describing this interfacing process.

Two cassette interfacing circuits are independent, enabling operations such as cross filing. Data encoding is KC-Standard/Biphase-M (double frequency); self-clocking ensures data integrity, even with inexpensive audio recorders. The computer's p/ROM monitor may be used for loading and running most programs. A local line switch isolates the computer for offline sending of recorded programs to the data terminal. Program control of recorders is optional.

Circle 408 on Inquiry Card

Family of Analog and Digital I/O Cards Are Compatible With LSI-11/2

Cards for A-D input (model 1012), analog input multiplexer expansion (1012-Ex), DMA (1620), digital optically isolated input (1616-011), and digital optically isolated output (1616-010) have been introduced by Adac Corp, 15 Cummings Pk, Woburn, MA 01801 as half-quad size (8.5 x 5" (21.6 x 12.7-cm)) boards for the DEC LSI-11/2 microcomputer (see Computer Design, Feb 1978, p 146). LSI-11, PDP-11/03, and the company's 1000 series system. The 1012 is jumper selectable to accommodate 16 single-ended, 16 pseudo differential, or eight fully differential analog inputs. Four input ranges are jumper selectable; resolution is 12 bits with a 35-kHz throughput rate. The 1012-Ex expander card works with the A-D unit to provide 32 or 64 single-ended or pseudo differential, or 16 or 32 fully differential inputs.

DMA transfers to and from analog and digital peripherals for the LSI-11 bus are controlled by the 1620. Memory address register and word counter are 16 bits wide.

Software can be developed rapidly and efficiently with the 760 series computer system. The user can edit, assemble, and debug applications programs without externally saving or reloading source or object code.

The computer incorporates a Z80 microprocessor, 32k-byte user memory (RAM), three 8-bit parallel I/O ports, and an audio tone generator and speaker, plus 1k scratchpad and 1k video refresh memory. In addition, Noval, Inc, 8401 Aero Dr, San Diego, CA 92123 has included a programmable char generator, 3k of system utility routines in p/ROM, a 12" (30.5-cm) TV monitor, digital cassette tape recorder, 32-col matrix printer, and full keyboard.

Circle 410 on Inquiry Card
Anode lead wire for impressed current anodes for use in deep ground beds, sea water and other severe cathodic protection environments.

Heat shrinkable tubing protects critical diodes and capacitors, carbon deposited resistors and provides support for butt-welded connections.

Solder Sleeves® provide electrical solder connections for wires, cables, cable shields and coaxial cables.

Jackets for use as cladding over glass fiber bundles in transportation applications utilizing fiber optics.

Electrical heat tracing systems maintain process temperatures in liquid-handling systems (pipes, valves and fittings). Also used to freeze-protect pipes under extreme climatic conditions.

Heat 1hrlnkable tubing protects critical diodes and capacitors, carbon deposited resistors and provides support for butt-welded connections.

Kynar insulated wire is ideal for automatic wire wrapping operations for computer back panels.

Cable ties for nuclear and other tough environmental applications.

Jacket cable constructions for aerospace, electrical and electronic systems, airframe wiring, outer space environments, high density wiring and other complex circuitry.

Insulated terminals for nuclear power plant, aircraft, aerospace and pipeline installations.

Kynar® Resin protects your wiring system end to end.

It's the unique balance of these properties that enables KYNAR to perform in many tough applications:

Kynar can be marked, printed, striped, or hot stamped for identification. It can also be pigmented for color coding.

Kynar has high dielectric strength and good insulation resistance.

Kynar has a temperature range from \(-80^\circ\) to \(+300^\circ\) F. Kynar is nondripping, self-extinguishing (UL STD 94 V-0) and has an LOI (Limiting Oxygen Index) of 45.

Kynar has good chemical resistance, low permeability.

Kynar has a tensile strength of 7000 psi. It is mechanically strong and has good abrasion and cut-through resistance.

Kynar has low-moisture absorption (0.04%), excellent radiation and UV resistance.

For list of fabricators, more technical data, specifications (UL and military), write or call Joe Michaud. Plastics Department, Pennwalt Corporation, Three Parkway, Philadelphia, PA 19102. (215) 587-7520.

*KYNAR is Pennwalt's registered trademark for its polyvinylidene fluoride resin.

® Solder Sleeves is a registered trademark of Raychem Corporation.
**Mag Tape System Provides Microcomputers With Mass Storage**

Expansion of Intel's SBC 80 microcomputer into such applications as data acquisition, large file storage, and backup program storage is possible with the industry standard MT 80, a 0.5" (12.7-mm) magnetic tape system. Hardware and software compatible with the Intel SBC 80 and MDS development system, the device is made up of one to eight tape drives and a single SBC-80 Multi-bus™ interface card.

Formatters are an integral part of the tape drive and allow for NRZI, FE, or dual density operation on 7- or 9-track tape. Computer Marketing, Inc, 257 Crescent St, Waltham, MA 02154 has designed the interface card with dual memory mapped DMA buffer and up to 8k bytes of static RAM for tape buffering or system memory, to operate off a single 5-V supply. Software drivers for the RMX-80 and SBC-80 operating systems are available.

Circle 411 on Inquiry Card

**Floppy Disc Reliability Increases With Decrease in Size**

The 5.25" (13.3-cm) DSD-110 floppy disc system is announced by Data Systems Design, Inc, 3130 Coronado Dr, Santa Clara, CA 95051 for use with DEC LSI-11 and LSI-11/2 microcomputer systems. Interface, controller, and bootstrap circuitry are on a single dual-wide card, thus saving one Q-bus slot by eliminating DEC's REV-11 bootstrap card. Featuring increased reliability, the system is organized into three models: interface/formatter/controller card; Shugart diskette drives, operating in IBM 3740 format; and power supply.

Circle 412 on Inquiry Card

**Microcomputer System for Personal Computing Is Based on Z80 CPU**

The REX microcomputer system, intended for personal computing use, comes assembled with a 4-MHz Z80 CPU, 24k RAM, video output, system keyboard, microfloppy disc drive with double-sided recording (up to 75k bytes/diskette surface), cabinet, and 15-A power supply. An S-100 motherboard holds the CPU, up to 64k of RAM, video display interface, bootstrap and Monitor p/rom, and powerfail and vectored interrupt circuitry.

Space is available in the cabinet for a second microfloppy drive plus five slots for S-100 bus options. Realistic Controls Corp, 404 W 35th St, Davenport, IA 52806 is also offering peripheral and software options, such as Extended Disc BASIC and ANSI FORTRAN IV, for use with the system.

Circle 413 on Inquiry Card

**Microprocessor Receives Approval As Military Standard Device**

The 8080A microprocessor has been approved as a military standard device, meeting Military Spec MIL-M-38510D and Detail Spec MIL-M-38510/420. The approval, which consists of a listing of the microprocessor on the Qualified Products List (QPL) by the Defense Electronics Supply Center, will begin the use of microprocessors in military electronics systems and other high reliability applications. The listing allows Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051 and qualified second-sources to supply the microprocessor to military contractors as a military standard part.

Circle 414 on Inquiry Card

**Universal BASIC Compiler Operates With Four Microprocessors**

The universal basic compiler is a high level language that can be compiled to run on 8080, 8085, 6800, and Z80 microprocessors, without rewriting programs. All standard BASIC statements are included; assembly language instructions may be intermixed in the BASIC program.

A debugger has been included by Futuredata Computer Corp, 11205 S La Cienega Blvd, Los Angeles, CA 90045. Outputting an assembly language source code of the compiled program to an editor file is optional. Suited for developing programs for real-time process control and test equipment, the compilers run in systems with at least 32k bytes of memory and are available for any of the company's disc-based Microsystems (see Computer Design, Feb 1978, p 156).

Circle 415 on Inquiry Card

**Microprocessor System Functions in Control/Communication Situations**

The Microline-76 microprocessor control system (ML-76) is a programmable microprocessor adaptable to many data and telecommunications control functions. The modular unit, available in desktop or rack mounting configurations, can be programmed for specific applications; it performs protocol, code, and speed conversions.

U.TEC Corp, 871 Allwood Rd, Clifton, NJ 07012 has interconnected the CPU, memory units, 1/0 interface units, and 5- and ±12-Vdc power supply via a Unibus motherboard. A variety of standard and custom control panels and options can be accommodated.

The CPU implements the Fairchild F8 family, consisting of a microprocessor and several complementary chips tied together via an 8-bit, bidirectional data bus, timing, and control lines that interface to the memory and 1/0 units. Features include 8-bit organization, 2-μs instruction cycle time, and 64 general-purpose registers.

Static and dynamic memory interfaces and a floppy disc/controller summarize the memory units. Available plug-in communications interface hardware includes asynchronous 2-channel EIA or loop, full-duplex 1/0 interface ports; synchronous 1- or 2-channel 1/0, full- or half-duplex 1/0 interface ports; F1/F2 analog interface; and remote mass memory 1/0. Power requirements are 110 or 220 Vac, 50/60 Hz. A simplified diagnostic and plug-in maintenance program has been developed for the system.

Circle 416 on Inquiry Card

**32-Channel A-D/D-A Interface/Peripheral Fits Inside μComputer**

The ST-6800 series of data acquisition card boards has been added by Datel Systems, Inc, 1020 Turnpike St, Canton, MA 02021 to its line of A-D/D-A peripherals. It is built to...
Does 85% commonality make Centronics' line printer family the best? NO. Centronics 6000 series band printers have much more to offer than just high parts commonality; technical features like an operator-changeable print band with a choice of EBCDIC character sets and microprocessor control, for example. Four models — providing superior print quality and a range of print speeds — 75, 150, 300 and 600 lpm, plus design simplicity that provides exceptional reliability and makes the 6000 series a true family of low priced, fully formed character line printers.

And, as with Centronics' matrix printers and teleprinters, the 6000 series is backed by the largest worldwide service organization of any printer company, and Centronics' reputation for reliability.

Write or call for complete 6000 series information. Centronics Data Computer Corp., Hudson, NH 03051, Tel. (603) 883-0111.
slide directly inside of and is bus compatible with Motorola's M6800/EXORciscer microcomputers, saving the cost of an additional housing, power supply, and interface. It uses the 5-Vdc power from the computer bus and generates its own ±15 V for analog circuits using an onboard dc-dc converter.

Either 32 single-ended or 16 differential analog input channels are accepted and digitized to 12-bit binary data words. Speed of A-D conversion is 20 µs. Effective channel throughput rates of 30k samples/s may be achieved.

The master board also includes two D-A output channels with ±10 V and other voltage outputs. Additional expander boards with 48 A-D or eight D-A channels/board provide capacities up to 128 channels. Memory-mapped i/o architecture is used. Single-quantity price for board with 16 A-D channels is $419, including program and manual.

Circle 417 on Inquiry Card

Isolated Digital Output Boards for Intel µComputers Handle 10 W

Digital output systems, mechanically and electrically compatible with Intel's SBC 80 and Intellec MDS microcomputers, offer isolation to eliminate ground loop problems and to protect the CPU from real world transients and malfunctions. Burr-Brown, International Airport Industrial Fk, PO Box 11400, Tucson, AZ 85734 has placed the memory mapped MP801 (16-channel) and MP802 (32-channel) systems on a single PCB.

They provide all control and timing circuitry.

Channels are implemented by dry reed relays protected by metal-oxide varistors and can handle up to 10 W. With a life of 10⁶ operations, relays provide low on-impedance, high output current, and isolate output channels from the computer bus (to 600 Vdc) and from channel-to-channel (300 Vdc).

Circle 418 on Inquiry Card
You tell us what your data collection requirements are. We’ve added more data collection building blocks to satisfy them.

EPIC DATA's Model 1647 data collection terminals and Model 1648 system control units (SCUs), let you configure exactly the data collection system you need. These "building blocks," based on microprocessor architecture and modularity, provide you with simple, practical and flexible terminals or systems for virtually any combination of requirements you may have.

simple. Building blocks can be combined to enable collection of information from a wide variety of pre-prepared and variable data with resulting improved efficiency and reduced errors. No computer knowledge is required for operation. Terminals can be programmed to: provide customized input, output and processing of data; prompt the user through entry steps and validating of data; and enable off-line or on-line operation.

EPIC DATA terminals are rugged, compact and lightweight. They can be wall-mounted or placed on a desk and are easily exchanged during maintenance.

practical. Environmental tests conducted in conformance with MIL-STD-810 plus in-depth, on-site testing assure reliable operation over a broad spectrum of hostile, industrial environments. Simple design and rigorous testing have resulted in an impressive MTBF.

flexible. EPIC DATA terminals can optically read punched badges and 60-column ANSI cards. User-defined keys are available for inputting variable data. Key entry data or time of day is displayed and LEDs are available for prompting.

Terminals can be configured to scan bar codes and magnetic stripes or accommodate other peripherals through RS232 ports. Display options include additional numeric displays, up to 15 LEDs for prompting and a 32-character alpha/numeric display. Serial asynchronous or synchronous communications ports with either RS232 or line driver I/O and a low speed modem may be added. Parallel communications ports are also available. Both PROM and RAM memories are expandable.

Newest Building Block: More to Come in Next Few Months

A self-contained cassette tape recorder providing up to 2.88 megabits of storage for transaction logging or store-and-forward applications is now available. The modular reel-drive tape recorder, like the rest of the building blocks, features high reliability and ease of maintenance. There is no pinch-roller or capstan to wear tape; only the head touches the tape.

SCUs. Model 1648 SCUs can be configured to poll up to 100 terminals, assemble transactions, format data, append time and date, and store or forward collected data to the host.

Tell us what your data collection requirements are. We'll supply the parts. Contact your EPIC DATA representative today or write:

**epic data**

In U.S.A.: 6350 LBJ Freeway/Dallas, TX 75240
Phone (214) 387-3121/1WXB 910-860-5676

In Canada: 7280 River Rd., Richmond, B.C. Canada
Phone (604) 273-9146/Telex 04-355701

U.S. Sales Offices: 6350 LBJ Freeway, Suite 282, Dallas, TX 75240, (214) 380-3121 • 17 Amherst Court, Bayshore, NY 11706, (516) 666-0797 • 3415 Hickory Trail, Downers Grove, IL 60515, (312) 968-8620 • 1724 South Heather Hill Rd., Hacienda Heights, CA 91745, (213) 966-2986

Representatives: ARIZONA BFA Corporation (602) 994-5400 • CALIFORNIA Moxon Electronics (714) 635-7600 • FLORIDA COLINS-IO (305) 423-7615 • ILLINOIS Systems Marketing Corp. (312) 593-8220 • KANSAS/MISSOURI Digital Systems Sales (816) 765-3337 • MASSACHUSETTS J&A Associates (617) 729-5770 • MICHIGAN/OHIO WKM Associates, Inc. (313) 588-2300, (216) 267-0445 • NEW YORK Cane Technical Sales (914) 698-4411 • NEW YORK Ossmann Instruments (315) 437-6666 • PENNSYLVANIA WKM Associates (412) 892-2955 • TEXAS DMA (713) 780-2511 • WASHINGTON DPM Associates (206) 453-9082 • UNITED KINGDOM Sintrom Elinor Ltd. Reading (0734) 85464

CIRCLE 70 ON INQUIRY CARD
Low Power Dynamic Memory Incorporates Refresh Circuitry

The SynchroFresh™ refreshing system for 8k memories uses half the power of static boards at lower cost. The system does not interrupt normal CPU operations or timing; instead, it utilizes the natural timing of the S-100 bus, monitoring the microprocessor's machine states and using T4 states for refresh. Thinker Toy, 1201 10th St, Berkeley, CA 94710 is offering an assembled and tested dynamic memory equipped with the refresh design, Econara III 8k x 8, for $149.
Circle 419 on Inquiry Card

System Throughput Is Increased With Addition of µComputer

The PCS 1880 microcomputer module incorporates both the 4-MHz Z80 and 4-MHz AMD9511 on one board to increase system throughput up to 60%. Process Computer Systems, Inc, 750 N Maple Rd, Saline, MI 48176 has developed the system to be fully compatible with its SuperPac 180 product line. Base configuration provides the Z80 CPU, 1k of RAM, sockets for 3k/6k bytes of EPROM, optically isolated tri-function serial port, switch selectable baud rates from 50 to 9600 baud, five internal vectored priority interrupts, and real-time clock.
Circle 420 on Inquiry Card

General-Purpose Board Provides Required I/Os for µComputer System

An S-100 compatible general-purpose I/O board containing most of the circuitry required for a complete microcomputer, has been announced by Infinite Inc, 1924 Waverly Pl, Melbourne, FL 32901. The MFIO-1 board, available in three versions, features memory or I/O mapped parallel input port for keyboard, memory or I/O mapped serial I/O port with crystal-controlled switch-selectable baud rates of 50 to 19.2k, and jumper selectable RS-232 or 20-mA current loop. The board also has two std 2708 type EPROM sockets and 128 bytes of RAM, allowing up to 2048 bytes of permanent program storage for system bootstrap, monitor, and utility routines. Circle 421 on Inquiry Card

New Fixed Head Digital Thermal Printer Mechanisms

Gulton's fixed head approach to thermal printing takes advantage of the quietness and reliability of solid state switching. COMPARE: one moving part—the paper drive, independence from ink supplies and ribbon mechanisms, high character quality and/or full graphics capability versus any other printing technique such as printing head, print solenoids or wire matrix.
- Model GAP-101M. For simultaneous analog, alphanumeric (10 columns, 7x9) and grid pattern printing. Single row of 101 dual dot printing elements. 100 million pulses MTBF, up to 30 dot lines/sec.
- Model AP-20M alphanumeric dot matrix printer. 20 columns of 5x7 characters at up to 2.5 lines/sec.
- Model NP-7M has 7 columns of exceptional character quality in 7 segment numeric printout at up to 4 lines/sec. Model ANP-9M has two additional dot matrix I/D. columns. Up to 2.5 lines/sec.
Gulton also manufactures complete printers with interface and drive electronics, as well as custom thermal printheads.

Gulfon®

Measurement & Control Systems Division
Gulton Industries Inc., East Greenwich, Rhode Island 02818
401-854-6000 • TWX 710-387-1300

Prototyping, Extender Boards Speed Up µComputer Development

A double-sided plated-through prototyping board and extender board for the PCM-12 microcomputer system (see Computer Design, May 76, p 210) are both designed to speed development of custom modules. Produced by Pacific Cyber/Metrix, Inc, 3120 Crow Canyon Rd, San Ramon, CA 94583, the 12090 proto-
Circle 422

be offered initially as a hardware
for a given module out beyond the
comes easier to work on, with no
typing board, which plugs into the
backplane bus, accommodates up to
40 14- or 16-pin DIPs, and up to four
40-pin DIPs. It handles wirewrap or
solder-tail IC sockets. The 12190 ex-
tender board enables the user to
physically extend the bus connections
backplane bus, accommodates up to
solder-tail IC sockets. The 12190 ex-
tender board enables the user to
extension speed, self-diagnostic capability,
and ability to detect and disable a
failing unit without affecting other
Series/1 functions. Microprogram-
mimg is possible from the host Series/

Microprocessor Card
Will Offer Hardware Assistance for Programs

Packaged on a single card to plug
into an IBM Series/1 backplane as
an I/O attachment, this micropro-
grammable card contains a micro-
processor and loadable control stor-
age. Under development by Advanced
Software Products, Inc, PO Box 992,
Arlington, VA 22216, the unit will
be offered initially as a hardware assist for Series/1 COBOL programs.
Performance will be transparent to
the user.
Features include increased execution
speed, self-diagnostic capability,
and ability to detect and disable a
failing unit without affecting other
Series/1 functions. Microprogramming
is possible from the host Series/1;
user-developed microprograms can
be loaded from the host without af-
fecting concurrently executing units.
Delivery of the card for IBM's CPS
system is expected to begin during
the fourth quarter of 1978, and for
the RTPS system during the first quar-
ter of 1979.

Circle 423 on Inquiry Card

Application Software Enables Coding and
Graphing of Data

A histogram program requiring less
than 4k bytes has been announced
by Sunset Technologies, 210A E
Ortega St, Santa Barbara, CA 93103.
Developed on a Poly-88 microcom-
cputer and video board with a 4.0
monitor, the 8080 machine language
program on cassette tape may be
adapted to other systems by utilizing
the included source code. A bar or
point graph is automatically drawn
from data entered by keyboard. Fea-
tures include scaling of the Y axis,
alphabetic characters, tape stor-
age of data, and up to 109 data points
on the X axis.
Circle 424 on Inquiry Card

Floppy Disc Controller
For 80/10 Computer Has
IBM Compatible Format

The 10043 controller is a micro-
processor-based disc control card
that accepts commands from an 80/
10 cruiser (host computer) via the
80/10 backplane. Its IBM compatible
format includes 3328 bytes of data/
track with a total of 77 tracks. The
card can control up to four disc
drives and is equipped to perform
internal CRC checks, self-tests, and
status and error reporting. Manufac-
tured by GSI Systems, 223 Crescent
St, Waltham, MA 02154, the unit
independently executes commands
and reports their completion to the
host computer.

Circle 425 on Inquiry Card

Need a DEC Floppy System?

MF-11

The MicroFloppy-1 is Your PDP-11V03...
in Half the Space... and at Half the Price.

Functionally identical to the PDP-11V03, and using only
10 1/2" rack space, the MF-11 houses the Shugart dual
floppy system, the backplane for the LSI-11 with
associated peripherals, and all needed power... at
considerable dollar savings.

• Compact Version of PDP-11V03
• Totally Software Compatible with
RT-11 • Fortran • Basic
• Bootstrap Loader
• 3740 Format
• H9270 Backplane
• Self-test Routine

UNIT PRICE
$4290.00

with LSI-11

For more details and pricing, contact:
CRDS
Marketing Department
Tel. (617) 890-1700
CIRCLE 72 ON INQUIRY CARD
Data conversion is one of the most rapidly advancing electronic technologies today, in terms of both price and performance. This development is spurred by an even more rapidly expanding market for a wide variety of digital products such as microprocessors, digital voltmeters, and digital process control systems. The key to reducing the cost of data conversion devices is the development of monolithic (single chip) circuits. This month's column will focus on digital-to-analog converters; next month, analog-to-digital devices will be reviewed.

First, some of the key parameters to consider when selecting a converter will be pointed out. Next, a reasonably complete status report of monolithic converters will be covered. Finally, some critical problems which remain to be solved in the quest for better performance will be reviewed, and some important recent developments will be highlighted.
You can't judge this Diablo terminal by its cover.

Subscript and superscript printing
Standard and advanced graphics/plotting capability
Extensive forms control
45 cps high-quality, full-character printer
RS-232, ASCII, Bell 103, 113, 212 compatible
APL application
96-character daisy wheel printing
Programmed bi-directional printing and paper control
Two-color cartridge ribbon
High data transmission rates (150, 300, 600, 1,200)
Enhanced margin controls
Here-Is, Answer Back
Variable character spacing to 1/120 inch
IBM 2741 compatibility
Multiple-type fonts
Parity error checking/generating

The new Diablo 1641 is what you make it. Because you choose the exact combination of features to fit your particular needs. To find out more, call Colleen Curatolo at (408) 733-2300, or write her at 545 Oakmead Parkway, Sunnyvale, CA 94082.
When you get a Diablo terminal you also get Xerox quality, reliability, and availability. So you see, there's a lot more to the 1641 than meets the eye.

Diablo Systems

Diablo and XEROX® are trademarks of XEROX CORPORATION.

CIRCLE 73 ON INQUIRY CARD
A block diagram (Fig 1) shows the basic configuration of a digital-to-analog (D-A) converter. A digital interface converts logic input levels to the control levels of a set of switches (many D-A converters can accept alternate input levels, including both TTL and CMOS.) The switches in turn control the flow of current in a resistor ladder network which provides a set of binary weighted currents. The ladder network itself is referenced to a stable precision voltage source. As the binary weighted currents flow through each of the ladder steps, they are summed to provide an output current which is proportional to the digital input value.

For some applications, the output current is then supplied to an operational amplifier which converts the current level to an output voltage. A more detailed description of the D-A conversion process can be found in handbooks that are available from Analog Devices, Datel, and other data conversion equipment manufacturers.

Key elements of the D-A converter (DAC) can thus be broken into three components: (1) the digital interface/switch/ladder network, (2) the precision voltage reference, and (3) an optional operational amplifier to provide voltage output. Many of the monolithic DACS that are available today contain only the first of these elements. Others have both the ladder network and precision voltage reference. A few also include the operational amplifier, and provide a voltage output. In most high speed applications, a current output DAC is used, since the current-to-voltage conversion causes a significant loss of speed. It should be noted, however, that the drive capability in the current mode is extremely limited.

### Hybrid and Discrete Converters

The alternative to monolithic DACS is to use a converter built with either hybrid or discrete technology. Hybrid converters typically fall in a range between the extremely high performance discrete and the lower performance monolithic converters, and cost between $40 and $200. They offer faster speeds and more input bits than are obtainable with present monolithic technology. Furthermore, most hybrids incorporate the voltage reference and operational amplifier within a hermetically sealed package, and many are packaged in IC DIPS. Discrete technology converters are typically 10 to 100

---

### Performance Parameters of Some Monolithic D-A Converters

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Model Family No.</th>
<th>Bits</th>
<th>Voltage Mode</th>
<th>Current Mode</th>
<th>Settling Time (typ ns)</th>
<th>Multiplying</th>
<th>Internal Reference</th>
<th>Linearity %</th>
<th>Monotonicity (Bits)</th>
<th>Accuracy (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Motorola</td>
<td>1406L</td>
<td>6</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>NS*</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-01</td>
<td>6</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>NS*</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 559</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>300</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Burr-Brown</td>
<td>DAC-IC8</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>300</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Datel</td>
<td>DAC-08</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>85</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Motorola</td>
<td>MC1408L</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>300</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>SSS1408</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>250</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-08</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>85</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Signetics</td>
<td>1408-8</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>300</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Signetics</td>
<td>5005/8/9</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>85</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Signetics</td>
<td>5018</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>2000</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 7530</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 561</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>250</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 7522</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Datel</td>
<td>DAC-IC10</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>250</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Motorola</td>
<td>MC3410</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>250</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-03</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-04</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-02</td>
<td>10</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 7531</td>
<td>12</td>
<td>Y</td>
<td>Y</td>
<td>500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Harris</td>
<td>MI 562</td>
<td>12</td>
<td>Y</td>
<td>Y</td>
<td>200</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>DA 1200</td>
<td>12</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>SSS 562</td>
<td>12</td>
<td>Y</td>
<td>Y</td>
<td>1500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>AD 562</td>
<td>12</td>
<td>Y</td>
<td>Y</td>
<td>3500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>DAC-76</td>
<td>8</td>
<td>Y</td>
<td>Y</td>
<td>500</td>
<td>Y</td>
<td>±0.05, ±0.2**</td>
<td>8, 9, 10</td>
<td>±0.05, ±0.2</td>
<td></td>
</tr>
</tbody>
</table>

*Not specified

**Values are minimum, maximum for several models
times more expensive than monolithic converters, and are thus restricted to high performance applications requiring many input bits (eg, 16) coupled with extremely high speed.

**Monolithic Converters**

Cost is the principal advantage of the monolithic converter. Monolithic converters in the $8 to $20 price range are common, even in single quantities. Furthermore, monolithic converters with as much as 12-bit resolution are currently available, and will increasingly cut into the hybrid market. As an example of today's technologies, consider that monolithic conversion time for eight bits is 85 ns, and for 10 bits the conversion requires 250 ns. Compare this with 8- and 10-bit hybrid conversion times of 25 ns. While this large difference in speed certainly may be critical in utilizing DACs to build very high speed systems, for typical microprocessor, digital voltmeter, or digital process control applications, the speed of currently available monolithic converters is already more than sufficient.

Most of the monolithic digital-to-analog converters currently available are summarized in the Table, together with the most important performance parameters describing each device. The table is organized in ascending order by the resolution (number of bits) of the converter; each resolution length is further divided into voltage and current modes (for most devices). The presence or absence of an internal precision voltage reference and/or voltage mode output operational amplifier is also indicated. The inexperienced reader, however, should be wary of the importance of seemingly innocuous parameters. For example, note that several of the 10- and 12-bit resolution devices actually have only 8- to 10-bit monotonicity. Since a DAC has a continuously increasing output for a continuously increasing input only if the monotonicity of the device is equal to or greater than the resolution, the devices are actually monotonic only to the resolution specified by the monotonicity.

**Critical Parameters**

The parameter "tempco" indicates the gain temperature coefficient of the converter. This parameter specifies the change in full scale voltage output per change in ambient temperature, and is usually specified in

```
<table>
<thead>
<tr>
<th>Gain Tempo (ppm/°C)</th>
<th>Unipolar Output Range</th>
<th>Bipolar Output Range</th>
<th>Output Voltage Compliance</th>
<th>Input Voltage Code(s)</th>
<th>Input Levels</th>
<th>Supply Voltages (typ at max Vcc)</th>
<th>Power Dissipation (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>80</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.4</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>240</td>
<td>20</td>
</tr>
<tr>
<td>160</td>
<td>10 V ±5, ±10 V</td>
<td>—</td>
<td>Comp(Offset)Bin</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>250</td>
<td>290</td>
</tr>
<tr>
<td>20</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>320</td>
<td>40</td>
</tr>
<tr>
<td>20</td>
<td>2 mA ±1 mA</td>
<td>±2 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>390 (max)</td>
<td>180</td>
</tr>
<tr>
<td>10</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>160</td>
<td>160</td>
</tr>
<tr>
<td>20</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>135</td>
<td>190</td>
</tr>
<tr>
<td>50</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>175</td>
<td>175</td>
</tr>
<tr>
<td>10</td>
<td>2 mA ±1 mA</td>
<td>±1 mA ±0.5</td>
<td>2's Comp</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>60</td>
<td>16 V ±8 V</td>
<td>±7 V</td>
<td>Binary</td>
<td>Y Y Y</td>
<td>±5; 5 to 15</td>
<td>300 (max)</td>
<td>300 (max)</td>
</tr>
<tr>
<td>10</td>
<td>2 mA ±1 mA</td>
<td>±8 V</td>
<td>Binary</td>
<td>Y Y Y</td>
<td>±5; 5 to 15</td>
<td>18</td>
<td>18</td>
</tr>
<tr>
<td>30</td>
<td>2 mA ±1 mA</td>
<td>±8 V</td>
<td>Binary</td>
<td>Y Y Y</td>
<td>±5; 5 to 15</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>10</td>
<td>1 mA ±0.5 mA</td>
<td>±2 mA ±0.2</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>40</td>
<td>40</td>
</tr>
<tr>
<td>20</td>
<td>4 mA ±2 mA</td>
<td>±2 mA ±0.2</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>185</td>
<td>185</td>
</tr>
<tr>
<td>90</td>
<td>— ±8 V</td>
<td>—</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>225</td>
<td>225</td>
</tr>
<tr>
<td>60</td>
<td>— ±10 V</td>
<td>—</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>225</td>
<td>225</td>
</tr>
<tr>
<td>10</td>
<td>2 mA ±1 mA</td>
<td>±10 V</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>225</td>
<td>225</td>
</tr>
<tr>
<td>20</td>
<td>5 mA ±1 mA</td>
<td>±2.5 mA</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>600</td>
<td>600</td>
</tr>
<tr>
<td>10 V; 2 mA</td>
<td>±10 V ±2.5 V</td>
<td>±2.5 V</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>375</td>
<td>375</td>
</tr>
<tr>
<td>3</td>
<td>2 mA ±1 mA</td>
<td>±1.5, 10</td>
<td>Binary</td>
<td>Y Y</td>
<td>±5; 5 to 15</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>3</td>
<td>NS NS</td>
<td>±5, 10</td>
<td>Binary</td>
<td>Y Y Y</td>
<td>±5; 5 to 15</td>
<td>114</td>
<td>114</td>
</tr>
</tbody>
</table>

(Continued on p 156)
Performance Parameters of Some Monolithic D-A Converters, continued

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Mil Temp Model Available</th>
<th>Number of Pins</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Motorola</td>
<td>Y</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>Analog Devices</td>
<td>Y</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Burr-Brown</td>
<td>Y</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Datel</td>
<td>Y</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Motorola</td>
<td>Y</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>16</td>
<td>High speed</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>16</td>
<td>High speed</td>
</tr>
<tr>
<td>Signetics</td>
<td>Y</td>
<td>16</td>
<td>High speed</td>
</tr>
<tr>
<td>Signetics</td>
<td>Y</td>
<td>16</td>
<td>High speed</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>—</td>
<td>16</td>
<td>Single supply, low power (8-, 9-, 10-bit accuracy models)</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>Y</td>
<td>16</td>
<td>High accuracy (½ LSB), high speed</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>—</td>
<td>28</td>
<td>Microprocessor compatible input buffer</td>
</tr>
<tr>
<td>Datel</td>
<td>—</td>
<td>16</td>
<td>Like MC 3410</td>
</tr>
<tr>
<td>Motorola</td>
<td>Y</td>
<td>16</td>
<td>Higher resolution</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>—</td>
<td>18</td>
<td>8-, 9-, 10-bit accuracy models available; V output</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>18</td>
<td>7- to 10-bit accuracy models available; V output</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>18</td>
<td>7- to 10-bit sign accuracy</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>—</td>
<td>18</td>
<td>Only 10-bit max linearity</td>
</tr>
<tr>
<td>Harris</td>
<td>—</td>
<td>24</td>
<td>¼ LSB accuracy; low tempco; fast</td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>Y</td>
<td>24</td>
<td>½ LSB accuracy; both voltage and current out; internal reference</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>24</td>
<td>¼ LSB accuracy; low tempco</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>Y</td>
<td>24</td>
<td>½ LSB accuracy</td>
</tr>
<tr>
<td>Precision Monolithics</td>
<td>Y</td>
<td>18</td>
<td>Comping Bell μ255 law, logarithmic, may be input level selected by VCE (threshold control)</td>
</tr>
</tbody>
</table>

Parts per million per degree centigrade (ppm/°C). Note from the table that this parameter varies from device to device from 10 to nearly 100 ppm. While 100 ppm sounds extremely small, this is equivalent to a change of 0.01%/°C or 0.1%/10°C. If the ambient temperature varied by 10 degrees, the full-scale voltage of a 10-bit converter would be erroneous by 1 ppm. Even worse, if the ambient voltage varied over the full commercial range of 0 to 70°C, a 100 ppm/°C tempco would cause a 0.7% full-scale voltage change. This is equivalent to an error of one bit out of seven, effectively reducing the full-scale accuracy of an otherwise 12-bit converter to seven bits.

Still another critical parameter for many designs is output compliance—the voltage range over which the current output of a current mode converter is accurate. This varies widely and can markedly affect the circuitry surrounding the converter. Finally, the input coding which the converter accepts as well as the input digital voltage thresholds with which it can interface are important, since the wrong code or wrong interface technology may require additional interfacing circuits between the original digital circuit and the converter. When all of these considerations are accounted for, it is not at all uncommon to spend a great deal more than the purchase price of a 10-bit converter for input interfacing, output amplification, external voltage references, and temperature compensation.

Specsmanship

Designers should also be keenly aware that the fine art of "specsmanship" is widely applied in the converter industry. For example, most manufacturers specify the "typical" settling time for a converter, rather than the maximum settling time. In general the maximum is twice the typical time. Furthermore, many manufacturers specify minimum and maximum parameter values only at T = 25°C, rather than giving minimum and maximum values over the full specified temperature range. Similarly, most specs are generated with the supply voltage close to the maximum allowable, rather than over the full range of supply voltages.

Glitches

Even more difficult is the problem of parameters which are seldom specified—in particular, the magnitude of glitches. Glitches in the converter's analog output are the result of different switching times for each of the switches in the resistor network. Fig 2 shows a typical problem; an intermediate glitch state occurs at the transition from 127/256 of full-scale voltage to one-half of full-scale voltage. For a short moment a full-scale output spike may be present. Fig 3 shows a very typical situation of voltage spikes occurring at various points during the conversion, primarily at the bit transitions where the most significant bits turn on and all
lower bits turn off. The magnitude of these glitches varies widely from model to model, both in amplitude and duration, but the extent of the glitch is rarely specified in data sheets. These glitches are especially problematic when utilizing high speed DACs in a bipolar state. In this case, the maximum glitch occurs at the very smallest absolute voltages, when the transition from negative voltage to positive voltage is encountered.

The information above should help the reader interpret the specifications given in the Table. However, please note that the specifications were obtained from manufacturers’ data sheets. Also note that the settling times stated are “typical” and that the power dissipation given is the “typical” power dissipation at the maximum supply voltage. Even so, the reader should not be dismayed by these specification problems, as they are by no means unique to monolithic DACs. Identical problems exist with both hybrid and discrete converters. Furthermore, for many of these performance parameters, monolithic converters surpass their hybrid or discrete technology counterparts. For example, temperature coefficients are extremely low for monolithic devices.

**Recent Developments**

One of the principal areas where converter manufacturers have concentrated research and development efforts, in their attempts to further reduce cost and improve performance, is the development of improved techniques for implementing precision resistors. At present, a number of techniques are utilized in implementing the resistor networks. Some manufacturers utilize untrimmed diffused resistors in their lower precision models. For higher precision, diffused resistors are utilized, but these are laser trimmed by cutting reverse-bias diode links between individual resistor segments. Another technology utilizes avalanche-induced migration (AIM) technology to “grow” links between diffused resistor segments. These techniques permit relatively quick trimming of the resistors in discrete steps. The number of steps, of course, limits the accuracy of the resistance. More accuracy can typically be obtained by utilizing nichrome resistors deposited on silicon. These resistors are then trimmed in size by a laser, permitting continuous variation of the resistance. All of these processes, however, are relatively time-consuming and capital intensive, and are, therefore, an impediment to continued cost/performance improvement at the present time.

A number of the devices listed in the table are worthy of special mention, as they represent important developments in D-A technology. The 12-bit Harris HI-562 converter has 200-ns settling time and ±0.25% LSB accuracy, which represent a significant improvement in monolithic 12-bit converter performance. The National Semiconductor DA1200 is also an important development. This monolithic device incorporates not only resistor and switching networks but also a precision
voltage reference and operational amplifier, providing voltage mode as well as current mode output. Other manufacturers plan to introduce similar devices.

Another important development in monolithic converter technology is the introduction of microprocessor-compatible devices, such as Analog Devices' 10-bit AD-7522 and Signetics' 8-bit 5018. These devices incorporate a latch to hold the input data, allowing them to be attached directly to the data bus of a microprocessor. When the microprocessor performs an output instruction, data are placed on the bus and an i/o write control pulse is generated on one of the control lines. This pulse is used by the converter to strobe the data into the converter's input latch. These devices, attached directly to a microprocessor output port, need no intervening microcomputer output port to serve the data latch function. Such output ports would be required to interface most other DACs to a microcomputer system (although the cost of an LSI 8-bit i/o port, such as those provided on Intel's 8255, or Motorola's 6820, is only about $2.00). The 10-bit AD-7522 has the additional capability to interface to the microprocessor through a single 8-bit port. An 8-bit microprocessor would then output the 10-bit digital value to the converter in two successive output operations. The -7522 has the capacity to shift the data into the proper bit positions. A detailed description of interfacing this device to an 8-bit microcomputer was presented in the "Microprocessor/Computer Data Stack" column, Computer Design, June 1977, pp 203-205.

Precision Monolithics' DAC-76 companding converter is still another recent development in converter technology. This device provides an analog output that is (approximately) exponentially related to the digital input according to the Bell $\mu_{255}$ standard for compression/expansion. The eight bits which go into this converter are not a straight binary code. Instead they are interpreted, as shown in Fig 4. The most significant bit defines the sign of the output. The next three bits define one of eight linear voltage segments, and the four least significant bits define a specific voltage point along the specified segment. These eight segments approximate in a piecewise-linear fashion an exponential function. The purpose of this encoding is to obtain an output error which is approximately a constant percentage of the dynamic range of the input signal. Large input values have proportionately large changes from one analog output voltage to the next, while small digital inputs create very small analog changes from one output value to the next. This contrasts with a linear code where the change from one analog output value to the next is a fixed quantum amount regardless of whether the actual value is small or large. The effect of this technique is to provide 8-bit converter resolution over a 12-bit dynamic range. These companding digital-to-analog converters are extremely useful in digital speech communications.

Two chips which have not been discussed in this article are important because they are 5-V devices. They are the Ferranti ZN425E and the Datel ADC-MC8, and have not been included because they incorporate more than just a D-A circuit. They also include a counter and control logic that makes them ideal for use in inexpensive analog-to-digital (A-D) converters. These devices, more complete monolithic A-D converters, and a complete monolithic 16-channel data acquisition system, the National Semiconductor ADC-0816, will be covered in next month's column.

---

**Only one thing beats our Super-Mini Impact Printer…**

Why stop with the data/text versatility of our 120 cps, 20-column multiple-copy mini. It works even harder as a complete system. Teamed with its own microprocessor interface and power supply, there's virtually nothing our DMPT-3 can't handle — from telemetry to process control, from unattended system recording to providing hard-copy data terminal output, even in POS and inventory control. Mated with any ASCII system, it takes either parallel or serial input at speeds up to 16 KHz or 1200 bps.

Alone or as a system, of course, the industry's smallest alphanumeric impact printer lets you economize with ordinary adding machine roll paper.

**The Whole System**

With both full alphanumeric and enhanced characters, our little workhorse calls attention to emergency conditions. And with its 75,000-line life, ink cartridge that's replaceable in seconds, you know you're set for a good, long time.

For more details, call or write today.

**System $452** (Printer, $192; Controller, $150; Power Supply, $110); $330 complete in 100's.

---

**PRACTICAL AUTOMATION, INC.**

Trap Falls Road, Shelton, Conn. 06484
Tel.: (203) 929-5381
Let us discuss with you how our B550 can solve your problems.

Its programmability allows you to customize the B550 to solve your needs.


BEEHIVE INTERNATIONAL

USA: 4910 Amelia Earhart Drive  •  Box 25659  •  Salt Lake City, Utah 84125  •  Phone (801) 355-6000  •  TWX 910-925-5271
EUROPE: Schiphol Airport  •  Building 70 Schiphol East  •  Amsterdam, The Netherlands  •  Phone 020-451522  •  Telex 13264

CIRCLE 75 ON INQUIRY CARD

159
**Single Chip Monolithic DAC Combines High Speed and 12-Bit Accuracy**

Digital-to-analog converter performance previously available only in large and more expensive hybrid and modular devices is now available in monolithic form. Harris Corp's Semiconductor Products Div., PO Box 883, Melbourne, FL 32901 says that the HI-562 is the first 12-bit monolithic DAC to offer current output settling to ±1.5 LSB in 200 ns typ (400 ns max). In addition, worst-case absolute error over the full military temperature range is only ±1.5 LSB for unipolar mode operation (±2 LSB for bipolar), which the manufacturer claims makes this device one of the most accurate 12-bit DACs available in any form.

The fast settling speed has been achieved by using the company's high frequency bipolar dielectric isolation circuitry to reduce internal parasitics for fast rise and fall times during switching. Output glitches are minimized and drift is held to a low figure (±3 ppm of FSR/°C max) by including equally weighted current sources which are switched into an R-2R ladder network. The result is symmetrical on/off switching times and very uniform and constant thermal distribution within the chip.

Thermal transients during switching are completely eliminated.

Large area, low ohms/square nichrome resistors permit precise laser trimming to an initial accuracy of ±2 LSB nonlinearity with a guaranteed maximum of ±3 LSB, as well as guaranteed monotonicity, over the full operating temperature range. Optional gain adjustment is accomplished by adding an external potentiometer between an external reference voltage and the reference input (pin 5 of pinout diagram) for unipolar operation. For bipolar operation an additional potentiometer for offset adjustment is connected between the reference and bipolar offset R input (pin 7).

In addition to an external reference, the HI-562 requires a positive 4.75- to 12-V logic supply and a -15-V supply for operation. Digital inputs are TTL/DTL/CMOS compatible. For TTL, a 5- to 15-V supply is connected to V+ (pin 1). For higher voltage logic levels, pins 1 and 2 are tied together to the logic supply.

This DAC is pin-compatible with the Analog Devices model AD-562 hybrid except that it does not require external resistor-capacitor compensation components connected to the control amp summing junction (pin 4 of pinout diagram) for faster settling (3.5 to 1.5 μs); high frequency compensation is included internally for optimum high speed settling. Therefore pin 4 is not connected.

Three internal spanning resistors are provided for high accuracy current-to-voltage conversion with an external op amp for voltage output applications. By connecting these resistors in various combinations, output voltage range of ±10, ±5, ±2.5, 0 to 5, and 0 to 10 V can be selected when a 10-V reference is used. Output current capability of 5 mA assures that speed will not be degraded by the effects of stray capacitance loading.

Devices are specified for three operating temperature ranges: the -5 for 0 to 75°C, the -4 for -25 to 85°C, and the -2 and -8 for -55 to 125°C. All are packaged in hermetically sealed 24-pin DIPs. The -8 is processed to MIL-STD-883A Class B screening.

Circle 350 on Inquiry Card
Introducing the King of the Static RAM Family

We brought you the first 4K static RAM — and delivered it a year and a half ahead of anyone else. We were the first to put it and its many descendents into volume production.

Now we'd like you to meet the new King of the Static RAMs . . . the 1K x 8, 300 nsec SEMI 8108. Look at his credentials!

A 1K Byte memory system in a single package.
300 nsec access time. The speed you'll need for microprocessor systems.

Low operating power — just 33 \( \mu \)W per bit. (7\( \mu \)W per bit standby.)

Packaged in industry standard 22-pin DIP, for a 30% saving in board space over 18-pin 4K devices.

The new King will soon mount his throne to lead you to new design conquests.

Call or write us for advance technical information.

EMI SEMI, INC.

A subsidiary of Electronic Memories & Magnetics Corp., 3883 N. 28th Ave., Phoenix, Arizona 85107 (602) 263-0202


CIRCLE 76 ON INQUIRY CARD

161
Addressable Peripheral Drivers Simplify Circuitry In µProcessor Systems

NE 590 and NE 591 are high current latched drivers with eight Darlington power outputs, each capable of 250-mA load current. Similar in function to the 9334 address decoder, the ICs provide a simple replacement for the complicated circuitry, discrete transistors, and Darlington required to trigger relays, lamps, LED displays, and stepper motors in microprocessor-based systems.

Developed by Signetics, 811 E Arques Ave, Sunnyvale, CA 94086, the NE 590 has eight open-collector Darlington outputs which sink current to ground. It operates in either addressable or demultiplex mode. Packed in a 16-pin molded or Cerdip package it is pin compatible with the 9334. Eight open-emitter Darlington outputs in the 591 source current to an external load from a common collector line, which may or may not be the same as the 5-V supply. It is packaged in an 18-pin molded or Cerdip package.

Both components feature low-loading, bus compatible inputs and allow random (addressed) data entry. A power-on clear feature ensures safe operation. Outputs are turned on or off by loading a logic high or low, respectively, into the device data input. Required output is defined by a 3-bit address. The device is enabled by a CE input line which also serves the function of further address decoding. A common clear input, CLR turns all outputs off when a logic low is applied.

Absolute maximum ratings include ambient temperature range of 0 to 70°C. At 25°C, power dissipation is 1 W and input voltage range is -0.5 to 15 V. Output current for each output is 250 mA and for all outputs is 1 A. DC electrical characteristics include 20-V min input high voltage and 0.8-V max input low voltage. Max input currents range from -60 to 10 µA.

Circle 351 on Inquiry Card

3-Digit ADC Needs Only 10 Components to Form Complete DPM

A 3-digit IL LSI circuit, the AD2020 requires only 10 components to form a complete digital panel meter. With an internal reference accurate to 50 ppm, the device serves as an alternative where low cost, simplicity, and reliability are more important than an extra 3-digit of resolution.

The chip includes input amplifier, comparator band-gap reference, counters, clock, control logic, multiplexer, and drivers needed to implement a dual-slope conversion DPM. Only a capacitor, three transistors, one decoder/driver, two potentiometers, and the three displays are needed.

Inputs from -99 to 999 mV are measured with an accuracy of 0.1% of reading ±1 digit. Balanced differential input rejects common mode voltages up to 200 mVdc, enough to eliminate most ground loop problems. Polarity detection is automatic, and plus and minus overload conditions are indicated through BCD coding. Zero shift is ±0.5 mV over the full operating temperature range, resulting in the same performance as a chip with auto-zero. Although the chip has an internal reference, it consumes only 50 mW of power and operates from a single 5-V supply.

Applications include use with LED or LCD displays where the chip performs all analog-to-digital conversion internally, feeding character serial data to the display driver. The hold input may be used as a pseudotrigger provided the trigger pulse is ≥5 ms; a conversion may be initiated only when all three digit lines are high and the hold line is low. As an A-D converter, digit select lines are used to strobe BCD data into latches. Hold, normal, and high speed conversion rates are controlled via voltage levels applied to the hold pin.

Packaged in a standard size 18-pin DIP, the chip is available in two ver-
First, we brought you AOS, the most intelligent multiprogramming operating system to be found on a small computer. Now we bring you the fastest, largest and most efficient version of PL/I ever implemented on a minicomputer. And that's not just talk. It's available now on all multiprogramming Data General ECLIPSE systems. So now you can take advantage of the sophistication and efficiency of big computer PL/I without having to buy a big computer. PL/I is just one more reason why Data General is the computer company that really talks sense. Call (617) 366-8911, Extension 4735. Or write.

Data General
We make computers that make sense
CRT Controller Manages Display Memory, Handles Special Functions

Intended specifically for use in keyboard type terminals, the SF. P 96364 TV-CRT controller is an LSI chip that requires no setup of internal registers and no microprocessor support. Offered by Nucleonic Products Co, 6660 Variel Ave, Canoga Park, CA 91303, the chip allows fixed format display of 16 lines of 64 characters/line, is sensitive to data being entered into display memory, and offers capability to access more than one screen of data.

Manufactured in n-mos silicon gate technology, the device automatically handles management of the display memory. Used with a 1024-word (6-bit min) static or dynamic memory and a 5 x 7 character generator, the device changes any TV set into a visual display, performing text refreshment, character writing, and cursor management. Line erase, line-end erase, and other functions make it compatible with any computing system.

Supplied in a 28-pin DIP, the device consumes 250-mW power typ from a single 5-V supply and is TTL compatible. Typical clock frequency is 1.6 MHz. Among its primary features are page linking capability, variable display size, character flicker capability, flickering cursor (2-Hz typ) mobile in four directions, read cursor address, and read memory capability for block transmission or hardcopy coupling.

Dual Hammer Driver Combines High Current, High Voltage Capability

A dual 5-A hammer driver, the SH3011 can withstand 80 V between the collector and emitter of the output transistor. The drivers are independent of each other, and each is capable of sinking 5-A of current. Inputs are TTL compatible.

The device is well-suited for use in high voltage impact printers, stepper motor controls, solenoid drivers, large printers, and other applications that require a combination of high current and high voltage drive capability.

Fairchild Camera and Instrument Corp, Semiconductor Products Group, 464 Ellis St, Mountain View, CA 94042 supplies the device in a standard TO-3 metal can. Price is $5 in 100 quantities.

Circle 354 on Inquiry Card

3-Terminal Regulator Adjusts from —1.2 to —37 V

LM137 series monolithic ICs fill the need for negative adjustable regulators in standard 3-lead packages. Adjustable from —1.2 to —37-V with two external resistors, the series complements the LM117, also available from National Semiconductor Corp.

Circle 353 on Inquiry Card

(Continued on p 166)
THERE ARE TWO SIDES TO EVERY STORY.

**OURS**
**CALCOMP 143M**
- two-sided and double density
- industry standard format
- 50-pin compatible interface
- *switch-selectable* variable functions
- hard *and* soft sectored
- *write current switching* in drive
- *write precompensation not required*
- one head fixed: **minimal** media wear

**THEIRS**
**SHUGART SA850/851**
- two-sided and double density
- industry standard format
- 50-pin compatible interface
- *etch-cuts* for variable functions
- hard *or* soft sectored
- *no write current switching* in drive
- *write precompensation required in controller*
- both heads move: **greater** media wear

You won’t have any trouble with this story’s plot. It’s just this simple:

CalComp makes an excellent two-sided, double-density floppy disk drive that’s feature-for-feature superior to anybody’s. Including you-know-whose.

Better still, note that the hero of this story is the world’s second largest builder of floppy disk drives—with more than 50,000 units in the field to prove it. (No “safe-buy” suspense here.)

But more important—and between the lines—you’ll find that designed-in reliability and 30-day deliveries are this hero’s most consistent character traits.

The moral to this story: give CalComp a call the next time you need floppy disk drives.

No one will work harder to give you happily-ever-after endings. So call or write for our sides of the story.

**CALCOMP**
2411 W. La Palma Avenue, Anaheim, California 92801 Telephone: (714) 632-5315; Telex: 655-437.
Offices in 55 cities worldwide.

**CIRCLE 78 ON INQUIRY CARD**
Claimed to be the first negative 3-terminal adjustable voltage regulators, National's LM137 series meets designers' requirements for variable voltages and nonstandard voltage options. Thermal regulation, dependent on both IC layout and electrical design, is specified to be within 0.004%/W.

Output voltage of the regulator is guaranteed to shift less than 0.2% when a 10-W pulse is applied for 10 ms. Other regulators are specified for only a few microseconds, before the junction warms up. If thermal regulation is not specified, users have no way of determining how well the device will perform. Its specification allows worst-case output change to be calculated easily.

The regulators are easy to use; two external resistors set the output voltage, and one output capacitor ensures dynamic stability and low output impedance. The -1.250-V reference voltage is stable to within 35 ppm/°C, preventing case temperature changes from degrading accuracy. Other features are high ripple rejection of 75 dB and an rms output noise of 0.003% of the output voltage up to 10 kHz.

Devices are available in TO-3 (steel), TO-5 (hermetic), and TO-220 and TO-202 (plastic) packages. Price for the LM137 guaranteed over the military temperature range from -55 to 150°C is $13.60 in TO-3; the LM337 over the commercial, 0 to 125°C range, is $3.60 in TO-3 and $2.80 in plastic TO-220 (quantities of 100-999).

Hybrid ADCs Operate From ±12-V Supplies

Hybrid IC analog-to-digital converter models ADC80AGZ-12 and -10 operate from ±11.4- to ±16.0-V supplies for compatibility with 12-V applications. The units, members of the ADC80 line from Burr-Brown, International Airport Industrial Pk, Tucson, AZ 85734, provide all performance characteristics of the line, including logic supply of from 4.75 to 16 Vdc.

The 10- and 12-bit successive approximation A-D converters are com-
Introducing Shugart’s SA450 double-sided minifloppy.

440 Kbytes on-line without a flip.

Why flip? Nobody delivers this much on-line data storage from a single minifloppy disk drive with total compatibility. Nobody but Shugart offers a complete family of minifloppy disk products. Now a single minidiskette can carry operating system software, application programs or about 220 pages of text. All available on-line. Reach 440 Kbytes (unformatted) with random access speed. Without flipping media.

Two heads are better than one. The proprietary Shugart head design allows you to read and write both sides of the minidiskette. So you can write and read larger data files without the delays and risks that come from additional diskette handling. We promised. We delivered. The SA450 delivers true upward expansion based upon the industry standard 35 track format. This proven Format With a Future allows you to use single or double-sided minidiskettes without sacrificing the margin that you’ve come to expect with the minifloppy.

Proven technology—single or double density. The Shugart SA450 minifloppy disk drive has the same compact size and low weight as the original minifloppy—the Shugart SA400. And it’s electrically, mechanically, and media compatible. Double density (MFM/M’FM) is standard, but you can also operate single density on one side or two.

There’s more. The unique direct-drive spiral cam actuator. Low heat dissipation, write protect, activity light, die cast base plate, and DC drive motor, too. But you get the idea. Nobody makes more minifloppy disk drives than Shugart. Over 25,000 have been installed since we introduced the little guy in September 1976. Nobody can claim more experience. So if you want 440 Kbytes of on-line storage, big drive data integrity, with proven reliability—and you’re into word processing, intelligent terminals, small business systems or home computing—you’ll love the SA450.

Why flip? You can have the real double-sided minifloppy from the people who started the minifloppy revolution. Shugart.
Burr-Brown’s ADC80AGZ analog-to-digital converters operate from ±11.4- to ±16.0-Vdc supplies to provide compatibility with ±12-V applications. Connection diagram indicates pinouts for standard 32-pin package.

12-Bit CMOS DACs Are μP Compatible

Both series 7545 and series 7546 hybrid digital-to-analog converters have two input registers separate from the switch holding register, each of which can separately be enabled to accept a 12-bit input data word in 4-bit (MSBS) and 8-bit (LSBS) bytes from an 8-bit microprocessor bus. They can operate in a serial input mode or a parallel input mode and can alternately be switched from one mode to the other. Input translators on input registers can accept either TTL inputs using a 5-V supply or CMOS inputs using 5- to 15-V supply levels. Separate holding register and input register power supply lines allow this flexibility without compromising linearity. These devices, announced by Beckman Instruments, Inc, PO Box 3100, Fullerton, CA 92634, are said to be the first single-package, microprocessor compatible DACs to offer 12-bit accuracy and low power CMOS internal circuitry.

Series 7545 is a 4-quadrant multiplying model implemented by bipolar digital proportioning of an ac external reference; 2-quadrant multiplication can be implemented by either unipolar proportioning of an ac reference or bipolar proportioning of a unipolar dc reference. It can be used with a wide range of supplies to accommodate TTL or CMOS standard supply levels where digital and analog subsystems operate on different supplies. Typical power consumption is <10 mW.

Series 7546 includes series 7545 circuitry and incorporates additional output amplifiers for unipolar and bipolar operation and a precision 10-V reference. Each amplifier is laser-adjusted for zero offset and the precision thin-film ladder network and feedback resistors are ratio-matched. The precision voltage reference allows the converter to be configured as a general-purpose DAC. Although the reference is preset and specified to 10 V ±0.5 mV, an adjustment pin permits setting the reference within the range of 10 ±0.5 V.

Commercial versions of both series use a polymer seal; military versions are hermetically sealed. Commercial series 7545C is priced at $22.50 in quantities of 100; commercial series 7546C is $40.80 in quantities of 100. Circle 357 on Inquiry Card.

DACs Offered for Low Linearity Applications

Designers requiring low linearity, low cost digital-to-analog converters for particular applications are now offered four such products by Micro Power Systems, 3100 Alfred St, Santa Clara, CA 95050. Two, the MP-7520G and -7521G, have 6-bit linearity while the -7520H and -7521H are rated at 7 bits. Resolution is 10 bits for the 16-pin -7520 and 12 bits for the 18-pin -7521 pair. All are available in either plastic or ceramic.

These DACs contain highly-stable, thin-film R2R ladders, plus CMOS current switches on monolithic chips (10 switches for -7520 converters, 12 for -7521 converters). For most applications, only the addition of an output operational amplifier plus a voltage or current reference are required. Circle 356 on Inquiry Card.
When it comes to flexibility, the Infoton 400 Data Display terminal can hand you all you need.

Designed around the Z-80 microprocessor, it offers complete control of all Blocking and Editing functions through software settable modes. One thing that's especially easy to handle about the I-400 is its cost; at $1,095 in quantities of 100 or more, it's the most versatile terminal for the price you can get your hands on.

More information on the I-400 is quickly within your grasp. Call Infoton toll-free at (800) 225-3337 or 225-3338. Ask for Barbara Worth. Or write Barbara Worth at Infoton, Second Avenue, Burlington, MA 01803.

Prepared by Chickering/Howell, Los Angeles.
1978 SPRING SCHEDULE

Course 412 — Four days
Digital Signal Processing

Los Angeles
May 2-5
Washington D.C.
May 9-12
Toronto
June 6-9
Boston
June 20-23

Course 365 — Four days
Computer Graphics

Los Angeles
May 9-12
Washington D.C.
May 16-19
Toronto
June 13-16
Boston
June 20-23
San Francisco
July 25-28

Course 440 — Four days
Fiber Optic Communication Systems

Los Angeles
May 16-19
Toronto
May 30-June 2
Boston
July 11-14
Washington D.C.
July 25-28

Course 350 — Four days
Distributed Processing and Computer Networks

Los Angeles
May 2-5
Washington D.C.
May 9-12
Toronto
June 13-16
Boston
June 20-23
Aspen
July 11-14

MICROPROCESSORS & MICROCOMPUTERS
FIVE-DAY COURSE SERIES

Course 111: One day — Monday
MICROPROCESSOR PROJECT MANAGEMENT
From design through manufacture,
QA and field service

Course 102s: One day — Tuesday
MICROPROCESSORS AND MICROCOMPUTERS:
A Comprehensive Technical Introduction and Survey

Course 130: Three days — Wed., Thurs., Fri.
HANDS-ON MICROCOMPUTER PROGRAMMING
AND INTERFACING WORKSHOP
Each student receives a complete 8080 micro-
computer and interfacing system for his personal
use throughout the course.

FREE BROCHURES CALL NOW (213) 450-2060

ANAHEIM
May 1-5
PHILADELPHIA
May 8-12
WASHINGTON, D.C.
May 15-19
TORONTO
June 5-9
BOSTON
June 12-16
NEW YORK
June 19-23

COMPUTER DESIGN/MARCH 1978
SELF-STUDY MICROCOMPUTER TRAINING

COURSE 525 SELF-STUDY MICROCOMPUTER SOFTWARE/HARDWARE TRAINING COURSE

WHAT THIS TRAINING COURSE IS! (and not)

- This is a truly tutorial course based on a 650-PAGE WORKBOOK/TEXT with specific learn-by-doing hardware/software exercises (it is NOT a set of skimpy documentation and operational manuals).
- This is a FULLY ASSEMBLED AND TESTED microcomputer system (it is NOT a kit-—thus saving days of frustrated debugging).
- This is a COMPLETE SYSTEM with BUILT-IN KEYBOARD AND DISPLAY (it is NOT a useless "start-up" system requiring expensive peripherals such as a TTY or CRT).
- This course is based on the 8080A MICROPROCESSOR (it is NOT an unpopular microprocessor of little value for future work).
- This system is portable and ready to use in your office or home for "hands-on" experience at your own pace.

Using the Training System, you will be taught both programming and hardware through clear explanations and scores of exercises on your own microcomputer. You will first learn each 8080 instruction through simple exercises which illustrate its effective use. These exercises then progress to more and more advanced techniques. Other exercises specifically teach how to debug your programs quickly and effectively. Furthermore, throughout the course, hardware design projects are coordinated with programming problems.

COURSE 536 SELF-STUDY MICROCOMPUTER INTERFACE TRAINING COURSE

This new Hands-On Interfacing Course includes a FULLY ASSEMBLED INTERFACING SYSTEM ready to connect with the training computer of Course 525, together with a 450-PAGE WORKBOOK/TEXT with dozens of exercises to teach you both the software and hardware to interface to the real-world. In addition to analog and digital I/O, other features include: Cassette interface for easy program storage and retrieval on any audio cassette recorder, RAM expansion space for larger programs, and TTY/RS-232 interfaces. Also included is a cassette with dozens of advanced programs including mathematics, games (ping-pong of course) and a real-time executive.

KEY TOPICS

- Introduction to the interfacing hardware
- Waveform Generators
- Numerical Integration
- Pulse Width Modulation
- A/D Conversion
- Music Generation
- Motor Speed Control
- Numeral-system
- Parallel/Series
- Digital Voltmeter
- Digital Thermometer
- Real-time Interrupt-driven Executive
- Advanced Interfacing Techniques

$485 total price

Includes: Interfacing System, cable to training computer, coordinated 450-PAGE WORKBOOK/TEXT with exercises, programs, flowcharts, block diagrams and schematics. A separate power supply (+5 V 2.0A, +12 V 0.8 A) is available for $95.00.

OR WRITE:

Integrated Computer Systems, Inc.
3304 Pico Blvd., P.O. Box 5339
Santa Monica, Calif. 90405 USA
TWX: 910-343-6985

These Products Also Available in Europe.
Contact: Integrated Computer Systems Publishing Co., Inc.
Boulevard Louis Schmidt 84, Bte 6
B-1040 Brussels, Belgium
Telephone: (02) 735 6003 Telex: 62473

CIRCLE 61 ON INQUIRY CARD
Quarter-Micron n-MOS FET Fabricated Successfully

Silicon gate, n-mos field-effect transistors with gate geometries as small as 0.25 micron by 0.25 micron have been successfully fabricated in the Electronics Research Center laboratories of Rockwell International Corp, 3310 Miraloma Ave, Anaheim, CA 92803 using electron beam lithography and dry processing techniques. The 0.25-micron FET is believed to be the world’s smallest n-mos transistor, breaking the commonly-accepted 0.5-micron “lower limit.” It may also be the fastest—during dynamic characterization of 61-stage ring oscillators constructed with this device, the 0.25-micron FET was shown to have an operating speed of 12 GHz.

Its development was discussed in a paper presented by Dr Michael T. Elliott at the International Electron Device Meeting (IEDM) in Washington, DC. Dr Elliott’s paper summarized an investigation of the physical limitations on silicon MOS structures, which was partially funded under a contract from the Naval Ocean Systems Center.

Agreement to Share 64k CCD Memory Concluded

An agreement between National Semiconductor and Intel will provide an alternate source for high density 64k-bit CCDs. According to the agreement, the two companies will share the design of Intel’s 65,536-bit CCD serial memory. Intel will supply tapes and working plates for its 2464 device, while National will conduct its own wafer fabrication, assembly, and testing of the product. Predictions are that National’s MM2464 will be available in volume later this year.

p-MOS Detector Fits Low Cost Alarm Systems

Intended as a component for micro-power sensing alarm and detection systems which require a high input impedance comparator and alarm driving capability, the L911 monolithic, bipolar, p-MOS detector contains MOSFET input comparator, trip point comparator, internal trip point reference, output driver, and pulsing output oscillator. It requires the addition of only a few resistors to control set current of the ic and threshold setting of the input comparator. The output can be used for logic triggering or with higher current driver scrs or transistors.

Key features of this device from Siliconix Inc, 2201 Laurelwood Rd, Santa Clara, CA 95054 include high input impedance comparator with $R_{in} > 10^6 \Omega$; adjustable comparator input threshold, common-mode range from gnd to 4 V below supply voltage; less than 10-$\mu$A current consumption from a 9-V alkaline battery; allowing 1-year life in stand-by condition; adjustable output current sourcing from 0.5 to 30 mA; optional latched output; 6- to 16-V supply range; and reverse battery protection.

IR LEDs Offer Increased Output at Lower Cost

An infrared diode chip offered by Siemens AG, Postfach 103, D-8000 München 1, Federal Republic of Germany has a radiant intensity of 10 mW/sr. Although this is twice the intensity of its predecessor, LD 261 will sell at the same price as the earlier chip and manufacturing is expected to reduce that price in the near future. Increased lumen output permits operation with lower forward currents, which should result in longer service life at the same luminance. Applications include perforated tape or card readers, miniature photocell gates, and shaft position encoders.

Custom IC Program Licensed

An agreement between Stewart-Warner Corp and Dionics, Inc grants Dionics the exclusive license to produce and sell certain custom ics developed by Stewart-Warner for itself and others under its swap (Standard Wafer Array Programming) program. [Under this concept, an array of cells is fabricated on a standard wafer (using III technology) and, depending upon the individual customer's logic requirement, a simple but distinct interconnection of those cells then creates the customized circuit.] Dionics was also licensed to produce for Stewart-Warner several of its custom CMOS ics and to use such technology for other general industry requirements.
The big switch

...is to smaller lighter switchers.

Switching power supplies average about 1/4 the size and 1/4 the weight of linears. And in many applications that's reason enough to make the switch. But it's not the only reason. Compared to linears, switchers can cut energy consumption in half, generate far less heat, and offer better holdup protection. That's why more than 40,000 Gould switchers are already in use around the world.

Gould offers single and multiple output units with power levels from 8 to 2,250 watts. And custom designs can be provided to meet your exact specifications. You'll be backed by a high volume production capability and worldwide service network that only a $1.5 billion company like Gould could offer.

For more information or to arrange for an evaluation unit contact Gould Inc., Electronic Components Division, 4601 N. Arden Drive, El Monte, CA 91731. Telephone (213) 442-7755.

Gould.
The power in switching power supplies.

The 200 watt MGT 5-20A: 7" x 6.4" x 3.5" 7.5 lbs.
Single-Board Bipolar Computer
Emulates Any Mini or Microcomputer

For those cases where an existing mini or microcomputer cannot meet expanded system requirements or is not adequate for new product development—too slow or not powerful enough—the T-1000 general-purpose binary processor can be substituted as an alternative for the original CPU. According to the manufacturer, this single-board bipolar, MSI minicomputer can be microprogrammed to run the instruction set of any known mini or microcomputer. It emulates the replaced CPU and operates on the existing software—but at higher performance levels; the cost and time required to prepare new software are eliminated.

Bit slice architecture enables this minicomputer to emulate computers with 8-, 12-, 16-, or 32-bit word lengths. Dynamic Sciences, Inc says that nominal performance of 300k operations/s is better than that of existing MOS microcomputers and many other bipolar minicomputers.

**Operating Features**

Emulation control is derived from a 1k x 32-bit microprogrammable memory. The CPU contains 16 full word (16-bit) hardware registers. Up to 65k words of memory can be directly
addressed; in some configurations 262k words of extended addressing are available. A direct memory access channel is provided.

Instruction control and execution speed are derived from interpretive microprogrammable memory and data option modules such as floating point and memory management. These options as well as additional memory, programmed I/O, and various interfaces are available on additional boards. Microinstruction execution rate is 10 MHz. Throughput will vary, depending on particular machine being emulated and data option modules selected.

The manufacturer builds the proper instruction set into ROM to enable the board to emulate the desired mini or microcomputer and to function with whatever language, hardwired items, memory, and peripherals are being used in the system. Connectors are added according to the customer’s requirements. Because this minicomputer is tailored to the user, its board size as well as the board sizes of additional options can be customized to fit any space limitations. Minicomputer and options are available as either a card set or in a self-contained unit.

Modular partitioned architecture accommodates most mechanical installation requirements. This modularity also eases maintenance and modifications or upgrading. Component count is held to a minimum and reliability is increased by byte architecture and interpretive instruction control.

Both military specification and commercial versions are available. Reliability can meet MIL-STD-883, with boards ruggedized for difficult environments within the -55 to 125°C temperature range.

The minicomputer operates off a single 5-V supply. CPU power consumption is 8 to 16 W depending upon model and options.

Price and Delivery
Prices of the T-1000 minicomputer depend upon the computer being emulated and the options included. Basic 100-up quantities start at $1000. Delivery is 90 days ARO.
Dynamic Sciences, Inc, 7660 Gloria Ave, Van Nuys, CA 91406. Tel: (213) 782-0820.

For additional information circle 199 on inquiry card.

1 In Conversion Efficiency: Fast-transition switching circuits and low-loss magnets optimize efficiency for given size and weight. Thermal gradients are closely controlled. No derating over full rated temperature range.

2 In Source/Load Isolation: Extremely high isolation permits complete separation of load circuits from input bus, even for high CMV.

3 In Freedom from Kickback: High-attenuation filters minimize inverter-switching spikes and reflected ripple current, protecting other loads across same DC bus. Many models include EMI/RFI shielding, permitting location of converter module near sensitive logic circuitry.

4 In Power per Unit Volume and Unit Area: Some conserve "real estate," others minimize total volume or height. Minimal case-temperature rise, with only free-air convection. No heat sinks or cooling fins required.

5 In Short-Circuit Protection: Positive protection is built in; type and limits are suited to the intended class of applications. Some include both automatic current-limiting and automatic restart; others "fold back."

6 In Static/Dynamic Regulation and Stability: High-frequency inverters and fast, high-performance regulators ensure excellent transient response. Superior thermal design ensures very low T.C. Static regulation, rated for "worst-case," is consistently superior to conventionally margined regulators.

FREE Send today for your copy of this 20-page straight-talk handbook on power supply selection and applications engineering. Review the complete data on all 78 standard Intrinsics designs. See why we say: Intrinsics builds in greater value.

Are our DC-DC Supplies really better values?

Let's count the ways.

Intronics 57 Chapel St., Newton, Mass. 02158 U.S.A.
Tel. (617) 332-7350. TWX: 710-335-6835.

CIRCLE 84 ON INQUIRY CARD
Microprocessor-Based Video Terminal Provides Reliable Operation for Transaction Processing
The Elite 3025A is a buffered Teletype compatible CRT terminal with a single-page video memory that displays 1920 alphanumeric characters in a 24-line/80-char format. It provides communications capabilities with a data processing system, minicomputer, or other peripherals supporting full-or half-duplex, 2- or 4-wire, internally or externally clocked, asynchronous communications. Features include local edit, remote, batch, batch modified, format, format modified, and transparent operating modes; host control of block transmit function in local or remote environment; asynchronous and optional isochronous communications Interfaces; 103 and 202 modem compatibility (201 modem compatibility with the isochronous interface); and switch-selectable EIA and optional 20-mA current loop interfaces. Also included are 10 user function keys, detached keyboard, and 15 selectable baud rates up to 9600. Datamedia Corp, 7300 N Crescent Blvd, Pennsauken, NJ 08110.

Thumbwheel Switches With Built-in Logic Functions Speed Design and Simplify Packaging
Line of "Smart Switches" includes 12 types of digital comparators and 4 types of counter/timer decades, which can be cascaded. Std configuration is the company's series S, front or rear mounted, "No-Hardware" system in which units snap together into various assemblies. In addition, switches mate with blank spacers, half-spacers, dividers, and end plates by snapping together. Digital comparators incorporate a BCD decade comparator. The switch converts the decimal number displayed by the switch into a BCD (1,2,4,8) format. For increased noise immunity, pullup resistors are provided at the switch. Units are available with either CMOS or TTL/DTL. Counter/timer decades incorporate an SN7490N (TTL) or MM74C90 (CMOS) chip. When the BCD of the counter is equal to the BCD equivalent of the decimal digit displayed by the switch, an equal signal is output at the common of the switch. Unimax Switch Corp, Ives Rd, Wallingford, CT 06492.

Desktop Punched Tape Systems Serve Communications and Microprocessor Applications
Featuring pushbutton controls for tape duplication and automatic tape feeder preparation (with feed holes or all holes punched), the 8050 series is available in reader/perforator or perforator-only configurations; both styles are available with built-in RS-232-C serial interface for compatibility with data communications peripherals. Perforator motor, which is idle during nonpunching time for silent standby operation, functions at 50 char/s. Circuitry includes a 128-byte buffer for asynchronous operation in a parallel mode, or burst operation up to 1200 baud in serial mode. Reader mechanism can process std 5-, 7-, and 8-channel tape and 6/8-channel typesetter tape in both directions at a rate of 300 char/s, or up to 2400 baud with the serial interface. Selectable interface send and receive rates are 110 to 9600 baud and 110 or 1200 baud, respectively. Ex-Cell-O Corp, Remex Div, 1733 E Alton St, PO Box C19533, Irvine, CA 92713.
Here are three of them.

**Greater System Flexibility**
Our Storage Module Drive (SMD) has removable media. Our Mini-Module Drive (MMD) has fixed media. And Our Cartridge Module Drive (CMD) has both. Capacities start at 12 megabytes and range to 300 megabytes.

But all share compatible interface software and firmware. That means easy system integration, simple field upgrades. Without expensive modification of your design. It’s the type of flexibility that saves money—for both you and your customer.

**Exceptional MTBF Reliability**
Control Data has a reputation for building module drives that last. We’re backing it up with continued testing and feedback. And we design and manufacture all critical components in-house. We can build reliability into our drives because we built it into our heads, servos and media.

**And Value That Matches Performance**
We know we have the best and most reliable drive for your application. But we also have the competition beat on cost of ownership. Send us the coupon below. We will help you compare our lower cost-per-bit, our lower entry costs with others.

For more info on our SMD family, call us at 612/853-3399. Or, return coupon to:

D.C. Steiner, 
OEM General Manager, Product Sales 
Control Data Corporation Dept. CD-38 
P.O. Box 0, Minneapolis, MN 55440

Please send info on your □ SMD □ CMD □ MMD

Name ___________________________ Title ___________________________

Company ______________________ Address ______________________

City ___________________________ State ______________ Zip __________

Area Code __________ Phone ___________

More than a computer company
How to program a digitizer.

Just touch the free-moving cursor to the program menu pad. It automatically programs the Summagraphics ID (Intelligent Digitizer) for scaling, skew correction, area calculation, linear distance or other user defined functions.

That's because the Summagraphics ID has built-in microprocessor control. And we've done the programming. So when you touch the menu pad, you call up the program for the function you need.

The built-in microprocessor has other advantages. It means that you don't have to program your computer to do board-level operations, don't have to tie up system memory. It makes relocatable origin, binary/BCD conversion, metric output and incremental operation all standard, switch-selectable functions. And it makes the Summagraphics ID easier to interface, easier to operate and more efficient to use.

Application Notes: Call or write Summagraphics for application notes describing use of digitizers in circuit design, drafting, geophysics, land management, even orthodontic research.

35 Brentwood Ave., Box 781, Fairfield, CT 06430
Phone 203/384-1344. TELEX 96-4348
If you own a PDP-11 or an LSI-11, you made a great buy. Now we've got something that will make your buy look even better. It's the quad squad, the latest in the Able line of enhancers for the PDP-11 family. We're talking about the unusual cards that give you four asynchronous communication channels each while presenting only one load to the Unibus. There are four of them. The EIA-serial QuadrAsync/B”, a DL-11B replacement. The QuadrAsync/C”, a 20 mA current-loop alternative to the DL-11C. The EIA-serial QuadrAsync/E”, a DL-11E replacement. And the QuadrAsync/LSI”, a DLV-11 replacement which gives the LSI-11 user four asynchronous EIA and/or 20 mA serial channels.

All four condense onto a single quad board four times that which is on the DEC unit they are replacing. Yet there is relatively little requirement for bus repeaters and expansion boxes to increase the number of available channels. Operation is full duplex or half duplex with both the transmitter and receiver for each channel operating at the same baud rate. Each model is system software compatible with the unit it replaces.

These boards are available off the shelf. They are priced competitively. They install in minutes. They provide immediate results. And, in every instance, they outperform the competition. They should. We are the only computer people in the business and are clearly the most qualified to help. That's one reason why we outsell all our competition combined. Write for details. We'll include information on our Univerter”, Re-bus” and cache memories. Able Computer Technology, Inc. 1751 Langley Avenue, Irvine, California 92714. (714) 979-7030. TWX 910-595-1729.

Able, the computer experts

When it comes to PDP-11 interface, MDB has it:

- Peripheral Device Controllers for most major manufacturer's
  - Printers
  - Card equipment
  - Paper tape equipment
  - Plotters
- Systems Modules
  - IEEE instrumentation bus
  - DR11B Direct Memory Access single quad module
  - DR11C General Purpose Interface module, a direct DEC equivalent
  - Digital I/O Module
  - Unibus Terminator
- General Purpose Interfaces
  - 11B Direct Memory Access with 12 C positions for user logic
  - 11C Module with 16 bit input and 16 bit output registers; 20 user wire wrap positions
  - 1710 Bus Foundation Module with pins for 40 user IC positions
  - Wire Wrappable Module with pins for 70 user IC positions

Communications/Terminal Modules

- MDL-11 Asynchronous Serial Line Adapter
- MDL-11W Asynchronous Serial Line Adapter with line frequency clock
- MDLU 11Synchronous Serial Line Adapter
- Cable Subassemblies
  - I/O cable for 20mA current loop
  - I/O cables for EIA Asynchronous and Synchronous
  - Double ended jumper cable
  - GP I/O 50, 40, 34, 26 and 20 conductor ribbon cables

MDB also supplies interface modules for LSI-11*, Data General and Interdata computers. Product literature kits are complete with pricing.
OPTICALLY COUPLED ISOLATORS

Three series of isolators feature 5630-Vdc isolation between their GaAs LED inputs and silicon phototransistor outputs. Packaged in 6-pin DIPs, SPX 7110, 7130, and 7150 are designed for microprocessor and solid-state relay applications, and provide 10 to 50, 30 to 80, and 50 to 125% CTR at 1-mA input current, respectively. 7530, 7550, and 7590 operate at 5-mA input current, while the 7270 to 7273 series offers controlled gain at 10 mA. Rise and fall times are 5 µs typ. Spectronlcs, Inc., Commercial Components Div, 830 E Arapaho Rd, Richardson, TX 75081. Circle 209 on Inquiry Card

ECL IC DYNAMIC TEST SYSTEM

The S357 pulse parametric subsystem features a 10-ps resolution over a 0- to 20-ns range, and fully programmable pulse sources with voltage resolution of 1 mV from 200 mV to 2 V. Pulse parameters are automatically and independently calibrated at programmed values, and automatic deske什么样的 software corrects for system errors down to 50 ps. Flexible I/O pin configuration permits user to assign as many as 30 input or output pins and up to 24 I/O pins. Teradyne, Inc, 183 Essex St, Boston, MA 02111. Circle 210 on Inquiry Card

BULK CORE MEMORY SYSTEM

Designed to augment storage capacities of medium to large scale computer systems, a single BCM 760 module has max capacity of 128k words x 20 bits, with 18- and 16-bit word configurations available. A std enclosure houses up to 6 modules or a total storage capacity of 65M bits. Max addressable memory in any given system is 32 modules. Composed of two independent core stacks and associated electronics, the module measures 15 x 17.5 x 1.8” (38 x 44.5 x 4.6 cm). Full cycle time is 1.5 µs; data access time is 500 ns. Fabri-Tek Inc, 5901 S County Rd 18, Minneapolis, MN 55438. Circle 211 on Inquiry Card

200-W SWITCHING POWER SUPPLY

Series C offers 5 V regulated at 40 A with other models ranging up to 28 V regulated. RMK supply is fully enclosed with built-in emi filters, overvoltage protection, current limiting, soft start, remote on/off control, and high efficiency (75% typ) of a 25-kHz switcher. Providing easy accessibility, single PC card construction allows units to run cooler. Size C modules are 4.0625 x 5.125 x 8.75” (10.318 x 13.018 x 22.23 cm); weigh 5.25 lb (2.36 kg); and produce >200 W of voltage stabilized power. Kepco, Inc, 131-38 Sanford Ave, Flushing, NY 11352. Circle 212 on Inquiry Card

For a full-line catalog, write or call:
401 Jones Rd., Oceanside, CA 92054, (714) 757-1880

power supplies from acdc electronics
We made a science out of boredom.
RASTER SCAN IMAGING AND GRAPHICS SYSTEMS

The solid-state 9050 series of TV image generation systems are capable of displaying color, gray scale, and black and white. Resolution may be specified as 256 lines x 256 elements to 16 bits (RM-9150); 256 lines x 512 elements to 8 bits (-9250); 512 lines x 512 elements to 4 bits (-9350) or 16 bits (-9351). Composite video signals drive TV monitors, hardcopy printers and plotters, and large screen displays. Assorted computer interfaces are available, as are optional custom video boards, keyboards, and cursor controllers. Ramtek Corp., 585 N Mary Ave, Sunnyvale, CA 94086. Circle 213 on Inquiry Card

Tbar® PLUGGABLES are Relays

for printed circuit back planes

A design basic. Package your multi-circuit switching compatible with the rest of your equipment. The T-BAR 6900 printed circuit card switching module...we call it the PLUGGABLE...has been used for years to switch many circuits in little space in printed circuit systems. Available from 24 to 72 contact sets per module. Use the PLUGGABLE to switch communications, instrumentation, test, data transmission and computer circuits. Call for design help or write for dimensional literature.

Tbar INCORPORATED
SWITCHING COMPONENTS DIVISION
141 Danbury Road • Wilton, CT 06897
Telephone: 203/762-8351
TWX: 710/479-3215

5-CHANNEL OSCILLOPHARG RECORDER

The TMD-540 offers a frequency response of dc to 100 Hz ±3 dB, sensitivity of 10 mV/div, and linearity of >1% at full scale. Each channel is 40 mm wide. Self-contained chart recorder unit includes a power supply/transformer and an integrated pen motor/amplifier. Std chart speeds are 25 and 50 mm/s. Recorder utilizes an indirect coaxial thermal stylus with sturdy ceramic tip for recording on rectilinear chart paper. Unit's dimensions are 5.5 x 13 x 11.875" (13.97 x 33 x 30.163 cm). Gulton Industries, Inc., Measurement and Control Systems Div, East Greenwich, RI 02818. Circle 214 on Inquiry Card

MESSAGE LOGGING SYSTEM TALKING CLOCK

TCE-124 automatically logs time of day on the company's recording systems in English, German, or Arabic. Custom speech synthesis microcontroller produces vocabulary electronically. Instrument inserts a distinct verbal announcement immediately following a recorded message; each message is indexed with its own time reference. Features include 12- or 24-h format; visual LED display; monitor speaker; MSI/LSI circuitry; 1-W, 8-0 audio output; and universal I/O control circuits. Omnicron Electronics, PO Box 623, Putnam, CT 06260. Circle 215 on Inquiry Card
Basic function of the ACT-200 system is to provide parallel-to-serial conversion of discrete data levels and convert them to a serial PCM bit stream for transmission over telephone lines to a remote location. Simplex, half-duplex, and full-duplex configurations are available. Expansion up to 225 channels of digital data in groups of 25 channels is possible. Designed to transmit and receive digital signals typical to process control and monitor systems, it can incorporate a modem module or use an external modem. Data-Control Systems, Inc, PO Box 584, Danbury, CT 06810.

Circle 216 on Inquiry Card

HIGH RESOLUTION CASSETTE HEAD
Model 71001 single channel and 71002 are dual gap mag tape heads designed for high reliability performance with a std cassette (with or without pressure pads). With low feedthrough of <2%, model 71002D has a max density of 6250 fcpi and meets ANSI, ECMA, and ISO proposed stds. Specs include write track width of 0.057 ±0.002" (14.5 ±0.05 mm), read track width of 0.036 ±0.002" (0.9 ±0.05 mm), tape speed of 10 in (25.4 cm)/s, and current rise time of 2 µs. Creative Magnetics, Inc, 49 E Industry Ct, Deer Park, NY 11729.

Circle 217 on Inquiry Card

TTY A,B SELECTOR SWITCH, PATCH, AND MONITOR MODULE
Model 8916 contains switching, patching, and serial monitoring functions for 2 independent data channels at the terminal-modem TTY current interface. Designed to operate with the model 8964 controller and power module, up to 8 monitor modules are housed in an 8903 cage assembly, which mounts in a std 19" (48-cm) cabinet. Remote control of the entire system is available. Bulk and individual channel switching is performed by means of A,B switches. International Data Sciences, Inc, 100 Nashua St, Providence, RI 02904.

Circle 218 on Inquiry Card

SEALED MICROMINIATURE POTENTIOMETER
Models 3391 and 3392 single turn potentiometers are designed for use in miniature circuit applications including handheld probes and hybrid circuits. Features include an optional switch with positive detent, linear or nonlinear tapers to match amp circuits, and an O-ring providing a dust and moisture resistant seal. Models are available in 9 std resistance values ranging from 1 to 500 kΩ. Std resistance tolerance is ±20% and contact resistance variation is 3% max. Trimpot Products Div, Bourns, Inc, 1200 Columbia Ave, Riverside, CA 92507.

Circle 219 on Inquiry Card

The MINIDRIVE™ for the Mini Cartridge

| 4" x 3" x 4"/Hi Performance/Lo Power One Moving Part/Hard Mounted Motor |

<table>
<thead>
<tr>
<th>DENSITY</th>
<th>800 bpi</th>
<th>1600 bpi</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tracks</td>
<td>1 or 2</td>
<td>1 or 2</td>
</tr>
<tr>
<td>Capacity (bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 Track</td>
<td>160,000</td>
<td>320,000</td>
</tr>
<tr>
<td>2 Tracks</td>
<td>320,000</td>
<td>640,000</td>
</tr>
<tr>
<td>Transfer Rate (bits/sec)</td>
<td>24,000</td>
<td>48,000</td>
</tr>
<tr>
<td>Speed</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read/Write</td>
<td>30 ips</td>
<td>90 ips</td>
</tr>
<tr>
<td>Rewind/Search</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AVAILABLE WITH:
- READ-AFTER-WRITE HEAD
- PIA INTERFACE
- READ/WRITE ELECTRONICS
- MOTION ELECTRONICS
- MOUNTING FRAME

Qantex DIVISION
NORTH ATLANTIC INDUSTRIES, INC.
200 TERMINAL DR., PLAINVIEW, NEW YORK 11803 • 516-661-8350 • TWX 510-221-1879

CIRCLE 92 ON INQUIRY CARD
The microprocessor-controlled model 740 logic analyzer contains a compare memory that permits instant error analysis and display of input data in hex, octal, or binary digital formats or in a square wave timing format. When connected to an optional model 721 data generator, the analyzer's microprocessor, keyboard, and CRT are integrated with the generator to provide an NRZ data output and display with positive or negative logic sense. Features of the generator include crystal or variable data rates to 20 MHz. Moxon Inc, Instrumentation Div, 2222 Michelson Dr, Irvine, CA 92715.

Circle 220 on Inquiry Card

LOGIC ANALYZER AND DATA GENERATOR

Model 7075 is a high precision unit offering variable delays and gates of up to 1 ms, selectable in 1-ns increments. An option extends range to 1 s. Self-trigger generator has a 5-Hz to 5-MHz range. Internal clock pulse generator eliminates indeterminacy between random input trigger pulses and instrument's output pulses. Jitter is \( \leq 0.100 \) ps. Error indicator lights when the triggering period is shorter than the delay time setting. Unit can approach \( \pm 0.5 \)-ns accuracy for long delays. Berkeley Nucleonics Corp, 1150 10th St, Berkeley, CA 94710.

Circle 221 on Inquiry Card

DATA OVER VOICE MODEMS

Solid-state integrated circuitry of modems for terrestrial microwave links and satellite FM systems guarantees reliability and low power consumption. Units interface directly with FM baseband input above the highest voice frequency. Data services can be provided from 1.2k to 10k bytes. Modem consists of an RF transmitter on which data stream is modulated using a quadrature phase modulation technique. Interchangeable interface options allow use of RS-232, Bell 303, V35, or other interface arrangements. American Modem Corp, 160 Wilbur Pl, Bohemia, NY 11716.

Circle 222 on Inquiry Card

PC CONNECTORS FOR WAVE SOLDERING

Connectors feature round tails that fit into smaller holes than square tails, and allow for more uniform solder joints. Since the 0.026" (0.660 mm) dia round tails fit into smaller holes, more space is available between holes for printed circuitry. Contacts come on 0.100" (2.54 mm), 0.125" (3.175 mm), and 0.156" (3.962 mm) centers. NK and NL series connectors are available in 2 tail lengths. Viking Industries, Inc, 9324 Topanga Canyon Blvd, Chatsworth, CA 91311.

Circle 223 on Inquiry Card

ICC. The leader in light pens since 1966. Now offering improved performance. Lower prices too. What are you waiting for? Write for full details or call, today.

INFORMATION CONTROL CORPORATION
9610 Bellanca Ave., Los Angeles, Ca. 90045 (213) 641-8520

CIRCLE 93 ON INQUIRY CARD
PORTABLE G-P SCOPE
A 15-MHz, 2-mV oscilloscope, PM311 features comprehensive display as well as triggering facilities. It offers a full-sized 8 x 10-cm screen in a compact 300 x 135 x 445-mm package; weight is 7.5 kg. Power supply is double insulated; no grounding is needed and measurements can be made without ground loops, eliminating hum and spurious signals. Triggering can be in auto or level-set modes and multisourced, eliminating the need to change probes. 18-speed timebase has a vernier control. Philips Test and Measuring Instruments, Inc, 85 McKee Dr, Mahwah, NJ 07430. Circle 224 on Inquiry Card

MODEM MONITOR
A compact, signal display device that can be placed inline between data sets and data communication terminals to provide a means of isolating failures, the pocket-sized Traffic Light uses LEDs to provide constant status display of 7 key signals on the EIA RS-232 25-pin business machine interface. Signals monitored include transmitted data, received data, request to send, clear to send, data set ready, carrier detect, and data terminal ready. A spare LED circuit can be used to show any other signal. Sorbus Inc, an MAI co, 150 Allendale Rd, King of Prussia, PA 19406. Circle 225 on Inquiry Card

DIGITAL BATCH CONTROL COUNTER
Slimline preset counter totalizes input pulses and provides control signal when preset total is reached. Available with up to 6 full digits, counter operates from 120 or 240 Vac, and includes complete remote control capability. Display uses high efficiency red-orange LEDs and a nonglare faceplate. Ultra-thin 0.625" (1.59-cm) case mounts flat on the front of any panel. Single circuit board construction improves resistance to shock and vibration. Operating at up to 20 kHz, unit counts up from 0 to a preset number or from a preset number down to 0. Nationwide Electronic Systems, Inc, 1536 Brandy Pkwy, Streamwood, IL 60103. Circle 226 on Inquiry Card

MINIATURE RELAY SOCKETS
A 10-pin flange-mounted relay socket, designated 9883-46-02, meets Signal Corps #SM-D-415156. An 8-pin flange-mounted socket, 9883-15-02 meets Signal Corps #SM-D-414117, and works with rack types, handwired systems, or first generation or breadboards. At the PC stage, the 8-pin 9883-14-11 meets Signal Corps #SM-C-374819. Contact tails are accurately controlled and can be tightly fitted to PC board holes without clamping. EBY Co, 4701 Germantown Ave, Philadelphia, PA 19144. Circle 228 on Inquiry Card

The Lear Siegler Ballistic Head
for matrix printers.

Lear Siegler, Inc./E.I. D., Data Products, 714 Brookhurst Street, Anaheim, CA 92803, (800) 854-3805. In California (714) 774-1010.

CIRCLE 94 ON INQUIRY CARD
ROLLS & TAPES
for every business need

... THE BEST FOR MODERN DATA PROCESSING EQUIPMENT

PAPER TAPE — 7 Colors plus Black Opaque; Printed Top/Arrow; Oiled and Unoiled Rolls: FOLD-ED TAPES — For specialized applications.

THERMAL PAPER — Rolls and Folded, Marginally punched and cross perforated for all types of printers and calculators.

MYLAR TAPE — Paper/Mylar Laminations; Foil/ Mylar Laminations; Metalized Mylar.

FOLDED LISTER PAPERS — For Digital Print-out Units.

TELETYPING ROLLS: Single copy; Multi-copy Carbon inter-leaved and Carbonless Friction Feed Sprocket feed.

CONTINUOUS TELETYPE FORMS: 8½" x 11" Carbon inter-leaved 1 through 6 part; Carbonless 1 through 6 part (NCR).

Send for Brochure
Branch Office
Mt. Laurel, N.J. 08054
609 234-5176

Branch Office
and Warehouse
Northfield, Ill. 60093
312 446-6780

ESCO
EASTERN SPECIALTIES COMPANY, INC.
P. O. Box 350, Holyoke, Ma. 01040, Tel: 413 533-7103

CIRCLE 95 ON INQUIRY CARD

ENGINEERED? YOU BET!

"Engineered" for engines with these applications in mind . . .
and our customers keep dreaming up more applications every day.

TCT-300 . . . Popular, widely-used general-purpose tape cartridge system . . .
- Microcomputer controlled and compatible with RS 232 interface
- Capable of speeds from 110 to 2400 baud
- Complete editing including character insertion, error recovery and checking
- On-line and off-line operation
- High density storage of up to 300,000 characters per track

TCP-1000 . . . The tape cartridge peripheral system for DEC's PDP-11 series . . .
- Controller with 2 to 8 drives
- Interfaces with DEC PDP-11 UNIBUS
- Software-compatible with DEC TA-11
- Uses proven ¼" tape cartridge
- Up to 2.5 megabytes of storage per drive

Call or write Jack Turner for specifications and prices:

THREE PHOENIX COMPANY
10632 N. 21st Ave • Phoenix, AZ 85029 • (602) 944-2222

CIRCLE 96 ON INQUIRY CARD

PRODUCTS

BACKPLANE, DUAL HEIGHT EXTENDER BOARD

Available for use in DEC-type backplanes 1, 2, or 3 extender boards are required to fit dual, quad, and hex height backplanes, respectively. Board facilitates setup of a computer card by providing access to both of its outer sides, allowing availability of all test points as an aid to diagnostics and troubleshooting. Constructed of FR-4 epoxy fiberglass with solder mask traces and hard gold-plated card-edge contact fingers, board measures 5 x 8" (12.7 x 20.3 cm). Southwest Systems, Box 2808, Laguna Hills, CA 92653. Circle 229 on Inquiry Card

DATA COMMUNICATIONS INTERFACE SWITCH

Model 1 (IS-1) eliminates the need for separate modems and ports in systems with dual terminals. Installed between modem and terminals conforming to EIA Std RS-232-C, asynchronous bit-serial data transfer, unit has 4 modes of operation activated by a 4-way switch. It allows incoming data to be sent to either or both terminals, or terminal to terminal. A computer can be interfaced with a video display unit and hardcopy printer. Unit measures 4.5 x 8 x 6.5" (11.4 x 20.3 x 16.5 cm). Self-contained power supply is optional. Trifor mation Systems, Inc, 3152 SE Jay St, Stuart, FL 33494. Circle 230 on Inquiry Card

QUAD OUTPUT SWITCHING POWER SUPPLY

Unit offers 4 independent switching power supplies with isolated outputs of 5 V, 30 A; ±5 V, 5 A; and ±15 V, 2 A. Overvoltage and current protection are provided on all outputs. MGQ-300 also withstands continuous short-circuit conditions. Temp range is -50 to 70°C with a 2.5%/°C derating from 50°C at full output. All outputs remain within voltage regulation at full load for 28 ms after removal of nom line voltage. Gould Inc, Electronic Components Div, 4601 N Arden Dr, El Monte, CA 91731. Circle 231 on Inquiry Card

CIRCLE 97 ON INQUIRY CARD
HYBRID 16-BIT D-A CONVERTERS
Series includes the DAC-HP16B with 16-bit binary resolution and ±0.003% linearity, and the 16D with 4-digit BCD resolution and ±0.005% linearity. Input coding is complementary binary and offset binary for the 16B and complementary BCD for the 16D. Binary version operates in both unipolar and bipolar modes with output voltages of 0 to 10 and ±5 V; BCD version operates in unipolar mode only with 0- to 10-V output. Datel Systems, Inc., 1020 Turnpike St, Canton, MA 02021. Circle 232 on Inquiry Card

2-WIRE STEPPER MOTOR
Intended for control functions, the 31300 motor directly converts electrical impulses into discrete angular steps of the output shaft. Operating from simple on-off pulses, the rotor turns 180 deg when power is applied and an additional 180 deg when power is removed; no power is consumed between pulses. Rotation is unidirectional, CW or CCW, and std available step angles are 36, 30, 6, and 0.36 deg. Output torque at 0.36-deg step angle is 2.5 oz-in (0.018 N-m) at rates up to 40 pulses/s. Haydon Switch and Instrument, Inc., 1500 Meriden Rd, Waterbury, CT 06705. Circle 235 on Inquiry Card

STATIC RAM BOARD
An 8k-byte memory for the S-100 bus, 8KRS is organized as 2 independently addressable 4k blocks with address selection by a jumper and plug system which can be changed while the board is plugged in. Onboard toggle switch provides write protection; logic also implements write protection of either or both 4k blocks via front panel controls. ICs are soldered, thus eliminating reliability problems associated with sockets. Pacific Digital, 2555 E Chapman Ave, Suite 604, Fullerton, CA 92631. Circle 236 on Inquiry Card

HEAT SINK
MaxiFin heat sink, designed for 10 W and under power dissipation, provides a max degree of heat dissipation at a minimal cost. Two models, with TO-3 and TO-66 hole patterns and a 1" (2.54-cm) fin height meet various heat reduction requirements. Sink accommodates plastic power packs and is easily mounted on PC boards. Vemaline Products, div of Osby and Barton, 487 Jefferson Blvd, Warwick, RI 02886. Circle 237 on Inquiry Card

DISC REPLACEMENT MEMORY MODULE
Standalone memory module for OEM replacements of fixed head discs has complete timing, core array drives, and address and data registers. Max storage capacity is 131,072 words x 18 bits. Use of byte control allows operation as 262,144 words x 9 bits. Up to 16 modules can be directly paralleled without external control through an internal module address selection. Operating modes of ECOM-S are read/restore, clear/write, and read/modify/write. Standard Memories/Trendata, 3400 W Segerstrom Ave, Santa Ana, CA 92704. Circle 233 on Inquiry Card

COMPACT SYNCHRONOUS MOTORS
GSI line of permanent magnet ac motors provides high torque outputs in a compact package. Operating voltages are either 115 or 230 Vac with power inputs ranging from 8 to 12 W. Rotor speeds are 250, 300, 500, or 600 r/min, and torque pullin values are 7.5, 8.0, or 9.5 oz-in (0.05, 0.06, or 0.067 N·m). Motors operate from 0 to 60°C with a temp rise of 55°C. Dielectric test is 1500 V rms. Models are reversible and gearhead compatible; they weigh 14 oz (397 g). Sportscape U.S., 730 5th Ave, New York, NY 10019. Circle 234 on Inquiry Card

MOTOR
SWEA INTERNATIONAL, INC.
Litton OEM Products
34 Maple Avenue, Pine Brook, N.J. 07058/911 (201) 575-8100
IN U.K. ADLER BUS SYSTEMS/OEM PRODS. Airp port House, Purley Way, Croydon, Surrey, England
IN FRANCE — SWEA INTERNATIONAL/OEM. 103-107 Rue de Tocqueville, 75017 Paris, France

CIRCLE 97 ON INQUIRY CARD 187
Electrosensitive printer EX-201 operates from 12 Vdc using a fixed stylus printhead. It is in light contact with a drive roller which moves paper under the head at up to 6 in (15.3 cm)/s. Alphanumeric printing speed is 800 char/s; char may be formatted horizontally or vertically on the paper to give line or message printing as desired. The printhead contains 120 tungsten styls embedded in a flexible urethane component with 0.5-mm separation and a built-in paper grounding element. Compact unit weighs 2.5 lb (1.1 kg). Axiom Corp, 5932 Alphanumeric, Glendale, CA 91202. Circle 238 on Inquiry Card

OPTICAL CHARACTER READER SYSTEM

Typewriter system enables typed text to be read and duplicated onto mag media of a word processing system for editing and printout, thereby allowing typewriters with OCR-B element to function as input devices for word processing systems. Feature permits use of 12-pitch typewriters, and reduces the need to replace or modify existing office equipment. System is capable of reading 12-pitch, single-spaced lines, and eliminates format restrictions for the typist. Hendrix, 612 Harvey Rd, Manchester, NH 03103. Circle 239 on Inquiry Card

SWITCHABLE ACOUSTIC COUPLER

The 103/202 is designed for dual 300-and 1200-baud operation for use with remote data entry and retrieval systems, enabling a terminal to be used with a single acoustic coupler at data rates of 110, 150, 300, 600, and 1200 baud. Protocol is readily accessible via an external switch. A Bell compatible 5-baud reverse channel is std; a 150-band FSK is optional. Std RS-232-C interface provides transparency with all data terminals. Omnitech Data Corp, 2405 S 20th St, Phoenix, AZ 85034. Circle 240 on Inquiry Card

15-BIT A-D CONVERTER

Model ADC 1215L combines a conversion time of 5.5 µs and high accuracy of ±0.004% with very high resolution—15-bit binary or 2's complement output—and linearity of ±0.002%. Power consumption is 2.2 W. The self-contained unit digitizes high speed analog input signals. The company's SAH 1215 DP-5 with differential input and "ping-pong" operation functions with the ADC for 160-kHz system operation. No external reference voltage source or amps are necessary. Phoenix Data, Inc, 3384 W Osborn Rd, Phoenix, AZ 85017. Circle 241 on Inquiry Card

ACOUSTIC COUPLER

Model 32 originate/answer coupler is Bell System 103/113 compatible, full or half duplex, with 300-bit/s data communication over marginal telephone connections. Linear phase active filters condition transmitted and received signals for optimum duplex operation by notching out interfering transmitter harmonics. Carrier detector circuit eliminates false carrier indication and permits reliable channel establishment over poor telephone circuits with received signal levels of ~55 dBm or lower. EIA RS-232 and 20-mA interfaces are included. Datec, Inc, PO Box 839, Chapel Hill, NC 27514. Circle 242 on Inquiry Card
COMPUTER SOFTWARE
Intermediate and Senior level positions are immediately available for individuals to serve in a consulting role as:

SYSTEM PROGRAMMERS
Qualified candidates will be expected to:
- propose courses of action
- to provide solutions to operating systems problems
- to assist in preparation of policy papers
Additionally, they will be expected to participate in program development and routine customer assistance functions.

Qualifications:
- several years recent Honeywell large scale experience
- GMAP and higher level language programming experience
- two or more years "hands on" experience with GCOS internals and/or GCOS ANALYSIS training

HARDWARE MONITORING EXPERIMENTERS
Qualified candidates will be expected to devise, set up, conduct experiments using COMTEN equipment on large scaled Honeywell and IBM computer systems.

Qualifications:
- several years "hands on" experience with D416, D7900, D8000 hardware monitors
- FORTRAN programming experience
- general knowledge of simulation techniques and software computer performance evaluation procedures
- a demonstrated writing ability

For prompt consideration, send resume and salary requirements to:
Dianne F. Reason
COMPUTER SCIENCES CORPORATION
Systems Division
6565 Arlington Boulevard
Falls Church, Virginia 22046

An Equal Opportunity Employer

COMPUTER SCIENCES CORPORATION
Major Offices and Facilities Throughout The World
An Equal Opportunity Employer M/F

CIRCLE 101 ON INQUIRY CARD

PRODUCTS

POLLABLE ASCII CHARACTER BUFFER
Model 721Z is designed for data or message buffering in centralized polling applications over switched public telephone networks. Unit consists of a microprocessor-based control section and up to 16 memory modules, all contained in a small card file. Buffer is equipped with an input port for attaching data/message source. An output port connects to a telephone line for polling by a distant location via dialup connection over the network. Conrac Corp, Alston Div, 1724 S Mountain Ave, Duarte, CA 91010.

Circle 243 on Inquiry Card

DIGITAL DATA SIGNAL ADAPTER

Capability of the NCS4000 network control system has been extended with the E1200 adapter to include IBM 3800 systems that contain remote loops of daisy-chained terminals. Discontinuous terminal subloops can be easily identified at the central site and, if necessary, bypassed. A direct replacement for the IBM RPO adapter, the unit can be combined with a DA300 module to provide automatic dial backup. Compatible with the company's 1200- and 2400-bit/s modems, it performs the conversion between IBM and EIA signals. Intertel, 6 Vine Brook Pk, Burlington, MA 01830.

Circle 244 on Inquiry Card

SOLID-STATE SYNCHRO MODULES
Series of control transformer modules have std accuracies of ±6, ±15, or ±30 min of arc. Units simultaneously accept synchro or resolver inputs of 11.8 and 90 V, 400 Hz, or 90 V, 60 Hz, and 14-12-10-bit binary digital data. Gradients are 0.4 or 1 V rms/deg; output angle range is ±7 or ±12.5 deg. Series of converters is insensitive to ±10% amplitude and frequency variations, ±5% power supply variations, and accuracy applies over the op temp range. Computer Conversions Corp, 8 Dunton Ct, East Northport, NY 11731.

Circle 245 on Inquiry Card

It's What's Inside That Counts

"40 DP" TIMING BELTS
Recommended for light duty fractional horsepower applications, Fenner "40 DP" timing belts offer the ultimate in synchronized engagement and precision performance. These belts have excellent flex as well as resistance to abrasion, ozone and oil. The slip-proof feature provides continuous accuracy and reduces strain on bearings as compared to flat belts or V-belts. Constant pulley gear contact insures smooth drive and minimum wear.

FENNER AMERICA
400 East Main St.
Middletown, Conn. 06457
Tel: 203-346-7721

CIRCLE 102 ON INQUIRY CARD
Model 1200 is capable of supplying an accurate data timing translation every 15 deg of transport shaft rotation. This configuration enables inexpensive timing of data because it is built into the tape reader head and is operated by a 9th starwheel, reading an encoded transport shaft. Unit can be supplied with electromechanical unidirectional drive of 35 char/s; step motor drive (bidirectional) of 150 char/s; synchronous unidirectional motor drive of 60/72/105 char/s; or any other motor drive. Data Peripheral, Inc, 23 Vreeland St, Lodi, NJ 07644. Circle 246 on Inquiry Card

**PRINTER/PlotTER DATA EXPANSION BUFFER**

Model P512 FIFO buffer is contained on a PC board, which plugs directly into the spare slot in the card cage of a Printronix® unit. Interconnecting cabling is provided. Transparent to system interfaces and software, and requiring no modifications to the printer/plotter, the 512-char device has 2 clocks for data input and output. Users can increase system throughput up to 50% in plotting applications and 25% in printing. USDATA Engineering, Inc, 14241 Proton Rd, Dallas, TX 75240. Circle 248 on Inquiry Card

**AUTOMATED TEST SYSTEM**

Digital testing, guided probe fault isolation, fault detection to the failed device, and optionally, the ability to perform digital logic simulation are supplied by the ATS-961. Features include a test rate of 200k tests/s, a capacity for 256 stimulus/response leads, external synchronization of a digital test pattern application, array software to allow data analysis, and ATLAS programming. A second test station can be accommodated for simultaneous testing of different board types. Texas Instruments, Inc, Digital Systems Div, PO Box 1444, Houston, TX 77001. Circle 250 on Inquiry Card
COMPACT CARD RECORDER
The HRC recorder offers input choices of analog, incremental, time, or any two combinations for X-Y or T-Y applications. Measuring 6.875 x 5.5 x 14" (17.5 x 14 x 36 cm), the unit uses std computer punch cards allowing a record size of 2.5 x 5.5" (6.4 x 14 cm). Recording area is visible through clear sliding cover. Preprinted cards can be used for subsequent data processing. Permanent pen trace can be continuous, intermittent, or dotted under control of the std electric pen lift. Houston Instrument, 1 Houston Sq, Austin, TX 78753. Circle 251 on Inquiry Card

PAPER TAPE READER/PUNCH
Combination unit with parallel or serial (RS-232) interface features a punch that operates at speeds up to 75 char/s and a reader that transmits up to 300 char/s. Moduperf punch mechanism of SRP-3075 is guaranteed to perforate min of 1M ft (305 km) of paper tape. The 12" (30-cm) unit interchangeably punches Mylar, Mylar laminates, oiled, unoiled, rolled, and folded tapes without readjustment or modification. Features are easy tape loading, chad removal, and access to controls. Data Specialties, Inc, 3455 Commercial, Northbrook, IL 60062. Circle 252 on Inquiry Card

MEGABYTE MEMORY MODULE
Large capacity memory card configured as 1088k x 8 possesses an additional 64k capacity allowing for implementation of various error checking methods while maintaining a 1M-byte capacity for data. Memory is a complete random access 2-wire, 2½ D core memory, packaged on a pluggable PC card. System chassis accommodates up to 4M-byte modules, 2 I/O cards, and a power supply within 17.5" (44.5 cm) of vertical rack space. Electronic Memories & Magnetics/Commercial Memory Products, 12621 Chadron Ave, Hawthorne, CA 90250. Circle 253 on Inquiry Card

Intel compatible data acquisition system for only $495*

The low-cost ADAC Model 735 series of data acquisition systems is mounted on a single PC board that plugs into the same card cage as the Intel SBC-80/10, and SBC-80/20 single board computers and also the Intel MDS-800 microcomputer development system. The Model 735 bus interface includes a software choice of program control or program interrupt and a jumper choice of memory mapped I/O or isolated I/O. The basic 735 OEM system which is contained on a single PC board (12" x 6.72" x 0.4") consists of 16 single-ended or 8 differential analog input channels, either voltage or current inputs (4-20 mA or 5-50 mA), 12 bit high speed A/D converter, sample and hold and bus interface. The throughput rate of the Model 735 is 35 KHz. Optionally available is the capability of expanding on the same card to a total of 64 single ended or 32 differential voltage/current inputs, up to two 12 bit D/A converters, software programmable gain amplifier with auto zero circuit, scope control and third wire sensing.

ADAC Corporation, 15 Cummings Park, Woburn, MA 01801. (617) 935-6668

*Price in quantities of 1 to 4.
LINE PRINTER

The LP 3036 provides high speed 300-line/min printout in 36-, 42-, or 60-col format or char-at-a-time operation. Simplified unit features 6 actuators that apply pressure to paper against scanner to print characters in a 9 x 7 matrix pattern; each actuator scans multiple columns and travels 0.002" (0.005 cm). Print mechanism is controlled by a microprocessor. Printer weighs 12 lb (5.4 kg), and measures 4.78 x 7 x 9" (12.14 x 17.8 x 17.8 cm). Miltope Corp., 9 Fairchild Ave, Plainview, NY 11803.

Circle 254 on Inquiry Card

DISPLAY TERMINAL

Two 12" (30.5-cm) CRTs, designed for alphanumeric and graphic data display applications in computer terminals, offer sharp corner focus and high resolution characteristics. T31-59P4 is a 100-deg deflection CRT with 1500-line resolution; T31-62P4 is a 90-deg deflection CRT with 1200-line resolution. Features are rectangular direct view display design and banded integral implosion protection with mounting lugs. Tubes are available in most std phosphors. Panasonic Electronic Components Div, 1 Panasonic Way, Secaucus, NJ 07094.

Circle 255 on Inquiry Card

SWITCHING POWER SUPPLY CAPACITORS

Type 139R thermal pack aluminum electrolytic capacitor features ESR values from 0.0030 Ω at 20 kHz at ±30% tolerance; capacitance tolerance at ±20%; up to 20-A ripple current at 85°C and 20 kHz; and op temp range from −55 to 85°C. Other output capacitors are the 100, 101, 300, and 500 series, and 557 and 057 premium-grade models, offering op temp ranges from 105 to 125°C. Input types are the DCM and 500 thermal pack models and computer-grade type 066 with op temp range to 85°C; and 2 premium-grade capacitors, types 057 and 557 with ranges to 105 and 125°C, respectively.

Sangamo Capacitors Div, PO Box 128, Pickens, SC 29671.

Circle 256 on Inquiry Card

OPEN FRAME HI-REL POWER SUPPLY MODULES

Delivering full power at amb temp of 0 to 50°C, derated to 40% at 71°C, the NL series offers typ efficiency of 45 to 60%. Std input is 105 to 125 V rms, with 210 to 250 V rms also available. Input frequency is 47 to 440 Hz. Single output versions feature 0.02% line and 0.1% load regulation; dual/triple output modules offer 0.1 and 0.2%, respectively. Typ pk-pk voltage is 1.5 mV. Also provided are remote error sensing and protection against over/reverse voltages and short circuits. Abbott Transistor Labs, Inc, 5200 W Jefferson Blvd, Los Angeles, CA 90016.

Circle 257 on Inquiry Card

PDP-11 interface

for IEEE 488-1975 standard devices

GPIB11-1

Now, PDP-11 users can configure complete computer control measurement systems, at low cost, and with commercially available instruments.

National Instruments offers a complete package that allows PDP-11 users the versatility of using the growing number of instruments that comply with the IEEE 488-1975 standard bus. The National Instruments package includes the GPIB11-1 plug-in board, complete software package in FORTRAN, BASIC or MACRO, cable and connectors. And the GPIB11-1 is so low priced that it makes conversion truly low cost, in addition to being easy.

For more information about our complete package, write or call, today.

New standard interfaces from

National Instruments
8330 Burnet Road
Austin, Texas 78758
Phone (512) 453-3475

When Honeywell saw our MICRO-68 Microprocessors, they bought them.

So should you.

Honeywell is currently using the MICRO-68 as both a training device for employees, and at the same time, for extensive industrial prototyping. The reasons companies like Honeywell, as well as colleges and universities, are using the MICRO-68 microprocessor are as simple as the units themselves. The MICRO-68 comes complete and ready to run, has a self-contained power supply, hexadecimal keyboard, six-digit LED display, 512 word PROM resident monitor, and many other features and peripherals. And it is easily affordable.
**PROGRAMMABLE PULSE GENERATOR**

Programmable timing accuracies of 2% of programmed value with a repeatability of 0.5% are available in model 8160A. All pulse parameters are programmable. Pulses are generated from 1 Hz to 50 MHz. Transition time of ±1% is specified for programmed repeatability. Basic pulse generator is single channel with a dual channel option, and can store and recall up to 9 complete instrument settings. Operating mode settings, pulse parameters, and output settings are recalled by simply pressing 2 buttons, or by addressing 1 of 9 storage registers via the interface bus. Pulse period is settable from 10.0 ns to 999 ms with 3-digit resolution. Internal and external trigger modes as well as external gate and counted burst are provided. Hewlett-Packard Co, 1501 Page Mill Rd, Palo Alto, CA 94304. Circle 258 on Inquiry Card

**LSI-BASED INDUSTRIAL CONTROL SYSTEM**

IP300, designed to supply programmable process I/O to localized applications, combines the 16-bit LSI-11 microcomputer with analog and digital I/O in a single box, and handles up to 78 I/O modules. Unit has 56k bytes of MOS memory, dual flexible disc unit, DECwriter II console terminal, RSX-11S real-time operating system, and space for up to eight I/O modules. Task scheduling is primarily event-driven, allowing the user to assign a software priority for each active task. Because RSX-11S is memory-based, program development and system generation are carried out on a separate processor running RSX-11M and transported using flexible disc. Programming is supported in macro assembly language, FORTRAN IV, FORTRAN IV-Plus, and ISA std process I/O subroutines. Digital Equipment Corp, Maynard, MA 01754. Circle 259 on Inquiry Card

**DOT MATRIX LINE PRINTER**

Model 160 is a commercial grade dot matrix machine which operates bidirectionally at 165-char/s and has graphics capabilities since each of the 9 printhead wires is under software control. Features include logic seeking capabilities for fast throughput, reinking rollers for ribbon life up to 50M char, jumper-selectable primary voltage (110-220 V, 50-60 Hz), Hydra Ballistic™ printhead for long life. Std software supports the 96-char ASCII set, but the user may change char easily. Tractor-operated paper feed allows dots to be placed immediately adjacent either horizontally or vertically, giving graphics capability at 3000 dot locations/in². Unit accepts paper from 4 to 15" (10 to 38 cm) wide and prints up to 132 char/line. Malibu Design Group, Inc, 2110G Nordhoff St, Chatsworth, CA 91311. Circle 260 on Inquiry Card
PRODUCTS

DOCUMENT/PASSBOOK PRINTER

Designated CP210, model III, the printer accepts various documents, passbooks, and multipart forms from 2.5 to 8.5” (6.4 to 21.6 cm) wide and 2.5 to 30” (6.4 to 76 cm) long, without operator intervention or machine adjustment. It prints 60 lines/min. A microprocessor-controlled interface is incorporated to allow a document to be positioned up or down in increments of <1 line, assuring accurate positioning of the printed line. It can be configured for single or shared operation. Okidata Corp, 111 Gaither Dr, Mt Laurel, NJ 08054. Circle 261 on Inquiry Card

PRINTING COUNTER

Capable of recording flow of natural gas or other liquids along with optional time and date data, unit consists of a 6-digit totalizing-counter that operates at speeds up to 600 impulses/min, and prints decades for alphanumeric capability. Life rating is 50M impulses, 1M printing cycles, and 0.5M reset operations. Printer/counter prints on paper tape, cards, or both at speeds up to 1 line/s. Optional time and date register is available. Sodeco Group, Landis & Gyr NA, Inc, 4 Westchester Plaza, Elmsford, NY 10523. Circle 263 on Inquiry Card

HYBRID D-A CONVERTERS

With settling times as low as 25 ns to 0.1%, the HDS-0820 and -1025 have resolutions of 8 and 10 bits, respectively, and are packaged in 24-pin DIPs. Active laser trimming has been used to produce high accuracy and adjustment-free performance. Microcircuit DACs have full 10-mA output current to drive transmission lines or other low impedance loads directly. Series is optionally available with MIL-STD-883 Level B processing for ultrahigh reliability. Computer Labs, Inc, 505 Edwardia Dr, Greensboro, NC 27409. Circle 264 on Inquiry Card

HIGH DENSITY DIGITAL HEAD

A line of high performance digital heads for applications with 0.25” (6.35-mm) compatible ANSI/ECMA/ISO digital cartridges have max recording density of 3200 frpi. Available for read only, write only, read/write, and read-after-write applications are 1-, 2-, and 4-track models. Modified units can be designed to meet customer specs. All models feature choice of pin or lead connections. Head mount provides track location in azimuth and zenith, and ETL variable. Brush Magnetic Heads, div of Forglo Corp, Third and Reagan Sts, Sunbury, PA 17801. Circle 265 on Inquiry Card

BET, YOU DIDN'T KNOW!

OAE's new PP-2708/16 PROM Programmer is the only programmer with all these features:
- Converts a PROM memory socket to a table top programmer. No complex interfacing to wire—just plug it into a 2736 memory socket*
- A short subroutine sends data over the address lines to program the PROM
- Programs 2 PROMs for less than the cost of a personality module. (2708s and TMS 27166)
- Connect 2 or more in parallel—super for production programming
- Complete with DC to DC switching inverter and 10 turn cermet trimmers (for precision pulse width and amplitude alignment)

Pat's Pending

All packaged in a handsome aluminum case
PP-2708/16 ........ A & T $295. KIT $245.
PP-2716 (Programs Intel's 2716) ............ A & T $295. KIT $245.

OAE

Oliver Advanced Engineering, Inc, 976 West Wilson Avenue Glendale, Calif 91203
(213) 240-0660

Hewlett-Packard 9825/31 Users...

Now you can expand the Memory of your system with a more versatile, lower cost Memory from Infotek.
Never heard of Infotek? Ask any 9830 owner.

Infotek Systems
1400 N. BAXTER STREET • ANAHEIM, CALIF. 92806
(714) 956-9300 • TWX 910-591-2711
PROCESSOR TERMINAL

MCS-PT112/32 is a self-contained computer system with display, disc storage, full keyboard, and 12-slot motherboard for use either as a standalone processor or as a processor terminal in a larger system. Features include a 15" (38-cm) high resolution monitor with full upper and lower case ASCII keyboard that has 8 user-designated special function keys, and 16-key numeric cluster pad. One Shugart SA-400 minifloppy disc drive is std. The 12-slot mainframe contains a CPU board with 8080 processor and a special circuit that implements a startup "jump to" routine to any user-selected byte address. 32k static RAM is provided; additional RAM is optional. A disc controller handles 3 minidrives. TEI, Inc, 5636 Etheridge St, Houston, TX 77017. Circle 266 on Inquiry Card

16-SEGMENT ALPHANUMERIC LED DISPLAY

HA 4041 presents the entire alphabet, digits from 0 to 9, plus, minus, equal, and summation signs, and other symbols. The 16-segment LED display offers an alphanumeric set comprising 64 characters, each 4-mm high. Four such displays are combined on one module with associated electronics. Modules can be arranged in rows of practically unlimited length. Each contains a decoder for the 64-char ASCII set, multiplexer, memory, and LED driver stages. Externally, the circuits behave like a RAM; operating voltage of 5 V permits easy interfacing with standard logic levels. Display units put out 0.1 mcd/segment with a viewing angle of 20 deg from all sides. Up to 16 displays (four modules each 25 mm wide) can be lined up. Siemens AG, Postfach 103, D-8000 Munchen 1, Federal Republic of Germany. Circle 267 on Inquiry Card

POWER BREADBOARD CIRCUIT EVALUATORS

Powerace models 101, 102, and 103 feature industry accepted Super-Strip SS-2s and accept all DIP sizes, TO-5s, and discretes with leads to 0.032" (0.08 cm) dia. All offer 256 5-tiepoint terminals and 16 25-tiepoint buses, fused power supply, and ground plane. 101, 102, and 103 have power supplies and line and load regulations of 5 to 15 Vdc, 500 mA, and <3% at 120 Vac =8%; 5 Vdc, 1 A, and <1%; and 5 Vdc, 750 mA, 15 Vdc, 250 mA, and -15 Vdc, 250 mA, and <1%, respectively. 101 features a 0- to 15-V meter, and a voltage adjust knob; the 102 has 4 slide switches with logic 0 or 1 output, and 2 momentary slide switches; and 103 provides a 15-0-15-Vdc meter, 2 LEDs, 2 slide switches, and 2 momentary slide switches. A P Products, 72 Corwin Dr, Box 110, Painesville, OH 44077. Circle 268 on Inquiry Card

OEM Development Tools for Data Security

Info-guard modules, available now.

Flexible plug-in cards that make it easy to add encryption to your data processing and data communication systems. Boards compatible with the Motorola 6800 and Intel 8080 microprocessor systems are designed to give you multiple options in developing prototype systems. And they're available off-the-shelf. So you can quickly learn how easy it is to add encryption. And when you have determined the design that best suits your individual requirements inexpensive custom hardware can then be produced to meet those specific requirements.

Call your nearest Motorola Semiconductor Products Sales Office or an authorized distributor for standard hardware prices and delivery time. For custom hardware development, contact James Booth at 602/949-4735 or write to him at Motorola's Government Electronics Division, Dept. F-5, P.O. Box 2606, Scottsdale, AZ 85252.
Choose an INSTANT-PERIPHERAL™ for highly reliable cassette recording in microprocessor-based systems.

Now there’s a ready-made solution for your low-cost digital storage needs. And EPI’s Speed Tolerant Recording (STR®) technique provides error rates of less than 1 bit in 100 million for high data reliability.

The STR-150 and 300 interface easily with your microprocessor-based systems. Use them for automatic bootstrap, backup memory and field retrofit resident loaders—wherever you need fast, reliable program loading to restore lost programs, change programs or run diagnostic routines. The STR-300 is also ideal for data storage applications such as intelligent terminals, allowing you to store transaction data and remotely access for off-line data processing.

Look into an INSTANT-PERIPHERAL™ for your program loading and data storage needs. Contact Electronic Processors, Inc., 1265 W. Dartmouth Avenue, Englewood, Colorado 80110. Phone (303) 761-8540.

STR-150 provides full remote signal or character control of all transport functions. It includes read-write electronics, control and logic, and motor-control logic. Just supply a mounting location, power supply and interface with the controlling I/O device. $374 in '00.'s

STR-300 is microprocessor based for added flexibility. Like the STR-150, it is fully remote controlled and easily interfaced, but includes a buffer memory for incremental or character-by-character recording and play-back. $685 in '00.'s
ALPHANUMERIC DATA TERMINAL

Transactor III uses a microprocessor to provide features that include synchronous or asynchronous communications line support for dedicated or polled multidrop environments. Terminal has a single line 32-char gas discharge display and a 53-key TTY-style keyboard. It can be directly attached to any computer with an RS-232 or 20-mA current loop interface or to a communications line through a modem. Switches allow selection of operating mode, including 110- to 9600-baud transmission speeds, full- or half-duplex, even/odd/no parity, and station address. Std unit supports ASCII-coded data with EBCDIC as an option. An expanded 256-byte data buffer option allows up to 8 lines of data to be accessed offline. Computerwise, Inc., 4006 E 137th Terr, Grandview, MO 64030. Circle 272 on Inquiry Card

PROGRAMMABLE TERMINAL CONTROLLER

A microprocessor-based controller, the 8B1 is capable of handling terminal speeds of 10, 30, or 120 char/s on private wire systems with an 8B1 protocol and offers an array of terminal diagnostics. A modified version of the Smarts controller, the unit uses only its communications processor with 4k of memory to control terminal polling and selection by a computer in both full- and half-duplex operations. The controller can be programmed to handle modified 8B1 as well as other protocols. Every terminal station includes a panel which provides controls for normal status and alarm indicator lamps, provides a hardware address for both selection and polling, and will respond to a roll call after receiving a message to indicate correct receipt. Western Union Data Services, 70 McKee Dr, Mahwah, NJ 07430. Circle 273 on Inquiry Card

CRT TERMINAL/PRINTER PERIPHERAL PACKAGE

Combining the company's ADM-3A Dumb Terminal™, model 210 Ballistic™ printer, and interconnecting cable, Dumb Connection™ peripheral package provides flexibility to have both video display terminal and 180-char/s RO serial printer for about the same price as a comparable speed KSR printer. Terminal features 59 data entry keys, a 24-line, 12" (30.4 cm) screen, and 1920-char display. 33 positive action switches allow user to activate a choice of 11 baud rates (75 to 19.2k bits/s), RS-232-C interface, or 20-mA current loop. Bidirectional printer outputs 132-char lines at 75/min. Its matrix printhead uses a lead screw drive system coupled to a dc servo motor for left and right movement. Lear Siegler, Inc/EIB, Data Products, 714 N Brookhurst St, Anaheim, CA 92803. Circle 274 on Inquiry Card

Plug into an INSTANT-PERIPHERAL™
for highly reliable cassette program loading and storage.

EPI's Speed Tolerant Recording (STR™) technique gives you error rates of less than 1 bit in 100 million. That's reliable! Good enough for recording, storing and loading critical programmable controller instructions or digital system diagnostic routines. Unlike many loaders using low-cost cassettes, these systems offer guaranteed unit-to-unit compatibility. That's backed by experience with more than 4000 units in the field.

Fast, reliable program loading... convenient program and data storage... easy interface to your system. Good reasons to rely on an INSTANT-PERIPHERAL™ for all your low-cost digital recording and programming tasks. Contact Electronic Processors, Inc., 1265 W. Dartmouth Ave., Englewood, Colorado 80110. Phone (303) 761-8540.

8-bit parallel STR-110 allows memory dumps or program loading up to 125 characters per second. $1210 in single quantity.

Microprocessor controlled STR-LINK II provides manual or remote control of Standard RS-232 functions via handshake lines or with control characters in serial data stream. Buffer option allows 9600 peak BAUD rate. Starts at $1650 in single quantity.

Custom designs, like this STR-110T for the Texas Instruments 5TI Programmable Control System, can handle special loader needs. We can provide automatic verification in both read and write modes, remote control and more. Just ask us.
CARTRIDGE TAPE TRANSPORT

Model 650, a rugged, compact transport for use with 3M DC300A data cartridges, makes a memory module capable of storing up to 23M bits of unformatted digital data. It provides precise 30-in/s (76-cm/s) tape speed which, at ANSI compatible 1600-bit/in (630-bit/cm) PE recording density, yields a 48k-bit/s data transfer rate. Electromechanical module requires only 3.0125 x 7" (7.9 x 17.8 cm) of front panel space. Cartridge is activated by plugging directly into transport via slot in the front panel bezel. Design uses patented belt drive to uncouple motor mass from capstan, thus preventing tape cartridge damage. An optical tachometer provides precise tape control. Unit accesses any location in 23M-bit memory within about 20 s. North Atlantic Industries, Inc, Qantex Div, 200 Terminal Dr, Plainview, NY 11803. Circle 275 on Inquiry Card

S-BCD CONVERTER MODULES

Miniature, high performance, single module tracking converters accept 3-wire synchro or 4-wire resolver input data over a frequency range of 50 to 1200 Hz, and provide accurate, real-time conversion of angular displacement data to BCD format where direct, 3- or 4-digit display is required. The 4-decade output 168C650 provides angular displacement data from 0 to 359.9 or ±179 deg with an operating accuracy of ±6 min ±0.9 LSB, while the 3-decade 168C750 outputs 0 to 359 or ±179 deg accurate to ±30 min ±0.5 LSB. All accuracies are guaranteed over 5 Vdc ±5% at 500 mA and 11.5 to 17 Vdc at 60 mA power supply ranges, and 0 to 70°C std and −55 to 105°C optional op temp ranges. Units accept inputs at either 11.8 or 90 V rms. Control Sciences, Inc, 8399 Topanga Canyon Blvd, Canoga Park, CA 91304. Circle 276 on Inquiry Card

LOGIC ANALYZER DISPLAY FORMATTER

Monitoring activity on the IEEE-488 bus in sequence, DF2 allows users of programmable instrumentation to link different types of instruments to a digital controller for display and analysis. Formatter displays bus control and device-dependent messages in IEEE-488 mnemonics. Information is acquired synchronously using the data valid line as a clock. Up to 256 instructions are stored in the 7D01 logic analyzer, then disassembled and displayed in mnemonic format 18 instructions at a time. States of ATN, EOI, SRQ, and REN management lines and 8 data lines are displayed in hex or decimal form. Four additional lines of data are user-definable and are displayed in binary. Tektronix, Inc, PO Box 500, Beaverton, OR 97077. Circle 277 on Inquiry Card
Coaxial Cable Connectors
Dimensional diagrams, charts, and electrical, physical, and environmental performance characteristics of coaxial cable connectors are included in 16-page catalog. TRW Cinch Connectors, an Electronic Components Div of TRW Inc, Elk Grove Village, Ill. Circle 300 on Inquiry Card

Miniature Precision Motors
Catalog provides torque curves, dimension and weight data, t yp drive circuits, and temperature information on Big Inch stepper, servo-, and integrating motors. Hayward Switch & Instrument, Inc, Waterbury, Conn. Circle 301 on Inquiry Card

TTL Devices
Containing logic block diagrams and tables of basic specs and parameters for 80 TTL devices, catalog also provides cross-reference chart to major manufacturer numbers. NEC America, Inc, Electron Devices Div, Santa Clara, Calif. Circle 302 on Inquiry Card

Monolithic Converters
"Analog Dialogue" includes application and design notes, descriptions, and diagrams and graphs for monolithic and A-D converters, digital thermometer, analog t/o board, and analog signal-handling. Analog Devices, Inc, Norwood, Mass. Circle 303 on Inquiry Card

Optoelectronics

Technical Reporting
Technical Report Standards, a handbook covering preparation, writing, and presentation of technical information, sets forth standards for accepted formats, correct data presentation, and use of graphs, tables, and illustrations. Price is $5.95 (softcover). Banner Books International, Banner Bldg, 7435 University Ave, La Mesa, CA 92031.

Magnetic Media

Planar/Modular Memories
Data sheets for DEC PDP-11 users depict design features, specs, and addressing and operating data for planar and modular memories. Monolithic Systems Corp, Englewood, Colo. Circle 305 on Inquiry Card

Digital Tester
Folder includes data sheet providing specs, technique briefs explaining functions, and application notes describing the 851 tester's use in troubleshooting. Tektronix, Inc, Beaverton, Ore. Circle 306 on Inquiry Card

DC Power Supply Designs
Instructions, graphs, charts, tables, and application notes are contained in booklet geared toward designers desiring to create custom systems from submodules and accessories. Powertec, Inc, Chatsworth, Calif. Circle 307 on Inquiry Card

Converter Testing
Discussing A-D and D-A converter specs, application note defines and illustrates examples of testing techniques with the 2230 automatic test system. GenRad, Inc, Concord, Mass. Circle 308 on Inquiry Card

Pocket Calculator
Slide-rule energy calculator computes dollar savings/yr and payback period in months, realized when using drip-proof and fan-cooled motors. Gould Inc, Electric Motor Div, St Louis, Mo. Circle 309 on Inquiry Card

Modems
Comparison of features between two 4800-bit/s modems is offered in booklet illustrated with numerous photos and diagrams. Racal-Milgo, Inc, Miami, Fla. Circle 310 on Inquiry Card

Software Packages
Bulletins detail features of std software packages for the company's microcomputer line, discussing micro and minicomputer resident assemblers, debug, and high level language packages. Wyle Laboratories/Computer Products, Hampton, Va. Circle 311 on Inquiry Card

Power Supply Applications
Power supply decoupling, preloading, and input transient suppression methods are treated tutorially in "Watts Up" journal, which also describes ac-dc and dc-dc supplies. Semiconductor Circuits, Inc, Haverhill, Mass. Circle 312 on Inquiry Card

Sonic Digitizing
NT-101 Grafix/Pen™ sonic digitizer, consisting of a stylus or cursor, electronics package, and sensor bar, is detailed in technical bulletin covering specs and dimensions. Science Accessories Corp, Southport, Conn. Circle 313 on Inquiry Card

Text Editing System
Booklet describes and gives examples of Aristotab™, an information management subsystem for word processing, which also performs arithmetic operations. Proprietary Computer Systems, Inc, Van Nuys, Calif. Circle 314 on Inquiry Card

μProcessor Display Interfaces
Brochure provides summary of interfaces including video RAM, graphic, and alpha chip lines, with descriptions and tables specifying physical and electrical characteristics of each. Matrox Electronic Systems, Montreal, Quebec, Canada. Circle 315 on Inquiry Card

Memory/LSI Data
Expands on reliability of LSI devices with data summaries of failure rates, screen and burn-in results, demonstration and environmental testing, field operation, and failure modes. Cost is $50 prepaid, $60 non-U.S. (#M3R-7). Reliability Analysis Center, Griffiss AFB, NY 13441.
On June 25, 1876, George Armstrong Custer ignored his scouts' warnings of many Indians gathered at Little Big Horn. So he rode out with 250 men to "surround" 6,000 Indians. This was a serious error.

Numbers can make all the difference.

It is always a serious error to ignore numbers or talk about them in vogue terms. BPA (Business Publication Audit of Circulation, Inc.) guarantees the circulation figures of our member magazines — issue after issue. When you advertise in BPA-audited magazines, you get precise, nonpromotional numbers.

BPA We count, so your ads will.

This BPA-audited magazine donated the space for this ad, with creative and production costs contributed by BPA agency and advertiser members.
NOTE: The number associated with each item in this guide indicates the page on which the item appears—not the reader service number. Please do not circle the page number on the reader service card.
# Guide to Product Information

<table>
<thead>
<tr>
<th>PAGE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microprocessor</td>
<td>192</td>
</tr>
<tr>
<td>Electronic Product</td>
<td>138</td>
</tr>
<tr>
<td>16-Bit Microprocessor</td>
<td>140</td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>140</td>
</tr>
<tr>
<td>Microprocessor with Software Package</td>
<td>143</td>
</tr>
<tr>
<td>Fairchild Camera &amp; Instrument/ Semiconductors Products</td>
<td>146</td>
</tr>
<tr>
<td>Microprocessor System Chips</td>
<td>148</td>
</tr>
<tr>
<td>RCA/Advanced Technology Laboratories</td>
<td>150</td>
</tr>
<tr>
<td>Microprocessor Family</td>
<td>152</td>
</tr>
<tr>
<td>Advanced Micro Devices</td>
<td>154</td>
</tr>
<tr>
<td>Mil-Spec Microprocessor</td>
<td>156</td>
</tr>
<tr>
<td>Intel</td>
<td>158</td>
</tr>
<tr>
<td>DRIVERS AND DECODERS</td>
<td>160</td>
</tr>
<tr>
<td>Addressable Peripheral Drivers</td>
<td>162</td>
</tr>
<tr>
<td>Signetics</td>
<td>164</td>
</tr>
<tr>
<td>Power Driver for Print Hammers</td>
<td>166</td>
</tr>
<tr>
<td>Fairchild Camera &amp; Instrument/ Semiconductors Products</td>
<td>168</td>
</tr>
</tbody>
</table>

---

## CITIZEN SERIES 8000 PRINTERS

heavy-duty
132 Columns
250-720 LPM

Chain Printer
Excellent Quality and Price

Manufactured by
CITIZEN WATCH CO.
Tokyo, Japan

---

**If you are an OEM in the computer industry, you know the crucial importance of gaining a competitive edge. We know it, too.**

CITIZEN is the largest independent line printer manufacturer in Japan. We are new in the U.S. market. A very tough market, and we are growing fast because we offer our clients a very advantageous price/performance mix. The competitive edge.

The Citizen Series 8000 Line Printers are available in two basic models, with the following minimum speeds:

- Model 8201
  - 200 LPM — 48 characters — 720 LPM
  - 250 LPM — 54 characters — 850 LPM
  - 144 LPM — 26 characters — 444 LPM

- Model 8601
  - 200 LPM — 48 characters — 720 LPM
  - 250 LPM — 54 characters — 850 LPM
  - 144 LPM — 26 characters — 444 LPM

Full details on the competitive edge offered by the Citizen Series 8000 printers are yours for the asking. Call or write to:

Mike M. Fujikawa
Marketing Manager, Line Printers
C. ITOH ELECTRONICS, INC.
5301 Beethoven Street
Los Angeles, California 90066
Telephone: 213/590-7778

Distributed by:

---

**INPUT/OUTPUT AND RELATED EQUIPMENT**

**CHARACTER/MARK RECOGNITION EQUIPMENT**

OCR System
Hendrix: 188

**DATA TERMINALS**

Data Terminals
Data General: 26
Texas Instruments/Digital Systems: 57

**CRT Display Terminals**

Beehive International: 159
Datamedia: 176
Hewlett-Packard: 47
Infotek: 158
Telefax/Research: 205

**CRT Terminal/Printer System**

Lea Siegler/EID Data Products: 197
Programmable Terminal: 95

**Printer Terminals**

Diablo Systems/Xerox: 193
General Electric/Data Communications Products: 196

---

202

CIRCLE 116 ON INQUIRY CARD
<table>
<thead>
<tr>
<th>PAGE</th>
<th>PAGE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Communications Terminals</td>
<td>PAGE</td>
<td>PAGE</td>
</tr>
<tr>
<td>Computerwise</td>
<td>Compute Services</td>
<td>Western Union Data Services</td>
</tr>
<tr>
<td>Terminal Controller</td>
<td>Western Union Data Services</td>
<td>197</td>
</tr>
<tr>
<td>Western Union Data Services</td>
<td>197</td>
<td></td>
</tr>
<tr>
<td>DISPLAY EQUIPMENT</td>
<td>Communications Video Monitor</td>
<td>Digitech Data Industries</td>
</tr>
<tr>
<td>Communications Video Monitor</td>
<td>Digitech Data Industries</td>
<td>190</td>
</tr>
<tr>
<td>Word Processing/Text Editing Display</td>
<td>CPT</td>
<td>190</td>
</tr>
<tr>
<td>CRT Controller IC</td>
<td>Nucleonic Products</td>
<td>164</td>
</tr>
<tr>
<td>Nucleonic Products</td>
<td>164</td>
<td></td>
</tr>
<tr>
<td>GRAPHIC EQUIPMENT</td>
<td>Color Graphic Display Terminal</td>
<td>Hitachi</td>
</tr>
<tr>
<td>Color Graphic Display Terminal</td>
<td>Hitachi</td>
<td>133</td>
</tr>
<tr>
<td>Hitachi</td>
<td>133</td>
<td></td>
</tr>
<tr>
<td>Ramtek</td>
<td>73</td>
<td></td>
</tr>
<tr>
<td>Color Graphic Display System</td>
<td>Ramtek</td>
<td>182, Cover IV</td>
</tr>
<tr>
<td>Ramtek</td>
<td>182, Cover IV</td>
<td></td>
</tr>
<tr>
<td>Graphic Display System</td>
<td>Lexidata</td>
<td>193</td>
</tr>
<tr>
<td>Lexidata</td>
<td>193</td>
<td></td>
</tr>
<tr>
<td>Intelligent Display</td>
<td>Summographics</td>
<td>178</td>
</tr>
<tr>
<td>Summographics</td>
<td>178</td>
<td></td>
</tr>
<tr>
<td>Light Pen</td>
<td>Information Control</td>
<td>184</td>
</tr>
<tr>
<td>Information Control</td>
<td>184</td>
<td></td>
</tr>
<tr>
<td>INTERFACE EQUIPMENT; CONTROLLERS</td>
<td>I/O Boards</td>
<td>Ada</td>
</tr>
<tr>
<td>I/O Boards</td>
<td>Ada</td>
<td>144</td>
</tr>
<tr>
<td>Ada</td>
<td>144</td>
<td></td>
</tr>
<tr>
<td>Burr-Brown</td>
<td>56, 143</td>
<td></td>
</tr>
<tr>
<td>Infinite</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>Interface Boards</td>
<td>Able Computer Technology</td>
<td>Custom Systems</td>
</tr>
<tr>
<td>Able Computer Technology</td>
<td>Custom Systems</td>
<td>208</td>
</tr>
<tr>
<td>Custom Systems</td>
<td>208</td>
<td></td>
</tr>
<tr>
<td>MDS Systems</td>
<td>National Instruments</td>
<td>192</td>
</tr>
<tr>
<td>National Instruments</td>
<td>192</td>
<td></td>
</tr>
<tr>
<td>Microcomputer Interface</td>
<td>Percom Data</td>
<td>144</td>
</tr>
<tr>
<td>Percom Data</td>
<td>144</td>
<td></td>
</tr>
<tr>
<td>Communications Interface Switch</td>
<td>TRS-80</td>
<td>186</td>
</tr>
<tr>
<td>TRS-80</td>
<td>186</td>
<td></td>
</tr>
<tr>
<td>Disc Controller</td>
<td>Dyna</td>
<td>27</td>
</tr>
<tr>
<td>Dyna</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>Minicomputer Technology</td>
<td>190</td>
<td></td>
</tr>
<tr>
<td>Minicomputer Technology</td>
<td>190</td>
<td></td>
</tr>
<tr>
<td>Flexible Disk Controllers</td>
<td>GSI Systems</td>
<td>151</td>
</tr>
<tr>
<td>GSI Systems</td>
<td>151</td>
<td></td>
</tr>
<tr>
<td>NEC Microcomputers</td>
<td>151</td>
<td></td>
</tr>
<tr>
<td>NEC Microcomputers</td>
<td>151</td>
<td></td>
</tr>
<tr>
<td>Terminal Controller</td>
<td>Western Union Data Services</td>
<td>197</td>
</tr>
<tr>
<td>Western Union Data Services</td>
<td>197</td>
<td></td>
</tr>
<tr>
<td>CRT Controller IC</td>
<td>Nucleonic Products</td>
<td>164</td>
</tr>
<tr>
<td>Nucleonic Products</td>
<td>164</td>
<td></td>
</tr>
<tr>
<td>Printer/Plotter Buffer</td>
<td>USDATA Engineering</td>
<td>190</td>
</tr>
<tr>
<td>USDATA Engineering</td>
<td>190</td>
<td></td>
</tr>
<tr>
<td>KEYBOARD EQUIPMENT</td>
<td>Keyboards</td>
<td>Conton/Illinois Tool Works</td>
</tr>
<tr>
<td>Keyboards</td>
<td>Conton/Illinois Tool Works</td>
<td>77</td>
</tr>
<tr>
<td>Conton/Illinois Tool Works</td>
<td>77</td>
<td></td>
</tr>
<tr>
<td>Micro Switch/Honeywell</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>Micro Switch/Honeywell</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>PLOTTING EQUIPMENT</td>
<td>Digital Plotters</td>
<td>California Computer Products</td>
</tr>
<tr>
<td>Digital Plotters</td>
<td>California Computer Products</td>
<td>102</td>
</tr>
<tr>
<td>California Computer Products</td>
<td>102</td>
<td></td>
</tr>
<tr>
<td>Houston Instruments/Bausch &amp; Lomb</td>
<td>137</td>
<td></td>
</tr>
<tr>
<td>Houston Instruments/Bausch &amp; Lomb</td>
<td>137</td>
<td></td>
</tr>
<tr>
<td>PRINTER/PLottERS</td>
<td>Electrostatic Printer/Plotter</td>
<td>Gould/Instrument Systems</td>
</tr>
<tr>
<td>Electrostatic Printer/Plotter</td>
<td>Gould/Instrument Systems</td>
<td>129</td>
</tr>
<tr>
<td>Gould/Instrument Systems</td>
<td>129</td>
<td></td>
</tr>
<tr>
<td>Printer/Plotter</td>
<td>Printronics</td>
<td>121</td>
</tr>
<tr>
<td>Printer/Plotter</td>
<td>Printronics</td>
<td>121</td>
</tr>
<tr>
<td>Printronics</td>
<td>121</td>
<td></td>
</tr>
<tr>
<td>Printer/Plotter Buffer</td>
<td>USDATA Engineering</td>
<td>190</td>
</tr>
<tr>
<td>USDATA Engineering</td>
<td>190</td>
<td></td>
</tr>
<tr>
<td>PRINTING EQUIPMENT</td>
<td>Line Printers</td>
<td>Centronics Data Computer</td>
</tr>
<tr>
<td>Line Printers</td>
<td>Centronics Data Computer</td>
<td>147</td>
</tr>
<tr>
<td>Centronics Data Computer</td>
<td>147</td>
<td></td>
</tr>
<tr>
<td>Lear Siegler</td>
<td>185</td>
<td></td>
</tr>
<tr>
<td>Lear Siegler</td>
<td>185</td>
<td></td>
</tr>
<tr>
<td>Miditex</td>
<td>192</td>
<td></td>
</tr>
<tr>
<td>Miditex</td>
<td>192</td>
<td></td>
</tr>
<tr>
<td>Tallie</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Tallie</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Dot Matrix Printers</td>
<td>Electronic Product Associates</td>
<td>178</td>
</tr>
<tr>
<td>Electronic Product Associates</td>
<td>178</td>
<td></td>
</tr>
<tr>
<td>Electronic Product Associates</td>
<td>178</td>
<td></td>
</tr>
<tr>
<td>Malibu Design Group</td>
<td>193</td>
<td></td>
</tr>
<tr>
<td>Malibu Design Group</td>
<td>193</td>
<td></td>
</tr>
<tr>
<td>CRT Page Printer</td>
<td>Perkin-Elmer Data Systems/terminals</td>
<td>123</td>
</tr>
<tr>
<td>Perkin-Elmer Data Systems/terminals</td>
<td>123</td>
<td></td>
</tr>
<tr>
<td>Perkin-Elmer Data Systems/terminals</td>
<td>123</td>
<td></td>
</tr>
<tr>
<td>Chain Printer</td>
<td>C. Itho Electronics</td>
<td>202</td>
</tr>
<tr>
<td>C. Itho Electronics</td>
<td>202</td>
<td></td>
</tr>
<tr>
<td>CRT Terminal/Printer System</td>
<td>Lear Siegler/ED1 Data Products</td>
<td>197</td>
</tr>
<tr>
<td>Lear Siegler/ED1 Data Products</td>
<td>197</td>
<td></td>
</tr>
<tr>
<td>Lear Siegler/ED1 Data Products</td>
<td>197</td>
<td></td>
</tr>
<tr>
<td>Document/Passbook Printer</td>
<td>Okidata</td>
<td>194</td>
</tr>
<tr>
<td>Okidata</td>
<td>194</td>
<td></td>
</tr>
<tr>
<td>Digital Printer</td>
<td>NEC Information Systems</td>
<td>141</td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>141</td>
<td></td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>141</td>
<td></td>
</tr>
<tr>
<td>Digital Printer</td>
<td>Practical Automation</td>
<td>158</td>
</tr>
<tr>
<td>Practical Automation</td>
<td>158</td>
<td></td>
</tr>
<tr>
<td>Practical Automation</td>
<td>158</td>
<td></td>
</tr>
<tr>
<td>Printer Mechanisms</td>
<td>Axiom</td>
<td>186</td>
</tr>
<tr>
<td>Axiom</td>
<td>186</td>
<td></td>
</tr>
<tr>
<td>Axiom</td>
<td>186</td>
<td></td>
</tr>
<tr>
<td>Gulton Industries/Measurement &amp; Control Systems</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>Gulton Industries/Measurement &amp; Control Systems</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>Gulton Industries/Measurement &amp; Control Systems</td>
<td>150</td>
<td></td>
</tr>
</tbody>
</table>

Power Driver for Print Hammers | Fairchild Camera & Instrument/Semiconductor Products | 164 |
| Fairchild Camera & Instrument/Semiconductor Products | 164 |
| Fairchild Camera & Instrument/Semiconductor Products | 164 |
| Teleprinter Adapter Modules | Larks Electronics and Data | 196 |
| Larks Electronics and Data | 196 |
| Larks Electronics and Data | 196 |
| PUNCHED TAPE EQUIPMENT | Tape Reader/Punches | Data Specialties | 191, 208 |
| Tape Reader/Punches | Data Specialties | 191, 208 |
| Data Specialties | 191, 208 |
| Paper Tape Readers | Data Peripheral | 190 |
| Data Peripheral | 190 |
| Paper Tape Readers | Data Peripheral | 190 |
| Data Peripheral | 190 |
| Data Peripheral | Telephone | 188 |
| Telephone | 188 |
| Data Peripheral | Telephone | 188 |
| Telephone | 188 |
| Data Peripheral | Telephone | 188 |
| Telephone | 188 |
| Telephone | Partner Tape Systems | Ex-Cel/O/Remex | 176 |
| Partner Tape Systems | Ex-Cel/O/Remex | 176 |
| Ex-Cel/O/Remex | 176 |
| SOURCE DATA COLLECTION EQUIPMENT | Data Collection Terminals | Epics Data | 149 |
| Data Collection Terminals | Epics Data | 149 |
| Epics Data | 149 |

Marathon™ disc drive. The long distance runner. $2842*

The Marathon 5440 type disc drive gives you fast, dependable random access storage of 5 or 10 megabytes. Ten million bytes of on-line storage in 8.75 inches of rack space.

What it doesn't give you is trouble. Because Marathon is designed as much for reliability as for speed. The electronics are modular, and mechanism has fewer moving parts. So service is a snap. It's been proven in thousands of applications all over the world.

Marathon is available for immediate delivery. And the interface is industry standard, so you can just plug it into your system. Marathon. Built and backed by Microdata.

Contact one of our local sales offices or the Director of Peripheral Sales, Microdata Corporation, 17481 Red Hill Avenue, P.O. Box 19501, Irvine, CA 92713. Telephone: 714/540-6730. TWX: 910-595-1764.

*In OEM quantities of 100.

Microdata OEM Peripherals
A significant difference.

SALES OFFICES:

For immediate need, circle 117 on Inquiry Card.
For information only, circle 131 on Inquiry Card.

203
MICROPROCESSOR CORE MEMORIES

FOR THE LSI-11, 8080, 6800, IMP-16P, S100

THE MM-1103 OFFERS 2 OR 4 TIMES THE MEMORY CAPACITY!
FOR THE SAME SIZE AND POWER AS THE DEC MMV-11A!

MM-1103
8K X 16

MM-1103/16
16K X 16

FEATURES:

- NON-VOLATILE.
- PIN-TO-PIN COMPATIBILITY.
- POWER MONITORING
  FOR DATA PROTECTION.
- DELIVERY FROM STOCK.
- ONE YEAR WARRANTY ON
  PARTS AND LABOR.
- ALL UNITS TEMPERATURE
  CYCLED AND BURNED IN.

9438 Irondale Ave.
Chatsworth, California 91311
Telephone: (213) 998-0070

DATA COMMUNICATIONS EQUIPMENT

COMMUNICATIONS COUPLERS

Acoustic Couplers
Datec .................................................. 188
Omnitech Data ......................................... 188
Data Coupler
Chro-Log .............................................. 195

COMMUNICATIONS INTERFACES

Communications Interface Switch
Triformation Systems .................................. 186
Teleprinter Adapter Module
Larks Electronics and Data ......................... 196
Digital Data Signal Adapter
InterTel ................................................. 189

COMMUNICATIONS TERMINALS

Communications Terminals
Computerwise ........................................ 197

MODEMS; DATA SETS

Data Modems
American Modem ...................................... 164
Data Modem Assembly
ComData .................................................. 194

DATA ACQUISITION AND
CONTROL EQUIPMENT

A-D AND D-A CONVERTERS

A-D Converter Module
Phoenix Data .......................................... 188
A-D Converter IC
Analog Devices ....................................... 162
<table>
<thead>
<tr>
<th>Product Type</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Micro/semiconductor Products</td>
<td>160</td>
</tr>
<tr>
<td>Hybrid A-D Converter</td>
<td>166</td>
</tr>
<tr>
<td>Hybrid D-A Converters</td>
<td>168</td>
</tr>
<tr>
<td>Beckman Instruments</td>
<td>194</td>
</tr>
<tr>
<td>Data System</td>
<td>187</td>
</tr>
<tr>
<td>Micro Power System</td>
<td>168</td>
</tr>
<tr>
<td>ANALOG MULTIPLEXERS</td>
<td>14</td>
</tr>
<tr>
<td>Control Multiplexer</td>
<td>61</td>
</tr>
<tr>
<td>DATA ACQUISITION SYSTEMS</td>
<td>15</td>
</tr>
<tr>
<td>Oscillograph Recorder</td>
<td>191</td>
</tr>
<tr>
<td>Data Acquisition System</td>
<td>146</td>
</tr>
<tr>
<td>DATA TRANSFER AND INTERFACE EQUIPMENT</td>
<td>139</td>
</tr>
<tr>
<td>I/O Boards</td>
<td>144</td>
</tr>
<tr>
<td>B-Brown</td>
<td>86</td>
</tr>
<tr>
<td>INSTRUMENTATION RECORDERS</td>
<td>150</td>
</tr>
<tr>
<td>Card Recorder</td>
<td>192</td>
</tr>
<tr>
<td>Hewlett-Packard</td>
<td>193</td>
</tr>
<tr>
<td>Oscillograph Recorder</td>
<td>182</td>
</tr>
<tr>
<td>Data Acquisition System</td>
<td>191</td>
</tr>
<tr>
<td>Data System</td>
<td>146</td>
</tr>
<tr>
<td>DATA AND INTERFACE EQUIPMENT</td>
<td>139</td>
</tr>
<tr>
<td>DC-DC Converter Module</td>
<td>180</td>
</tr>
<tr>
<td>S-D Converter Modules</td>
<td>189</td>
</tr>
<tr>
<td>S-BCD Converter Module</td>
<td>198</td>
</tr>
<tr>
<td>Control Sciences</td>
<td>198</td>
</tr>
<tr>
<td>SYNCRO-DIGITAL AND DIGITAL-SYNCHRO CONVERTERS</td>
<td>183</td>
</tr>
<tr>
<td>S-D Converter Modules</td>
<td>189</td>
</tr>
<tr>
<td>Computer Conversions</td>
<td>189</td>
</tr>
<tr>
<td>S-BCD Converter Module</td>
<td>198</td>
</tr>
<tr>
<td>Control Sciences</td>
<td>198</td>
</tr>
<tr>
<td>DIGITAL EQUIPMENT TESTERS</td>
<td>183</td>
</tr>
<tr>
<td>ECL IC Test System</td>
<td>181</td>
</tr>
<tr>
<td>Teradyne</td>
<td>62, 63</td>
</tr>
<tr>
<td>Automatic Test System</td>
<td>190</td>
</tr>
<tr>
<td>Texas Instruments/Digital Systems</td>
<td>190</td>
</tr>
<tr>
<td>Automatic Memory Test System</td>
<td>62, 63</td>
</tr>
<tr>
<td>Teradyne</td>
<td>62, 63</td>
</tr>
<tr>
<td>Logic Analyzers</td>
<td>28, 29</td>
</tr>
<tr>
<td>Hemleit-Packard</td>
<td>188</td>
</tr>
<tr>
<td>Logic Analyzer Display Format</td>
<td>198</td>
</tr>
<tr>
<td>Logic Analyzer/Data Generator</td>
<td>184</td>
</tr>
<tr>
<td>MXon/Instrumentation</td>
<td>184</td>
</tr>
<tr>
<td>OSCILLOSCOPES</td>
<td>185</td>
</tr>
<tr>
<td>Portable Oscilloscope</td>
<td>185</td>
</tr>
<tr>
<td>Philips Test &amp; Measuring Instruments</td>
<td>185</td>
</tr>
<tr>
<td>PULSE GENERATORS</td>
<td>193</td>
</tr>
<tr>
<td>Programmable Pulse Generator</td>
<td>193</td>
</tr>
<tr>
<td>Hewlett-Packard</td>
<td>193</td>
</tr>
<tr>
<td>Digital Delay Generator</td>
<td>184</td>
</tr>
<tr>
<td>Berkeley Nuclearics</td>
<td>184</td>
</tr>
<tr>
<td>Logic Analyzer/Data Generator</td>
<td>184</td>
</tr>
<tr>
<td>MXon/Instrumentation</td>
<td>184</td>
</tr>
<tr>
<td>OTHER PRODUCTS; SERVICES</td>
<td>182</td>
</tr>
<tr>
<td>CONSUMER ELECTRONICS</td>
<td>182</td>
</tr>
<tr>
<td>Talking Clock for Message Logging System</td>
<td>182</td>
</tr>
<tr>
<td>Omnicon Electronics</td>
<td>182</td>
</tr>
<tr>
<td>EDP ACCESSORIES AND SUPPLIES</td>
<td>195</td>
</tr>
<tr>
<td>Data Encryption Boards</td>
<td>195</td>
</tr>
<tr>
<td>Motorola/Government Electronics</td>
<td>195</td>
</tr>
<tr>
<td>Rolls and Tapes</td>
<td>186</td>
</tr>
<tr>
<td>Eastern Specialties</td>
<td>186</td>
</tr>
<tr>
<td>EDUCATION</td>
<td>114</td>
</tr>
<tr>
<td>Microcomputer Workshop</td>
<td>114</td>
</tr>
<tr>
<td>Virginia Polytechnic Institute</td>
<td>114</td>
</tr>
<tr>
<td>Seminars</td>
<td>170, 171</td>
</tr>
<tr>
<td>EMPLOYMENT OPPORTUNITIES</td>
<td>189</td>
</tr>
<tr>
<td>Employment Opportunities</td>
<td>189</td>
</tr>
<tr>
<td>Computer Sciences</td>
<td>189</td>
</tr>
<tr>
<td>Institute of Electrical &amp; Electronic Engineers</td>
<td>190</td>
</tr>
<tr>
<td>EQUIPMENT BUYING, SELLING, AND LEASING</td>
<td>65</td>
</tr>
<tr>
<td>Electronic Rentals</td>
<td>65</td>
</tr>
<tr>
<td>Rental Electronics</td>
<td>65</td>
</tr>
</tbody>
</table>

**EXHIBITIONS**

<table>
<thead>
<tr>
<th>Conference/Exhibitions</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFIPS</td>
<td>132</td>
</tr>
<tr>
<td>Industrial &amp; Scientific Conference Management</td>
<td>191</td>
</tr>
<tr>
<td>MARKET REPORTS</td>
<td>206</td>
</tr>
<tr>
<td>Market Reports</td>
<td>206</td>
</tr>
<tr>
<td>Frost &amp; Sullivan</td>
<td>206</td>
</tr>
<tr>
<td>SOFTWARE</td>
<td>140</td>
</tr>
<tr>
<td>Microcomputer Software</td>
<td>140</td>
</tr>
<tr>
<td>Technical Design Labs</td>
<td>140</td>
</tr>
<tr>
<td>Microprocessor Software</td>
<td>151</td>
</tr>
<tr>
<td>Sunsets Technologies</td>
<td>151</td>
</tr>
<tr>
<td>Microprocessor Software Card</td>
<td>151</td>
</tr>
<tr>
<td>Advanced Software Products</td>
<td>151</td>
</tr>
<tr>
<td>Microprocessor Compiler</td>
<td>146</td>
</tr>
<tr>
<td>Futuredata Computer</td>
<td>146</td>
</tr>
<tr>
<td>Microprocessor Cross Assemblers</td>
<td>144</td>
</tr>
</tbody>
</table>

**An APL for 400 Teachers!**

Over 400 educational institutions and a few hundred other nice folks have good things to say about their TELERAYS. Our APL Model 3931 is really three terminals in one - APL, full ASCII, and upper-case TTY. The 3931 displays TRUE APL over-strike characters, on a big 15-inch high resolution monitor. Like all TELERAYS, it has plug-in assemblies and chips and no fan. And, the usual low TELERAY cost, the 90-day parts-exchange warranty, and call-toll-free field service make the Model 3931 another winner with money-conscious budgeters. Call collect for details! (612) 941-3300.

---

**Teleray**

Division of RESEARCH INC

BOX 24665 MINNEAPOLIS, MINNESOTA USA 55424

CIRCLE 119 ON INQUIRY CARD 205
THE COMPUTER TERMINAL MARKET IN EUROPE

The market for computer terminal hardware in Europe was worth about $650 million in 1976. Despite strong price erosion, made possible by lower logic and memory costs and also greater economies of scale in many equipment sectors, annual growth will approach 10% in constant money terms over the next decade to pass $1,000 million in shipments by 1982, and approach $4,400 million in 1986, for a ten-year sales total of over $10,000 million. In units, the growth will be more dramatic — from 100,000 terminals in 1976 to more than 300,000 in 1986.

Frost & Sullivan has completed a two-volume, 556-page report analyzing and forecasting the market through 1986 in sales value, number of units and unit price for major classes of terminals (and other more specific types, within these classes). The forecasts are for these countries: Belgium, Denmark, France, Italy, the Netherlands, Germany, Norway, Spain, Sweden, Switzerland and the United Kingdom. The report also contains an analysis of the major terminal applications; technological developments; and assessment of the supplier industry structure and marketing strategies of the suppliers; and associated telecommunications facilities and data communications standards.

Price $750. Send your check or we will bill you. For free descriptive literature, plus a detailed Table of Contents, contact:

FROST & SULLIVAN, INC.
106 Fulton Street
New York, New York 10038
(212) 233-1080
<table>
<thead>
<tr>
<th>Company</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated Computer Systems</td>
<td>170, 171</td>
</tr>
<tr>
<td>Intel Corp.</td>
<td>24, 25</td>
</tr>
<tr>
<td>Intel Memory Systems</td>
<td>26, 27</td>
</tr>
<tr>
<td>Intelligent Systems Corp.</td>
<td>30, 31</td>
</tr>
<tr>
<td>Intersil Corp.</td>
<td>90, 91</td>
</tr>
<tr>
<td>Intriconics</td>
<td>175</td>
</tr>
<tr>
<td>C. Itoh Electronics, Inc.</td>
<td>202</td>
</tr>
<tr>
<td>Kennedy Co.</td>
<td>1</td>
</tr>
<tr>
<td>Leer Siegler, Inc.</td>
<td>185</td>
</tr>
<tr>
<td>Lexidata Corp.</td>
<td>193</td>
</tr>
<tr>
<td>MDB Systems</td>
<td>126, 180</td>
</tr>
<tr>
<td>Microdata Corp.</td>
<td>203</td>
</tr>
<tr>
<td>Micro Memory, Inc.</td>
<td>204</td>
</tr>
<tr>
<td>Micro Switch, a div. of Honeywell</td>
<td>43</td>
</tr>
<tr>
<td>Modular Computer Systems</td>
<td>58, 59</td>
</tr>
<tr>
<td>Mostek Corp.</td>
<td>52, 53, 127</td>
</tr>
<tr>
<td>Motorola, Government Electronics Div.</td>
<td>195</td>
</tr>
<tr>
<td>National Instruments</td>
<td>192</td>
</tr>
<tr>
<td>National Semiconductor Corp.</td>
<td>74, 75</td>
</tr>
<tr>
<td>NEC Information Systems</td>
<td>141</td>
</tr>
<tr>
<td>NEC Microcomputers, Inc.</td>
<td>131</td>
</tr>
<tr>
<td>Neff Instruments</td>
<td>139</td>
</tr>
<tr>
<td>Okidata Corp.</td>
<td>4</td>
</tr>
<tr>
<td>Oliver Advanced Engineering</td>
<td>194</td>
</tr>
<tr>
<td>Paratronics, Inc.</td>
<td>188</td>
</tr>
<tr>
<td>Pennwalt Corp.</td>
<td>145</td>
</tr>
<tr>
<td>Perkin-Elmer Data Systems</td>
<td>35</td>
</tr>
<tr>
<td>Terminals Div.</td>
<td>123</td>
</tr>
<tr>
<td>Power-One, Inc.</td>
<td>118</td>
</tr>
<tr>
<td>Practical Automation, Inc.</td>
<td>158</td>
</tr>
<tr>
<td>Printek, Inc.</td>
<td>121</td>
</tr>
<tr>
<td>Quantex, a div. of North Atlantic Industries</td>
<td>183</td>
</tr>
<tr>
<td>Ramtek Corp.</td>
<td>73, Cover IV</td>
</tr>
<tr>
<td>Rental Electronics, Inc.</td>
<td>65</td>
</tr>
<tr>
<td>Research, Inc. (see Teleray)</td>
<td>205</td>
</tr>
<tr>
<td>Robinson-Nugent, Inc.</td>
<td>36, 37</td>
</tr>
<tr>
<td>Rolm Corp.</td>
<td>51</td>
</tr>
<tr>
<td>Shugart Assoc.</td>
<td>167</td>
</tr>
<tr>
<td>Sperry-Univac Mini-Computer Operations</td>
<td>16, 17</td>
</tr>
<tr>
<td>Stanford Technology Corp.</td>
<td>23</td>
</tr>
<tr>
<td>Summagraphics Corp.</td>
<td>178</td>
</tr>
<tr>
<td>Sweda International, OEM Products Div.</td>
<td>187</td>
</tr>
<tr>
<td>Systems Engineering Labs</td>
<td>48, 49</td>
</tr>
<tr>
<td>System Industries</td>
<td>92</td>
</tr>
<tr>
<td>Tally Corp.</td>
<td>2</td>
</tr>
<tr>
<td>T-Bar, Inc.</td>
<td>182</td>
</tr>
<tr>
<td>Techtron Industries, Inc.</td>
<td>113</td>
</tr>
<tr>
<td>Tektron, Inc.</td>
<td>40, 41</td>
</tr>
<tr>
<td>Teleterminal Corp.</td>
<td>188</td>
</tr>
<tr>
<td>Teleray</td>
<td></td>
</tr>
<tr>
<td>Div. of Research, Inc.</td>
<td>205</td>
</tr>
<tr>
<td>Telex Computer Products, Inc.</td>
<td>67-69</td>
</tr>
<tr>
<td>Teradyne Corp.</td>
<td>62, 63</td>
</tr>
<tr>
<td>TEXAS INSTRUMENTS INCORPORATED, Digital Systems Div.</td>
<td>57</td>
</tr>
<tr>
<td>Three Phoenix Co.</td>
<td>186</td>
</tr>
<tr>
<td>Triple I, Inc.</td>
<td>207</td>
</tr>
<tr>
<td>Virginia Polytechnic Institute</td>
<td>114</td>
</tr>
<tr>
<td>Xebec Systems, Inc.</td>
<td>198</td>
</tr>
</tbody>
</table>

When RFI problems get sticky, try Sticky Fingers®

Attaches faster, shields better than anything else!

**SERIES 97-500** The original Sticky Fingers with superior shielding effectiveness.

**SERIES 97-520** A smaller size strip; highly effective in less space.

**SERIES 97-555** New Single-Twist Series for use when space is at a premium. Measures a scant 1/4" wide.

Now you can specify the exact type beryllium copper gasket that solves just about every RFI/EMI problem. Perfect for quick, simple installation; ideal for retro-fitting. Self-adhesive eliminates need for special tools or fasteners. Write for free samples and catalog.

**INSTRUMENT SPECIALTIES COMPANY**, Dept. CD-57
Little Falls, N.J. 07424
Phone — 201-256-3500 • TWX — 710-988-5732

CIRCLE 121 ON INQUIRY CARD

**PHI-DECK® Cassette Transports**

- Fully remote controllable
- Four-motor design
- Cast chassis

New Phi-Deck Electronics

- Motion Control ... Minimum complexity, Maximum performance.
- Digital ... Read/Write and Motion Control on one board. Recording density to 1600 FRPI.
- Analog ... Two channel Record/Play and Motion Control on one board.

Write or call for information on our specialty priced Design Kits and OEM Modules featuring PHI-DECK electronics.

(405) 521-9000
4605 N. Stiles P.O. Box 18209 Okla. City, OK 73118

CIRCLE 122 ON INQUIRY CARD
Nova and Eclipse users:

Get more I/O for your money!

The Slot Saver II™ is what you've been looking for in a multi-controller I/O board. Single 15" board contains controllers for: System console CRT and a second serial channel; programmable real time clock; line printer (Centronics, Data Products, Control Data, other brands); and a four-channel multiplexer. Software compatibility with standard Data General operating systems, of course. Priced to add profitability to your systems business. With the quality and reliability you'd expect from the industry leader in Data General interfaces. Call now for a quote!

CUSTOM SYSTEMS INC
2415 ANNAPOLIS LANE
MINNEAPOLIS, MINNESOTA 55441
Tel: (612) 553-1112, Telex: 29-0875

CIRCLE 123 ON INQUIRY CARD

DATA SPECIALTIES SRP-300 connects, without modification, to any 300 baud teleprinter or CRT terminal thru the RS-232 connector and provides all the features of a conventional ASR. In addition, the Combo may be used as a stand-alone computer peripheral. This whisper quiet (58 dB) unit is provided with full/half duplex, line/local, search/edit control, backspace, tape feed, remote control selection and switch selectable baud rates as standard features.

The Combo employs a photo electric/LED reader and the revolutionary MODUPERF™ tape punch mechanism. The unit will reliably read and punch without readjustment or modification paper, MYLAR, rolled or folded tapes.

DSI, 3455 Commercial, Northbrook, IL 60062-Tel: (312) 564-1800

CIRCLE 124 ON INQUIRY CARD

SALES OFFICES

NEW ENGLAND, NEW YORK STATE
Lindsay H. Caldwell
129 Cedar Hill Road
East Dennis, MA 02641
phone: (617) 385-2533

MIDWESTERN STATES
Hajar Assoc., Inc.
Emile H. Hajar
Paul Hajar
Silvio Mandino
664 North Michigan Avenue
Suite 1010
Chicago, IL 60611
phone: (312) 337-8008

SOUTHWESTERN STATES
Lindsay H. Caldwell
129 Cedar Hill Road
East Dennis, MA 02641
phone: (617) 385-2533

WEST COAST STATES
Buckley Boris Assoc.
Terry Buckley-Tom Boris
912 South Barrington Avenue
Suite 202
Los Angeles, CA 90049
phone: (213) 826-4621
Alumax Mic-6 cast aluminum plate. All it needs are your finishing touches.

By the time our Mic-6 cast plate reaches you, the tough work has already been done. It’s been stress-relieved, precision-machined and cut to size. All you do is finish it.

What can you do with it? Almost anything. Mic-6 can be sawed, drilled, tapped or milled. And it can be welded or anodized. All at speeds compatible with today’s processing equipment.

Mic-6 is held to exceedingly close tolerances. Plate thickness is ±005". And its fine, precision-machined surface finish (typically 25 micro-inch) eliminates the high costs of in-plant surface machining.

All in all, it's the “answer material” for computers, printing systems, instrumentation, electronics and other high-spec OEM industries. It saves you the costs of permanent mold castings. And frees you from the eccentricities of wrought plate.

See your nearby Alumax distributor. Or write for the Mic-6 brochure that gives you complete information and specs.

Mic-6 cast aluminum plate from Alumax. We started it, you finish it.

ALUMAX
MILL PRODUCTS INC.
A subsidiary of Alumax Inc. 5555 E. Highway 6, Morris, Ill. 60450
West Coast office: 1495 Columbia Avenue, Riverside, California 92507
CIRCLE 125 ON INQUIRY CARD
Ramtek has done for imaging and graphics what Kodak did for photography.

Brought you low-cost color.

Most people wouldn’t settle for black and white snapshots. There’s no reason why you should settle for black and white displays.

The Ramtek 9050 series of Graphic Display Systems slashes the cost of color in half. For imaging. For graphics.

Low cost. Not low quality. Here is the same technology that you’ve seen delivering ERTS satellite photos, dramatic medical research images, maps, charts, tables and graphics.

We took the most-wanted features of our modular Ramtek 9000 systems and packaged them together in one module. You custom tailor the Ramtek 9050 to your needs with a matching set of off-the-shelf options.

For less than $10,000 the Ramtek 9050 gives you 16 bit image processing, character, vector, plot generation, raster mode, and scrolling. Resolution up to 512 by 512 elements. 256 levels of gray scale. 4096 colors (or 64 colors for under $6,000; black and white for less than $5,000). Video look-up tables. Interactive keyboard and joystick operation. Off-the-shelf interfaces for popular minicomputer lines.

And the Ramtek 9050 is software compatible with its big brother the Ramtek 9000. That’s a time-saving plus when your needs shift to real-time applications, ultra-high resolution, expandable customized systems or any of the thousands of possibilities opened up by the Ramtek 9000’s modular design.

Call today, or write. We’ll fill you in on the whole colorful Ramtek picture.

Ramtek Corporation, 585 N. Mary Ave., Sunnyvale, CA 94086. (408) 735-8400.

Kodak is a registered trademark of the Eastman Kodak Company.