THE AP-120B FLOATING-POINT ARRAY PROCESSOR HAS BROUGHT THE AGE OF ARRAY PROCESSING.

NEVER BEFORE HAS A PROCESSOR ACTUALLY DELIVERED SO MUCH POWER, SPEED, PRECISION, RELIABILITY AND PROGRAMMING EASE.

- SIMULATION
- IMAGE PROCESSING
- GRAPHIC RESEARCH
- METEOROLOGY
- SIGNAL PROCESSING
...and MANY MORE

FAST: 167 nanosecond multiply/add...2.7 millisecond 1024 FFT. Throughput 100 to 200 times greater than most computers.

EASY PROGRAMMING: Over 95 routines callable from FORTRAN. Its symbolic cross-assembler and simulator/debugger helps you create new routines.

COMPUTABLE: Interfaced to all popular computers and their operating systems. A flexible format converter translates data to and from the host CPU. And a high speed DMA port is available to use with other peripherals.

CAPACITY: 167 or 333 nanosecond memories from 8K to 1 megaword.

PRECISION: 38-bit floating-point arithmetic, normalized and convergently rounded, produces eight decimal digit accuracy, not just six.

RELIABLE: Goes where your CPU goes—computer room, lab, or in the field. More than two years of operation logged.

ECONOMY: Less than $40K delivers a complete system. That's a small fraction of what you must spend for comparable computing power.

Discover how the AP-120B has brought The Age of Array Processing. Hundreds are in use. Send for our data pack and find out what the AP-120B can do for you.

The Age of Array Processing Is Here.
Models 9100/9300
Vacuum Column Tape Transports.
We didn’t have to make them this good.

Kennedy vacuum column digital tape transports have been the standard of the industry from their introduction. Some companies would have stopped and relaxed. We didn’t. We added features such as our capacitive tape-location detector, for improved tape life; air bearings and tribaloy coated read-after-write heads to reduce tape wear and improve data integrity, and we’ve achieved the lowest noise level in the industry.

Performance is just as impressive, with tape speeds to 125 ips (75 ips on Model 9100) and operating features such as crystal controlled timing, read threshold scanning, read-after-write shortened skew gate, front-accessible test panel, quick-release hubs and simplified tape loading.

Data densities are 200/556 cpi or 556/800 on our 7-track unit and 800 cpi, 1600 cpi or 800/1600 cpi on the 9-track transport. The format is NRZI/PE.

We could have eliminated some of the features of Models 9100/9300, and still have a transport as good as the best. But we didn’t. It’s a Kennedy product and it has to be this good.

KENNEDY CO.
540 W. WOODBURY RD., ALTADENA, CALIF. 91001
(213) 798-0553

KENNEDY- QUALITY- COUNT ON IT
CIRCLE 2 ON INQUIRY CARD
Tally's low cost of ownership package . . .
One printer family . . .
Three speed ranges.

40 to 100
lines per minute

55 to 150
lines per minute

70 to 200
lines per minute

The Tally serial printer family.
Three speed ranges. And very little
price difference from model to
model. An ideal OEM package.
High parts commonality. Low
integration costs. No scheduled
maintenance. Design simplicity for
inherent reliability. A variety of
interfaces. Low prices.

From 40 lines per minute through
200 lines per minute. The Tally
T-1200 at 120 characters per
second. The Tally T-1202 — with
optimized bi-directional printing
that includes skipping over blank
spaces at three times the print
rate — delivers twice its rated speed
by cutting throughput time two to
three fold. And the new Tally
T-1602 at 160 cps with optimized
bi-directional printing keeps pace
with line printer speeds.

There's so much more to tell so
call your nearest Tally sales office
for all the facts.

TALLY Corporation, 8301 S. 180th St.,
Kent, Washington 98031.
Telephone (206) 251-5524.

OEM Sales Offices: Boston (617) 272-8070, Chicago (312) 956-0690,
Los Angeles (213) 378-0805, Melbourne Beach (305) 724-0480,
New York (516) 694-8444, San Antonio (512) 733-8153,
San Jose (408) 247-0897, Seattle (206) 251-6730, Business Systems (415) 254-8350.

CIRCLE 3 ON INQUIRY CARD
FEATURES

75 HARDWARE MULTIPLICATION TECHNIQUES FOR MICROPROCESSOR SYSTEMS
by Bala Parasuraman
Economical methods of augmenting microprocessor hardware to achieve multiplication capability are examined, focusing on the tradeoffs necessary to bridge the performance gap between all-software and all-hardware approaches.

85 DATA COMPACTING IN COMPUTER SYSTEMS
by Yitzhak Dishon
Elimination of types of redundancy inherent in the source of data can result in savings in transmission time or storage media without loss of the ability to recover lost or garbled information.

93 THE CASE FOR USING PARTIALLY GOOD MEMORY DEVICES
by Robert H. F. Lloyd
Technique for using partially good memory components in memory systems requires little additional electronics to accommodate the defective chips yet returns a substantial yield improvement, thus providing lower costs as well as other unexpected benefits.

98 FIRST PRIZE—MICROPROCESSOR/MICROCOMPUTER APPLICATION CONTEST—MICROPROCESSOR RESTROOM ROBOT
by Claude A. Wiatrowski
In addition to conserving both water and energy required for pumping, the microprocessor system lowers building costs and acts as a maintenance monitor.

102 SYNCHRONOUS ADAPTER REDUCES COMPLEXITY OF FLOPPY DISC CONTROLLER
by Mark E. Eidson and Larry A. Parker
A synchronous serial data adapter reduces the number of ICs required in a flexible disc controller for microprocessor-based systems, and can be adapted to other small peripheral devices as well.

108 BATTERY BACKUP FOR MINICOMPUTER SEMICONDUCTOR MEMORIES
by Jerry Washburn
Using semiconductor memories involves the added complexity of selecting the proper backup battery for information retention after interruption of primary power.

150 SINGLE ARCHITECTURE TERMINAL COMBINES GRAPHIC AND ALPHANUMERIC CAPABILITIES
Users can utilize the same hardware/software set to solve graphic and alphanumeric problems for color or black and white display in a single terminal.
If low cost and high performance are criteria... our new 82000 Series permanent magnet steppers are the answer.

Here's a new permanent magnet stepper motor line created to meet the design needs of analytical instrumentation and computer peripherals. Applications include tape drives, printer and chart drives and optical disc drives. Both 5 volt and 12 volt models are available. All utilize 4-phase stators and permanent magnet rotors. Most have 24-pole rotor construction. As a result, they offer excellent pull-in rates and good stepping accuracy. Another advantage is low temperature rise...over 50% lower than comparable variable reluctance stepper motors operating on a similar duty cycle. Gear boxes can be furnished to meet varying torque and speed requirements.

Write for information today!

Available pull-in torques from .750 oz-in. to 7.50 oz-in.
Available stepping rates from 210 steps/sec to 440 steps/sec.

Our 4-page Permanent Magnet Logic Stepper Motor catalog provides all basic details including performance data and charts, dimensional drawings, as well as electronic drive information. Send for a copy.

A.W. HAYDON CO. PRODUCTS
NORTH AMERICAN PHILIPS CONTROLS CORP.
Florida Data Corporation's new PB-600 gives you line printer speed at serial printer prices. It's rated at 600 characters per second. And, as the graph indicates, that translates into line outputs from 240 to well over 1200 lines per minute, depending on line length.

For all its speed the PB-600 offers you the economy and mechanical simplicity of a dot matrix serial printer. It utilizes an 8 x 7 matrix, which offers significant speed advantages over the 5 x 7 format. It is microprocessor powered, with 1000 characters of processor memory allocated as a data buffer, permitting buffer storage of up to 16 lines of data. And the PB-600 accomplishes its remarkable speed with only one print head, simplifying printer maintenance problems.

The basic PB-600 character set is USASCII. However, special PROM-generated character sets can be supplied, printing any character in any alphabet, provided it can be generated within an 8 x 7 dot matrix.

Multi-copy capability extends to an original plus five carbons.

Finally the PB-600's price is most attractive — lower than you might think. Write for further technical data and price quotation today. Florida Data Corporation, 3308 New Haven Ave., Melbourne, Fl. 32901. Telephone (305) 724-6088.
To the Editor:

In the Dec 1976 issue of Computer Design, "Letters to the Editor," pp 10-14, Mr. A. J. M. Collins appears to question the statement that "No security (system) is inviolable." During World War II the German General Staff could never be convinced that their codes would someday be broken. The Allies broke the German code and took extraordinary measures to ensure that the German General Staff would continue to believe that it had never been broken.

Let us assume for the moment that a security system is used to transmit a letter. This system will format the letter for transmission such that the heading, address, greeting, etc are positioned somewhere in the body of the letter and restored to the proper format when the letter is printed at destination. Assume also that several codes are used for each consonant and numbers 0 through 9, and still a greater number of codes are reserved for vowels, space, null, and other frequently used characters. A 2-page letter would be difficult to "decode," but not impossible if sufficient repetition occurs. An unauthorized person, familiar with "decoding" procedures, can with the use of a computer break almost any coded message. (The words "decode" and "decoding" are synonymous with code breaking.)

"Decoding" is impossible if a sufficient number of codes are assigned to all characters such that the same code is never selected for repeating characters. This is true for a limited number of messages; however, as the number of messages increases, portions of the table are exhausted and repetition is unavoidable. Vulnerability ("decoding") of a system is directly proportional to repetition since repetition yields information. Nonlinear shift registers are viewed as an improvement in comparison to linear shift registers but offer less protection than small computer systems.

The problem of protecting coded information from attacks is considerable. Complete protection from cross-talk between telephone lines is not always realized. There is also the possibility that an intruder may be able to tap a line by means of capacitive or inductive coupling. Wire tapping, of course, needs no further discussion. Preparation of messages in clear codes (such as data on paper tape) could very well be a weak link in the system since it is possible to detect transients generated by characters that are being punched. Each character generates a slightly different transient (characters may be identified with an oscillograph record; however, a small computer can be programmed so as to readily identify characters if transients are digitized) that is reflected in the power line and can be detected by monitoring the power line with a wideband frequency selective voltmeter. Some protection can be realized with the use of saturable voltage regulators and complete protection has been obtained with the use of regulators that convert ac to dc and again back to ac. Isolation transformers, depending on the design, provide acceptable results.

In the writer's opinion the concept of absolute randomness is one that begs for a more precise definition, yet is frequently used to draw attention to the salient features of a security system. Some statisticians have expressed the opinion that the concept of absolute randomness cannot be defined with words but can only be exemplified by producing a table that is absolutely random and such a table would have to meet the following conditions. It must consist of the set of all integers; the set, after being arranged in a random sequence, cannot be formulated; the cross correlation between any two large subsets will produce identical results (or relatively small variations); and if the set is treated as a function of time, the results of a power spectrum would be identical to white noise.

Such a table cannot be produced because of the obvious limitation of an infinite set, but it is useful only as a concept that attempts to define absolute randomness by associating it with a table. Binary sequences originating from selected terms of the binomial formula have been used to produce pseudorandom tables with good results. Errors produced by the power spectral density program such as truncation, roundoff, filtering, and interpolation were found to be minimal. A loss in randomness was observed when numbers (binary) containing runs of three or more Os and Is were eliminated from the table.

The primary reason that accounts for the limited number of attacks on communication systems is believed to be the lack of technical competence of an attacker. There is also the problem of securing complex and expensive equipment that will, as a minimum requirement, detect and record serial data. Access to telephone lines where concealment is possible is difficult to find. The attack could come from an organization with the necessary resources and would have a high probability of success. One security failure is sufficient to destroy the confidence of users. For those who have the responsibility of maintaining security of communication systems, the advice given by the U.S. Navy to submarine crewmen is certainly worthwhile: "Don't make the same mistake once!"

Interested readers who would like additional information should consult the following references.


Roland M. Vayer
Consultant
Vergennes, Vt
Pick a signal and any mini...Using RTP

Let's say you have some relay contacts to monitor, 115 VAC control signals to sense, 4 to 20 mA analog process signals to measure, and you need to provide relay output contact closures and 4 to 20 mA set-point signals.

This application can be handled by a few standard RTP analog and digital input/output cards, a Universal Controller, and an RTP Bus Converter.

First, you select the cards. Our family of process I/O interface cards provides the versatility to match almost all industrial sensors and actuators.

The Universal Controller provides the logic, power and space for up to 16 of these cards, in any combination.

The RTP Bus Converter interfaces the Universal Controller to your mini by converting your mini's parallel I/O bus to the standard RTP parallel bus. Appearing transparent to your computer, it allows the Universal Controller to be directly programmed, as if it were one of the computer's peripherals. Best of all, RTP Bus Converters are available for all popular minicomputers.

Those are the essentials! But it's kind of tough to design a measurement and control system from an ad.

So, we'd like to send you "Using RTP." This booklet will provide you with a concise RTP subsystem design overview. Just circle our number on the Reader Service Card.

ComputerProducts, inc.

Versatile I/O
Here's an idea that could change your thinking about test equipment.

A complete test station doesn't have to be an assortment of special-function instruments. A working workbench doesn't have to be crowded and unhandy. And a truly portable test lab doesn't have to be out of reach.

**TM 500 offers you an alternative:** a modular line of compact, interchangeable plug-ins and mainframes. Multiconfigurable both in packaging and in performance, TEKTRONIX TM 500 is designed around the idea that test equipment which is compatible in every respect can, in fact, cover a broader range of functions and meet a wider variety of measurement situations. To say nothing of its ability to adapt more readily to new challenges.
Modular DMMs, counters, generators, amplifiers, power supplies, oscilloscopes, logic analyzers, and word recognizers can be interfaced electrically. Signals can be routed from one plug-in board to another via the mainframe mother board, thus enabling you to build a test instrument that's more powerful than the sum of its parts.

The plug-ins can be configured together in six widths of mainframe and four types of packages, depending on where and how you'll use them. Select the plug-in modules you need just as you would monolithic instruments, and then combine them in the appropriate mainframe for a convenient, uncluttered bench setup; mount up to 6 functions side-by-side in a 5¾-inch rack; build a rollabout station that "follows" you around the lab. Or pack a portable test station in the small-as-a-suitcase TM 515 Traveler Mainframe, which carries up to 5 modules and typically weighs less than 35 pounds, including the modules.

The result is a total test system that looks like a unit . . . works as a unit . . . yet is still configurable to new or changing measurement requirements. So the next time you're looking into test instrumentation, specify the one product line that's designed for configurability.

For further information or a demonstration of TM 500 Instrumentation, write or phone: Tektronix, Inc., P.O. Box 500, Beaverton, Oregon 97077, (503) 644-0161 ext. 5283. In Europe: Tektronix Limited, P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

TM 500...designed for configurability.
To the Editor:

I have just read the article "Documentation Standards Clarify Design," by J. F. Wakerly in the Feb 1977 issue of Computer Design, pp 75-85. Although the author recommends use of the "distinctive shapes" symbols of ANSI Y32.14-1973, certain of his illustrations do not reflect fully the requirements or capabilities of that standard.

In particular, the symbology used for flip-flops in this article ignores the essential requirement of the ANSI standard that the outputs of the flip-flops are to be shown with the logic state or physical signal level that occurs when the flip-flop is set. Therefore when the author uses the negation indicator option, the flip-flops of Fig 5, for example, should be shown this way:

Again, in Fig 14, the author invents a doubled dynamic indicator symbol to designate that the flip-flop outputs change their state only after the clock signal disappears. The standard provides an output delay indicator symbol for this purpose. Thus the flip-flop in Fig 14 should appear as:

In all of the above, I have ignored the internal labels on the input and output lines. In particular, the labels Q, Q, CLK, PR, and CLR are not permitted in the standard. This is not a deficiency of the standard as it does provide a simple and unambiguous method of accurately reflecting the operations intended. For example, the "CLK" input to an S-R or J-K flip-flop is labeled G, and to show that the inputs are effective on the flip-flop only when the clock signal occurs, the symbols used are:

Or, as in Fig 15, when some inputs are effective asynchronously, it would be shown as:

The standard also addresses the question of symbology for more complex MSI or LSI symbols discussed briefly by the author. While the standard probably cannot represent many such devices in a single symbol, it does give examples covering the multiplexer of Fig 18(a).

My purpose here is simply to correct the impression conveyed by the article that the symbols adhere to the ANSI standard.

M. P. Chinitz
Sperry Univac Computer Systems
Blue Bell, Pa

To The Editor:

In the December 1976 issue of Computer Design, pp 112-114, the article titled "Microcomputer Interfacing: The Vectored Interrupt," by Jonathan A. Titus, Peter R. Rony, and David G. Larsen, briefly mentions that inputs to the 74148 priority encoder chip should be latched. The authors do not mention why or when to latch the interrupt inputs. The why is simple: the interrupt should be latched because an interrupt pulse may be missed by a busy processor. The interrupt latch should only be reset when the particular interrupt is answered by the processor.

Inputs to the 74148 priority encoder chip should be held stable while the interrupt acknowledge jam the instruction onto the 8080A data bus. If the inputs to the 74148 priority encoder chip are not held stable when the 8212 is being loaded, then the contents loaded into the 8212 are not predictable since the outputs of the 74148 may change.

Unpredictable contents loaded into the 8212 result in a bogus interrupt being recognized by the software. The results of software processing a bogus interrupt might be unpredictable.

William J. Gleeson
Honeywell Information Systems
Phoenix, Ariz

Letters to the Editor should be addressed:
Editor, Computer Design
11 Goldsmith St
Littleton, MA 01460
Ask CONTROL DATA for the Floppy Disk Drive more major OEM's specify.

We have it.

One major OEM after another tested our Floppy Disk Drives. Ran them through rigorous evaluations. Compared them with competition. And chose ours. Either our Model 9400; or our Model 9404 with double-density capability.

Both have true IBM compatibility, with the write-current switched at track 43. Both offer ceramic heads; and hard and soft-sector capability. The 9400 has a star interface; the 9404 a daisy chain interface plus power reduction, write-protect option, and double-density capability.

Whether large OEM or small, we invite you to make your own tests and comparisons. Let us demonstrate our Floppy Disk Drives, right in your facility. Evaluate them, just as many major OEM's did. We know you'll make the same choice.

Two configurations available. Choose Model 9400 for single; Model 9404 for multiple drive applications. Model 9404 also offers double-density capability.

Call (405) 946-5421 or return coupon to: Terry J. Hardie, Control Data Corporation, 4000 NW 39th Street, Oklahoma City, OK 73112.

[Question options]
- Please have your salesman bring me a Floppy Disk Drive for evaluation.
- Tell me more about your OEM Floppy Disk Drives.

[Address]
NAME
COMPANY
ADDRESS
CITY
STATE
ZIP
AREA CODE
PHONE

Ask the CDC OEM people
**OUR NEW 4027 IS GOING TO PUT A LOT OF 4K RAMs OUT TO PASTURE.**

Introducing Fairchild's M4027.

The only pin-for-pin, spec-for-spec, function-for-function official alternate source for the MK4027 MOS RAM memory.

As you know, the MK4027 is the ultimate successor to the industry standard 4096 memory series.

Since Fairchild has been a major supplier of the 4096 memories for years, it stands to reason we'd produce their successor.

**A FAST WAY TO SAVE MONEY.**

The new M4027 is the most cost-effective 4K dynamic RAM on the market. It has a smaller die requiring fewer processing steps, which results in higher yield and lower cost than previous 4K RAMs.

It is specifically designated for high-speed applications where performance of other 4K RAMs is insufficient.

The new memory offers access times in the range of 150 ns to 250 ns.

Also, it is the only 4K RAM that offers true 16K RAM compatibility. And speaking of compatibility, you should see how it gets along with the 4096.
In most applications an M4027 will plug directly into a 4096 socket. Here are a few specs to whet your appetite:

### M4027 SERIES COMPARED TO 4096 SERIES

<table>
<thead>
<tr>
<th>Parameter</th>
<th>4096 Series</th>
<th>M4027-2</th>
<th>M4027-3</th>
<th>M4027-4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access Time Range</td>
<td>250-350 ns</td>
<td>150 ns</td>
<td>200 ns</td>
<td>250 ns</td>
</tr>
<tr>
<td>Row Address Hold Time Range</td>
<td>50-80 ns</td>
<td>20 ns</td>
<td>25 ns</td>
<td>35 ns</td>
</tr>
<tr>
<td>Column-To-Row-Strobe Lead Time Range</td>
<td>-50 to +50 ns</td>
<td>CAS can stay LOW to end of cycle.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock High Voltage Minimum</td>
<td>2.7 V</td>
<td>2.4 V</td>
<td>2.4 V</td>
<td>2.4 V</td>
</tr>
<tr>
<td>Input High Voltage Minimum (Except Clock)</td>
<td>2.4 V</td>
<td>2.2 V</td>
<td>2.2 V</td>
<td>2.2 V</td>
</tr>
<tr>
<td>Page Mode Operation “RAS-Only” Refresh Cycle?</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
</tbody>
</table>

#### A SCHMOO PLOT BIG ENOUGH TO DRIVE A TRUCK THROUGH.

What we did is take the guaranteed specs and surround them with more performance than you’d normally expect out of a 4K RAM.

The schmoo comes out looking like this:

![Schmoo Plot](image)

#### BUY SECOND SOURCE FIRST.

For immediate delivery of more information or products, write or call your favorite Fairchild distributor, sales office or representative today. Or use the direct line at the bottom of this ad to reach our MOS Division. Fairchild Camera & Instrument Corp., 464 Ellis Street, Mountain View, California 94042. Tel: (415) 962-3941. TWX: 910-379-6435.
**CALENDAR**

**CONFERENCES**

APR 26-27—The 25th Annual Nat'l Relay Conf, Oklahoma State U, Stillwater, Okla. INFORMATION: Dr. D. D. Lingelbach, School of Electrical Engineering, 212 Engineering S, Oklahoma State U, Stillwater, OK 74074


**SHORT COURSES**

APR 25-28 and JUNE 13-16—Applications of the PACE Microprocessor; MAY 2-5 and JUNE 20-23—SC/MP Applications; MAY 9-12—Advanced Programming; and JUNE 6-9—Microprocessor Fundamentals, Santa Clara, Calif. INFORMATION: Local National Semiconductor Sales Offices, or National Semiconductor's Western Microprocessor Training Center, 1333 Lawrence Expwy, Santa Clara, CA 95051. Tel: (408) 241-7924

**SEMINARS**

MAY 3-5, MAY 10-12, and JUNE 7-9—Designers’ Forum: Designing Microprocessor Systems, Chicago, Ill.; New York, NY; and Boston, Mass. INFORMATION: Computer Caravan, 797 Washington St, Newton, MA 02160

JUNE 6—Computer Science and Engineering Curricula Tutorial and Workshop, Williamsburg, Va. INFORMATION: CSE Workshop, PO Box 639, Silver Spring, MD 20901. Tel: (301) 459-7007

JUNE 7-8—Digital Electronics for Automation Workshop, and JUNE 9-11—Microcomputer Interfacing Workshop, Virginia Polytechnic Institute and State U, Blacksburg, Va. INFORMATION: Dr Norris Bell, VPI & SU Continuing EducationCtr, Blacksburg, VA 24061. Tel: (703) 951-6328

**MAY 24-26—** Sixth Annual Sym on Incremental Motion Control Systems and Devices, Urbana, Ill. INFORMATION: Dr. B. C. Kuo, U of Illinois, Dept of Electrical Engineering, Urbana, IL 61801. Tel: (217) 333-4345

MAY 24-26—Intern'l Exposition of Mini/ Microcomputers and Microprocessors, Palais de Expositions, Geneva, Switzerland. INFORMATION: Joseph C. Maurer, Industrial & Scientific Conf Mgmt, Inc, 222 W Adams St, Chicago, IL 60606. Tel: (312) 269-4966

MAY 24-27—PICA-77 (Power Industry Computer Application Conf), Toronto, Canada. INFORMATION: IEEE, 344 E 47th St, New York, NY 10017. Tel: (212) 752-6800

**JUNE 2—** 16th Annual Technical Sym, Nat'l Bureau of Stds, Gaithersburg, Md. INFORMATION: Dr Stuart Katzke, Rm A-265, Technology Bldg, National Bureau of Stds, Washington, DC 20234. Tel: (301) 921-3861

JUNE 6-9—Pattern Recognition and Image Processing, Rensselaer Polytechnic Institute, Troy, NY. INFORMATION: Gen'l Chm, Prof H. Freeman, Dept of Electrical and Systems Engineering, Rensselaer Polytechnic Institute, Troy, NY 12181. Tel: (518) 270-6311

JUNE 6-9—15th Intern'l Magnetics Conf, Los Angeles, Calif. INFORMATION: Gen'l Chm, Geoffrey Bole, GPD Laboratory, IBM Corp, PO Box 1900, Boulder, CO 80302. Tel: (303) 447-5634

JUNE 20-22—14th Design Automation Conf, New Orleans, La. INFORMATION: Gen'l Chm, Judith G. Brinsfield, Bell Laboratories, Rm 3B-322, Whippny Rd, Whippany, NJ 07981. Tel: (201) 366-3189


JUNE 22-24—Joint Automatic Control Conf, San Francisco, Calif. INFORMATION: Prof J. Medrich, Dept of Electrical Engineering, U of Washington, Seattle, WA 98195. Tel: (206) 543-2170

JUNE 22-14—International Federation for Information Processing, Toronto, Canada. INFORMATION: Robert C. Speiker, U.S. Committee for IFIP Congress 77, Registration and Accommodations, Western Electric Co, 222 Broadway, New York, NY 10038

**MAY 25-28** and JUNE 13-16—Applications of the PACE Microprocessor; MAY 2-5, MAY 13, JUNE 20-23, JUNE 27, and JUNE 28-29—Hands-On Microprocessor Programming Workshop, New York, NY; Apr 26 and May 18-19—Minicomputer/Optical Computing, Minn (May) INFORMATION: Enrollment Secretary, Integrated Computer Systems, Inc, 4445 Overland Ave, Culver City, CA 90230. Tel: (213) 559-9265

JUNE 9-12—Computer Relaying, U of Missouri-Columbia. INFORMATION: W. J. Thomas, 1020 Engineering College of Engineering, U of Missouri-Columbia, Columbia, MO 65201. Tel: (314) 882-3266

MAY 22-24—Microcomputer Basics and Programming; Successful Design/Project Management of Micro/Microcomputer Systems, and MAY 25-26—Microcomputer Architecture Interfaces and System Design; Micro/ Microcomputer Software Development and Systems Diagnostics, St Charles, Ill. INFORMATION: NEC Registrar, 1211 W 22nd St, Oak Brook, IL 60521. Tel: (312) 325-5700

Hughes’ low-cost C-9 display terminal makes a minicomputer work like a giant.

Here’s an interactive graphic terminal that does with hardware what most terminals need software to do. It needs only a minicomputer or telecommunications coupler and a 110-volt outlet to give you a ready-to-work system. And it costs less than $10,000.

More for your money
The new C-9 terminal offers high resolution, selective erase, serial interface (standard), and several other features otherwise offered only by units costing almost twice as much—like 17-inch diagonal, 1029-line scan, cathode-ray-tube video monitor with high light output screen for easy daylight viewing….computer independent zoom and pan….a joystick for graphics and alpha-numerics interaction….a hardware graphic processor for scaling and rotating graphics and alpha-numerics.

The architecture of the terminal embodies a micro-processor driven by micro-programs contained in read-only memories. A serial interface connecting the detached keyboard to the CRT display eliminates restrictions imposed by parallel interfaces used in other models.

Optional features
You can extend the C-9’s capability even further with options like enhanced graphic hardware package with rotations, reflections, and line-texturing features or programmable gray levels for graphics (16 levels) and digital raster continuous tone images (256 levels). We also offer parallel interfaces for a variety of minicomputers and interfaces to popular digitizers for local data input and control of the interactive CRT cursor.

The new C-9 offers a continuous writing mode and a new capability which guarantees that writing occurs only during vertical retrace time.

Smotherer curves and lower costs
The patented Conographic™ generator, using conic curves to plot curvilinear information, produces smoother curves from much less data, thus requiring less computer memory, simpler software, less computer or telecommunications time. Result: The lowest total cost of ownership of any graphic terminal available today.

Many FORTRAN IV software programs are available, including a new set of Tektronix-compatible subroutines. The basic software package, called CONO-PAC, is available at no extra cost.

To find out how your minicomputer can work like a giant for much less cost, contact your local representative, or Hughes Image and Display Products, 6155 El Camino Real, Carlsbad, California 92008. Or call 714-438-9191. TM Conographic is a trademark of Hughes Aircraft Company.
990/10 OEM minicomputers.
Built, backed and priced to sharpen your competitive edge.

Texas Instruments.

The 990/10 minicomputer from TI brings superior value to both you and your customers.

Starting with field-proven hardware, the 990/10 delivers the reliability you expect from TI. And all the off-the-shelf support you need for user applications. You get standard software languages, a broad choice of peripherals and nationwide service.

Built for more processing power.

The 990/10 is the most powerful member of the 990 computer family. Its architecture provides features that give you maximum processing power for your money. Like hardware multiply and divide. A 16-level hardware interrupt structure. 16 registers arranged in a workspace concept. I/O that's directly programmable through the Communications Register Unit (CRU) and autonomously through a high-speed data bus. And bit, byte and word addressing of memory.

Built for system flexibility.

In small or large configurations, the 990/10 design provides surprising flexibility for a small investment.

The CRU, with up to 4096 I/O lines, reduces interfacing costs by keeping controller complexity to a minimum. The TILINE* asynchronous high-speed data bus can support both high- and low-speed devices and takes advantage of design simplicity for simultaneous data transfer between peripherals, the CPU and memory.

With the 990/10, you get a powerful instruction set with an extended operating feature that allows hardware to take over operations that software would normally execute. An optional mapping feature provides memory protection and memory expansion to 1 million words. And, optional error-correcting memory corrects single-bit errors for increased system reliability.

Full peripheral support.

As well as a range of standard peripherals, disc storage to 90 million 16-bit words and magnetic tape with 800 and 1600 bpi options are available for low-cost mass storage and back-up.

A choice of software.

With common higher level languages, FORTRAN IV, COBOL and Multiuser BASIC, plus the 990/10 assembly language, you have all the tools you need for an efficient application program.

Both the disc-based and memory resident operating systems give you modularity and flexibility for system generation to meet application demands. We offer program development aids for creating and testing software, and communications software to support synchronous or asynchronous data transmission.

Backed with nationwide service.

Our responsibility to you doesn't end with the sale. We follow through with complete system training, plus a nationwide factory service network.

The TI990/10 minicomputer. We build it, back it and price it the way you and your customers want it. You can start configuring a system now with our 990 Computer Systems Handbook on the upward-compatible family of the TMS 9900 microprocessor, 990/4 microcomputer and 990/10 minicomputer. For your free copy, send a letterhead request to Texas Instruments Incorporated, P.O. Box 1444, M/S 784, Houston, Texas 77001.

*Trademark of Texas Instruments

©1977, Texas Instruments Incorporated

See Texas Instruments products at Computer Caravan.
Computer-Aided Network Design

With the proliferation of remote data terminals and interactive data processing, the need to rapidly design optimum networks has experienced a parallel growth. Since these terminal applications tend to evolve rather than suddenly burst into full existence, the system designer must continually update and expand these networks. The majority of network requirements exhibit an order of magnitude and dynamics that defy manual design practices, making use of computer-aided techniques mandatory to proper configuration and management of today's data communications networks. This column addresses this requirement and discusses the parameters of a network design and management aid.

The first objective of such a network design program is to recognize that the computer's role is to reduce and structure the many terminal alternatives; it is not to "decide" on the optimum network configuration. Such a decision typically must reflect many factors that cannot be parameterized in a software program. Economic, operational, and even political considerations must be included in the final structuring of any data communications network. The computer merely presents the tangible parameters in a form such that the desirability or impact of these more subjective factors can be assessed properly.

Such a computer-aided network design program actually comprises a series of program modules that evolve the optimum network in a sequential manner. Each step of the evolution provides an output for evaluation and the ability to input changes or modifications to the progressing network model. These program modules typically consist of a hub assignment, hub configuration, multipoint configuration, and trunk circuit configuration; and they address the primary questions that the network designer must answer.

In order to take advantage of today's long distance leased line tariffs, the longer the continuous circuit mileage and/or the greater the number of circuits between the same points, the lower the cost per circuit unit. With this premise, it is advantageous to concentrate remote terminal lines into common remote hub locations. Long distance leased lines can then be installed from these hubs to the processing center or centers. Particularly with low speed (less than 300-bit/s) terminals or interactive multipoint terminals, the use of multiplexing or concentrating devices at remote hub points will result in major economic advantages.

Such a computer-aided network program must also accept and properly process the variety of data terminals that may be required in the resulting network applications. This variety encompasses the following considerations: terminal access lines, i.e., dial, point-to-point leased, and multipoint leased; terminal types; terminal protocols; terminal data codes; and processing centers.

All of these must be accommodated within the network module. If there are two different computer processing centers which use the same type of terminals on multipoint lines for different applications, the computer-aided analysis must recognize that these same type terminals cannot share the same multipoint line from a hub if they are associated with different applications or processing centers.

The network designer must properly and in an isolated manner structure the various terminals' lines that are to use the composite network. Typically, the communications channel between terminals associated with the same hub is considered as a "segment." Segments are linked in such a manner as to form the lowest cost circuit among similar terminals with the same hub. These linked segments are referred to as "chains." Some chains may consist of a single segment that directly connects the terminal to the hub, due to the criterion for shortest distance to the hub; that particular terminal was closer to the hub than any other terminal associated with that hub.

In order to minimize the number of circuits that must be actually multiplexed or concentrated at a hub, these chains are then said to be bridged at the hub to other chains to form "lines." It is the actual lines that interface to the multiplexing or concentrating equipment. The determining factor for bridging these chains at a hub is the maximum number of terminals allowed on a multipoint line and/or the operational aspects, such as the resultant data volumes and response times.

These lines can now be combined into trunks which are the actual long distance leased lines to the processing centers. This combination typically is determined by the data rate capacity of the trunk circuit, i.e., 9600 bits/s, and the composite data rate of all lines destined for the same processing center.

This circuit hierarchy is the key to the proper structuring of any composite data network. It is possible
to isolate and adjust any portion of the network development to reflect other more subjective considerations. Primary value of such a design tool is to enable quick, easy determination of the impact of those inevitable "what if" questions posed by fellow designers as well as management. In the past such rhetorical questions were ignored or dismissed with educated opinions based on some alleged years of experience. Too often the correct answers to such questions have significantly guided the network designer toward a truly optimum network.

The program modules are directed toward very specific objectives and are considered a particular part of the optimum data network objectives. The hub assignment module is intended initially to configure all possible remote data terminals to the nearest hub or concentrator location. This module would depend on the actual vertical and horizontal coordinates of each terminal and each hub to calculate the shortest airline mileage. In the United States and Canada, every telephone central office has been assigned a unique vertical and horizontal (V&H) coordinate. These coordinates have been assigned on a grid basis, and by using the Pythagorean theorem, the airline mileage between any two points can be accurately determined to one-tenth of a mile. While there are over 33,000 telephone central office designations in the United States and Canada, the V&H file can be obtained from a number of independent sources. This eliminates the need of the network designer's creating his own V&H coordinate table.

This module must also permit the network designer to force a terminal to any designated hub even though it is not necessarily the shortest distance. As discussed above, many operational and political considerations have to be factored into a network design in order to properly achieve the obtained network configuration.

The hub configuration module is intended to accept the completed output from the hub assignment module. The actual configuration of terminal lines that must be combined to form an initialized network are first structured within the hub configuration module. It is important to note that if a processing center which has associated remote data terminals is co-located with a particular hub, those terminals cannot be configured into the resulting inter-hub network. They must be eliminated from the hub configuration module output. For example, if a processing center is located in Chicago and there are 30 terminals in the Chicago area which communicate with that processing center, modifications must be made within the hub configuration module.

The first module is intended mainly to geographically associate terminals with minimum distance hubs. The second module is intended to structure those terminals associated with any hub that will be combined through multiplexing or concentrating techniques to common backbone trunks. The hub configuration module's output would now define the number of different type lines and data rates that must be interfaced at each hub to form a common backbone trunk circuit. This output in effect defines the type and configuration of local line interfaces that must be provided in the hub multiplexers or concentrator equipment.

The third module, multipoint configuration, is intended to focus on the structuring of local lines. A local line is a dial, point-to-point, or multipoint line that connects one or more terminals to its assigned hub location. It is suggested, in view of the intrastate
tariff provisions in various states, that a minimum radius be defined for each hub specifying that any terminal located within that radius is always connected directly to the hub. Typically, an intrastate tariff for a communications channel specifies a fixed charge for any line that originates and terminates between any two points in the central office exchange or any contiguous exchange. Depending upon the individual cities involved, the tariff rate for such intra-exchange or intra-contiguous exchanges is in the order of magnitude of 15 to 20 dollars. Once the terminal is beyond the hub exchange or contiguous exchange, actual airline mileage charges apply. It is therefore recommended that for every hub, the network designer specify a radius which encompasses the hub exchange and contiguous exchange. Those lines would go directly from such a terminal to the hub at a low fixed cost per month. These direct connections are combined into a common line presenting a single interface to a multiplexer or concentrator at the hub by having the local phone company install the bridging equipment within the hub. One of the major advantages of having local terminals bridged at the hub is that operational personnel can easily test and associate any terminal for diagnostic and fault isolation activities without direct involvement of the local phone company.

Terminals beyond this radius would be assigned to the hub as a function of minimum distance. Line segments may properly be discussed in this context. The program algorithm cognizant of the maximum number of terminals or data volume per multipoint line would first select the terminal nearest to the hub. The next step in the algorithm is to select the next terminal nearest to the hub and to calculate the distance from that terminal to the previous terminal which has been connected to the hub. If the distance to the previous terminal is shorter than the distance to the hub, the program designates that terminal to be bridged from the previous terminal on the multipoint line. If the distance to the hub is shorter, the terminal is left in the file and the next nearest terminal is tested in the same manner.

Once the chain has been completed (the maximum number of terminals or data volume has been reached), the program stores the chain and returns to look for the next nearest in-file terminal to the hub, repeating the process. This process continues until all terminals destined from the same processing center with the same data rate and protocol have been configured into appropriate chains.

When all terminals have been assigned to chains and individual line segments defined, the multipoint configuration module must structure these chains into lines so there are a minimum number of line interfaces that must be connected to the multiplexing or concentration equipment to the hub. Again the primary criterion is the maximum number of terminals or data volume associated with a multipoint line. The program selects the chain with the largest number of terminals and attempts to combine it with the one with the lowest number of terminals to configure a single multipoint line which again requires bridging at the hub. When all the chains have been assigned to lines, the program has completed its multipoint configuration test for that hub.

At this point, it would be advantageous to have the individual inter- or intrastate tariffs stored within the computer system; the program could then calculate the cost of each line segment in each chain and easily present a total cost for the entire multipoint line. It must be remembered that in a large data communications network which utilizes the hub principal, the majority of line costs are incurred by local lines rather than between backbone trunk circuits which interconnect the hubs.

A provision must be available within this module to permit the network designer to redesign any of the multipoint line configurations. After examining the equipment, designers can decide whether to have a particular number of terminals interconnected on the same multipoint line. For example, if five terminals at a single location were assigned to the same multipoint line, the resulting network would present a value sensitivity for that location. A common value for that particular multipoint line would render all five terminals inoperative. It may be decided, therefore, that two or three of the terminals at that location should be forced to a different chain to provide a degree of backup in case of a single line failure. While this may not exhibit the optimum segment mileage distance, the backup operational factor may easily justify the small increase in local line cost by dividing the five terminals among two multipoint chains. The multipoint configuration module must provide this network design interaction.

Fourth module is the trunk circuit configuration module. This module would be based on the ability of the network designer to specify the capacity of each individual trunk circuit, which typically is expressed in the number of bits per second that a circuit can transmit. The voice grade trunk circuit, for example, can be expected to transmit up to 9600 bits/s. With this parameter established in the module, each of the local lines completed in the previous module would now be grouped by multipoint centers and assigned into a common trunk. When the 9600-bit/s limit is reached or all available lines for that processing center have been accommodated, the module would designate the resulting trunk as being complete and would begin establishing the next trunk with the remaining lines.

The resulting output would list the local lines assigned to each trunk circuit. The network designer could then decide whether to combine in a common trunk local lines destined for different processing centers which require multiplexing at some intermediate point. Output of this fourth module would clearly specify the number of trunk circuits required, the available capacity for expansion in each trunk circuit, and the multiplexing or concentrator equipment configuration which would be required to combine local circuits into trunks.

These four different modules each address a specific point of the optimum data network objective, focusing on definite aspects that require human interaction and judgements. Only in this manner can the design and subsequent management of a data communications network be established and maintained. The computer performs those tasks within its domain and the human network designer retains control of the more subjective aspects. The following truism of this interaction is illustrated clearly in computer-aided network design: a computer is fast, logical, and unimaginative; man is slow, illogical, and imaginative. Don't attribute to one the attributes of the other. Too often computers are used in design problems in an attempt to relegate to them the role of finalizing judgements rather than merely delineating the input of the judgements.
Dataram introduces the industry's widest range of byte-designed single-board core systems for 8080 and other byte-oriented applications.

And when Dataram says "byte," we mean true byte systems— with 1K to 32K bytes, 8 to 10 bits/byte, not 16 or 18 bits/word systems that simulate byte systems.

What that means to you is less power and fewer components...and that means more for less. More reliability and more performance with smaller size...and lower product costs.

8080 Core. For people who think small.

Find out more about 8080 Core today. Return this coupon at once, or call us at 609-799-0071.

**SYSTEM** | **CAPACITY** | **CYCLE/ACCESS** | **DIMENSIONS** | **VOLTAGES** | **TYPICAL POWER** | **COMPATIBILITY**
---|---|---|---|---|---|---
DR-180 | 4K x 8 | 750/250 ns | 9.2" x 6.3" (233.4 mm x 160 mm) | +5V, +12V | 30 Watts | 8080 Microprocessor
| 8K x 8 | 750/250 ns | | | | |
DR-121 | 1K x 10 | 900/350 ns | 11.7" x 11.5" (297 mm x 292 mm) | +5V, -12V | 25 Watts | Cambridge Memories' 1K x 9 Unicore
| 2K x 8 | 900/350 ns | | | | |
| 2K x 10 | 900/350 ns | | | | |
DR-104 | 4K x 9 | 750/350 ns | 13.5" x 8.3" (343 mm x 211 mm) | +5V, -12V | 32 Watts | National Semiconductors' MOSRAM 104
| 8K x 9 | 750/350 ns | | | | |
| 16K x 9 | 750/300 ns | | | | |
| 32K x 9 | 800/300 ns | | | | |

In addition to standard systems, Dataram offers impressive custom design capabilities.

I'd like to learn more about 8080 Core.

- Please send information
- Please have a salesman contact me
- Please have a technical type call me.

Name ____________________________

Title ____________________________ Phone __________________________

Company __________________________

Address __________________________

City ____________________________ State ______ Zip ____________

- Please send me information about BULK CORE: 256K byte memory system on a single board
- Please send me information about mini-memories for minicomputers
DP and Communications
Users Favor Common
Carrier Competition

Based on an interpretation of the results received from its survey of
the telecommunications industry, a research firm states that U.S. users
of data processing and data communications “predominantly” favor
permitting common carriers to compete in the data processing field. It
found that, in spite of government rulings to the contrary, 59% of all users
would allow the regulated communications carriers to provide computer-like
processing as part of the communications package.

Of this “permissive” group, as shown in the pie chart, 33% felt
there should be no restrictions on offering an integrated package, while
26% said that the user’s primary application should not be classified as
a data processing system if it is limited to word processing (formatting or editing) and data transmission functions (buffering or line
protocol).

About 22% of all types of users, including government agencies, felt
that there should be restrictions. Of these, 14% said that data processing
is sufficiently unique to be considered a separate function. Therefore, it
should not exist as a subsystem of any kind within the common carrier-
provided data terminal equipment. The other 8% believed that the data
terminal should be classifiable as a data processing device if it is used
for any type of local data processing. Approximately 10% felt that the
question was too complex and required further expert analysis to
establish applicable definition, standards, and regulatory policy guidelines.

Center for Communications Management, Inc (CCMI), PO Box 324,
Ramsey, NJ 07446 states that respondents to this survey represented
companies in more than 50 cities in 31 states. Full copies of the report
are available at $25 each ($35 for overseas points).

The research firm notes that final survey results essentially preceded
the Jan 6 decision to reject its own Common Carrier Bureau ruling of
Mar 1976. The Bureau, at that time, denied an AT&T application for
marketing a new data service which would use computer technology to
directly transmit digitalized data programs between remote terminal
equipment.

Following the Bureau’s rejection announcement, CCMI last July in-
stituted the survey of industry attitudes toward increasing integration
of data processing and data communications, pointing out that both
terms were “a matter of definition.” CCMI notified the FCC that it planned to present testimony on behalf of the user-industry at Commission
hearings now postponed until May 1977.

CCMI also noted that it is forwarding complete copies of the survey
to key members of U.S. Senate and House committees, since they will
shortly be holding hearings on a new Communications Act. Although more
than 200 federal legislators introduced bills during the 1976 Congres-
sional session, no formal action was taken. Several new bills have already been introduced in the 1977 Congress, all designed to modernize
the original Communications Act of 1934. A limited 3-day hearing in the
last session indicated that the new legislation may involve one of the
longest and most controversial investigations.

Analysis Identifies
Potential Market Tied
To Satellite Service

According to an analysis performed by a California organization, FCC
approval of the domestic satellite service to be offered by Satellite
Business Systems will result in a major market for both existing and
new products. SBS’s partners—IBM, COMSAT-General, and Aetna Casualty
and Surety—have committed a minimum of $407 million for plant
investment including satellites and earth stations.

ComQuest Corp of 1000 Elwell Court, Palo Alto, CA 94303 has pre-
pared a 259-page analytical report covering proposed digital TDMA/DA
techniques, 12/14-GHz equipment, regulatory implications, and impli-
cations for the telecommunications and computer industries, as well as
for IBM. It also includes market forecasts for various categories of
equipment and identifies new product needs.

The report indicates that hundreds, possibly thousands, of “roof-top”
stations are planned to provide fully-integrated digital communications
services via satellite to major business organizations. SBS projections of
service demand indicate an estimated cumulative potential market through
1986 of $2.2 billion for ground sta-
The only logic tester designed for microprocessor boards.

A fresh start for logic board testing.

Microprocessors are here.
If you are like most electronic manufacturers, you’re either using µP’s or you plan on using them soon. But how do you test your boards so you can ship a dependable microprocessor-based product?

With the new Fluke Trendar 3040A.
For a fraction of the cost, it does what other systems can’t do. It fully tests microprocessor boards with either user-defined bit-by-bit test patterns or automatically-generated patterns, interchangeably, via simple push-button commands. A unique new interface allows the necessary handshaking between µP board and tester. Any type of advanced digital logic board can be tested at system operating speeds. Diagnosis can be made by an operator using the guided clip/probe option.

And it not only performs higher confidence tests, it cuts your costs. It eliminates the programming delays and complexities of minicomputers and their peripherals. Editing is on-line. The effect of a program change on circuit behavior is instantly displayed. Programs are done in a fraction of the time.
All this at a price you can afford.
For data out today, dial (415) 965-0350. Fluke Trendar, a subsidiary of John Fluke Mfg. Co., Inc., 630 Clyde Avenue, Mountain View, CA 94043.
Fluke (Nederland) B.V., P.O. Box 5053, Tilburg, The Netherlands. Phone: (013) 673-973. Telex: 52237.

CIRCLE 17 ON INQUIRY CARD

See us at Nepcon and Electro ‘77.
A complete group of breadboards lets you develop your own circuitry without the bother of soldering. Simply unplug and plug in again to make changes. Cambion also has all the little extras such as IC extractors or hand wire-wrap tools to facilitate your designs. Would a catalog, samples or one of the sales engineers be of help? Write to: Cambridge Thermionic Corporation, 445 Concord Avenue, Cambridge, MA 02138. Phone: 617-491-5400. In California: 2733 Pacific Coast Hgwy., Torrance, CA 90505. Phone: 213-326-7822.

Standardize on
Cambion
The Guaranteed Electronic Components

A complete group of breadboards lets you develop your own circuitry without the bother of soldering. Simply unplug and plug in again to make changes. Cambion also has all the little extras such as IC extractors or hand wire-wrap tools to facilitate your designs. Would a catalog, samples or one of the sales engineers be of help? Write to: Cambridge Thermionic Corporation, 445 Concord Avenue, Cambridge, MA 02138. Phone: 617-491-5400. In California: 2733 Pacific Coast Hgwy., Torrance, CA 90505. Phone: 213-326-7822.

Report Issued On GOES Signal Problems

Laboratory tests that indicate how the performance of the geostationary operational environmental satellite (goes) data collection platform interrogation link could be improved are described in a report issued by the U.S. Department of Commerce Office of Telecommunications. These tests showed that the received signal level was too low for reliable operation of the data buoy radio using its existing antenna. In addition, equipment was subject to severe interference from land mobile transmitters that have primary frequency allocation at 468.825 MHz.

Office researchers demonstrated that improved performance could be achieved through use of a higher gain antenna and with the insertion of a low noise amplifier. They also recommended the use of a 12.5-kHz offset to the interrogation frequency in order to minimize land mobile interference.

The 70-page report, "Evaluation of the GOES Data Buoy Interrogation Link," OT Report 76-106, is available at $4.50 per copy from the National Technical Information Service, Springfield, VA 22161. Its accession number is PB-261-872/AS.

Stored Data Accessible Across Atlantic

As a result of a recent FCC authorization, computerized information stored in the U.S. and in the United Kingdom will soon be accessible to users across the Atlantic Ocean. Western Union International, Inc, 1 WUI Plaza, New York, NY 10004 will initially offer Database Service (DBS) access through Tymnet, Inc's domestic network. Later, additional domestic network interconnections are expected. DBS is compatible with data terminals operating at from 110 to 1300 bits/s.
What's the big difference between the Intecolor 8051 Desk Top Computer and the IBM 5100?

The price tag, for openers. $3995*

We've developed a very unique sales philosophy with the Intecolor 8051. We're simply out to give you more desk top computer for less money than anybody in the world. Just compare the capabilities and price of the Intecolor Desk Top Computer with any unit on the market, and you'll see.

Take the Intecolor 8051 versus the IBM 5100, for example. You get the same high-level BASIC Language with both units. But the Intecolor 8051 gives you 8 colors to work with instead of the antiquated, black and white IBM format. Study after study has proven that color means more efficient man-machine interaction, a reduction in operator fatigue, and better use of operator time. And we all know what time is. Money.

Now compare screen sizes. The Intecolor 8051's got a big, 19" diagonal screen that can display up to 3,840 characters—in color. On the other hand the IBM 5100 screen measures a meager 5"x6". But that's not bad if you've got 10/10 vision. And don't forget memory. Sure you can expand both units to 64K, but the Intecolor comes stock with 26K of memory compared to the IBM's 16K. And graphics? The IBM 5100 can't touch the graphics capabilities of the Intecolor 8051. Not by a long shot. But that's understandable, because not many computers can.

And here's the real zinger. Compare prices. The Intecolor 8051 Desk Top Computer retails for a modest $3995, while the IBM 5100 starts at a whopping $8500. That's a lot to pay for a name, especially when you can get a better unit for less than half the price.

The Intecolor 8051 Desk Top Computer. It's selling now for just $3995. And at that price you can probably afford two. Call us today with your order and we'll prove it to you.

*Domestic USA Prices
Plessey can save you a bundle of time and money on PDP-11 and 8 disc drives and systems, with no sacrifice of compatibility or reliability. Our drives may be just what you’re looking for to expand your mini into time sharing, data base management, and other mass storage applications.

**Complete plug-in compatibility**

Plessey disc drives are available in capacities of 2.5, 5 and 10 megabytes, or 1.6, 3.2 and 6.4 megawords. Drives occupy the same space as a single DEC RK05.

They’re available with removable cartridges for versatility or fixed discs to save you even more, and they’re all fully hardware and software compatible, with media compatibility in our two front-loading versions.

**Mix and match your drives**

If you’re just starting your expansion, you can’t do better than the Plessey Disc Controllers. They are compatible down to the board level so they plug into your PDP-11 or 8 mainframes to control up to 20 megabytes or 6.4 megawords in any combination of DEC RK05 and Plessey Disc Drives.

### PLESSEY PM-DS SERIES DISC DRIVE CONFIGURATIONS

<table>
<thead>
<tr>
<th>DRIVE MODEL: PM-DD</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEDIA</td>
<td>Discs</td>
<td>1-Front Load (2315-type)</td>
<td>1-Front Load (2315-type)</td>
<td>1-Top Load (5440-type)</td>
<td>1-Fixed</td>
<td>2-Fixed</td>
</tr>
<tr>
<td>Compatibility</td>
<td>DEC RK05</td>
<td>DEC RK05</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAPACITY</td>
<td>PDP-11 (megabytes)</td>
<td>2.5</td>
<td>5</td>
<td>10</td>
<td>2.5</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>PDP-8 (megawords)</td>
<td>1.6</td>
<td>3.2</td>
<td>6.4</td>
<td>1.6</td>
<td>3.2</td>
</tr>
</tbody>
</table>

**PLESEY PM-DS SERIES DISC DRIVE CONFIGURATIONS**

<table>
<thead>
<tr>
<th>DRIVE MODEL: PM-DD</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEDIA</td>
<td>Discs</td>
<td>1-Front Load (2315-type)</td>
<td>1-Front Load (2315-type)</td>
<td>1-Top Load (5440-type)</td>
<td>1-Fixed</td>
<td>2-Fixed</td>
</tr>
<tr>
<td>Compatibility</td>
<td>DEC RK05</td>
<td>DEC RK05</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAPACITY</td>
<td>PDP-11 (megabytes)</td>
<td>2.5</td>
<td>5</td>
<td>10</td>
<td>2.5</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>PDP-8 (megawords)</td>
<td>1.6</td>
<td>3.2</td>
<td>6.4</td>
<td>1.6</td>
<td>3.2</td>
</tr>
</tbody>
</table>

**PLESEY PM-DS SERIES DISC DRIVE CONFIGURATIONS**

<table>
<thead>
<tr>
<th>DRIVE MODEL: PM-DD</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEDIA</td>
<td>Discs</td>
<td>1-Front Load (2315-type)</td>
<td>1-Front Load (2315-type)</td>
<td>1-Top Load (5440-type)</td>
<td>1-Fixed</td>
<td>2-Fixed</td>
</tr>
<tr>
<td>Compatibility</td>
<td>DEC RK05</td>
<td>DEC RK05</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAPACITY</td>
<td>PDP-11 (megabytes)</td>
<td>2.5</td>
<td>5</td>
<td>10</td>
<td>2.5</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>PDP-8 (megawords)</td>
<td>1.6</td>
<td>3.2</td>
<td>6.4</td>
<td>1.6</td>
<td>3.2</td>
</tr>
</tbody>
</table>
Or if you're already using a disc system, enhance it with any one of our drives. Your computer won't know the difference, but your budget will.

More for your money, inside and out

Every drive and system we ship includes our advanced electronic and mechanical designs, fail-safe circuitry to protect the heads and discs, a 35 CFM clean air package, and an MTBF of over 5000 hours.

And no matter where your systems are used, you'll find Plessey equipment backed by the resources of a billion dollar corporation.

Ready to ship now

With all this available now in a disc system that costs less, stores more and performs as well as or better than the one you're waiting for—what are you waiting for? Contact us and get your orders in today.

Plessey Microsystems
Mini-Diskette-Based Computer System Uses Support-Free Software

In introducing computer products that make use of technology to provide performance and low price, Wang Laboratories, Inc., emphasized the importance of increasing performance and power while reducing their cost and complexity through aggressive application of technology.

Cited as examples were the PCS-II which is claimed to be the industry's first mini-diskette-based system, and extensive use of microprocessors—in some cases as many as four—in terminals, printers, diskette drives, and communications controllers.

A second-generation personal computing system, the PCS-II is equipped with one or two mini-diskettes, high-speed printer, large screen CRT/keyboard, and a high-speed processor with 8k bytes of user available memory (expandable to 32k bytes). Addition of the Option 62B binary synchronous communications controller converts the computer to an intelligent terminal with total business computing capability.

System support is provided by the 2236 transaction terminal, a semi-intelligent device that changes personality when its microprocessor controller is reloaded, and the 2236 MXC mini-front-end which links multiple terminals to a single processor. The 2265 DMS permits concurrent multiuser sharing of the 2265 intelligent disc drive; printers range in speed from 15 characters/s to 600 lines/min, and 2270A series diskette drives allow 2-way searching, reading, and writing between Wang and IBM 3740-compatible devices.

Software which operates on the PCS-II allows the Management Planning System to perform financial modeling and budgeting, statistical forecasting, business graphics, and other sophisticated functions. A mortgage management system includes a management control module that permits querying of files at any point in the process of mortgage preparation, automating all mortgage paperwork—by performing all necessary calculations and printing all related forms. The Time/Check system makes available accurate up-to-date management reports including an employee time report, employee analysis, analysis of billable and nonbillable time, and daily cash journal. A letter writing and editing option can produce personalized mass mailings for automatic client service.

Other applications software includes Lifeline, a fully automatic system that prepares insurance proposals for insurance carriers; Wang/Cash, an accounting package intended for small accounting firms and independent accounts; Patient Billing System, an automated patient billing and insurance processing system for doctors and dentists; and AUTO/MATE II, which provides fast processing time, random file searching, and information storage for automobile dealership financing and insurance applications.

Circle 140 on Inquiry Card

Low Price, 2200-Char/s Rotary Printer Has Only Nine Moving Parts

Reportedly the first of its kind—using a totally different concept of printing mechanisms—the series 1100 rotary printer introduced by SCI Systems, Inc., 8600 S Memorial Parkway, Huntsville, AL 35802 prints at a nominal rate of 2200 characters/s on 4-in. (10.2 cm) wide, continuous roll electro-sensitive paper. Including paper holder and electronics, the printer is only 4" wide by 5" high and 9" deep (10.2 x 12.7 x 22.9 cm) and weighs only 3 lb (1.35 kg). Yet it can print 136-column data with standard 10-char/in (3.9 char/cm) spacing—at a 70-dB noise level, which is about one-sixth that of an electric typewriter. A full CRT screen can be printed in less than 1 s; 24 lines of 136-column computer data can be printed in 1.5 s. Electronics are fully buffered.

There are only three main elements: drive unit, printhead, and paper. Most wear items are concentrated within the cartridge type printhead which has an expected life of over 25 million characters and can be replaced in less than 10 s. Since user cost for the head will therefore be less than one dollar per million characters, the overall cost is much less than that of a typewriter ribbon. The drive unit, in comparison, has a rated life exceeding 8 billion characters.

Electro-sensitive paper, equivalent to Nicolet type ESP-20, consists of three layers: a base paper coated with a black pigment and then a 10⁻⁶ thick, vacuum-deposited surface coating of aluminum. As print stylus move across the paper, electrical pulses remove the surface layer and expose the black undercoat in a 5 x 7 dot matrix to form characters.

(Continued on p 30)
CAN YOU AFFORD THE TIME REQUIRED TO DUMP YOUR CRT OR MINI USING SLOW THERMAL PRINTERS SUCH AS THE TI OR NCR 30 CPS UNITS??

CAN YOU TOLERATE THE NOISE OF BULKY IMPACT PRINTERS??

IF NOT: Modernize your CRT and MINI hard copy dump needs inexpensively by using the SCOPE DATA Series 200 R/O printer. At $1595.00, quantity one, the small compact SERIES 200 will print at a rate of eight times faster than the slow 30 cps thermal printers and do it quietly.

We also offer KSR models for your input/output needs. Both our R/O and KSR models offer up to 1200 BAUD data transmission rates to meet your DATA COMMUNICATIONS requirements.

The one standard price provides you with your choice of either standard SERIAL, PARALLEL OR CURRENT LOOP interface as well as 64 character incoming data buffering. OEM prices go below $1200.00 in large quantities and lease terms are also available. ALL SERIES 200 printers are backed by warranty and nationwide service is available.

For more information contact Sales Manager SCOPE DATA INC. 3728 Silver Star Road, Orlando, Florida, 32808 or PHONE today at (305) 298-0500 / TELEX: 56-7456

SCOPE DATA INC
3728 SILVER STAR RD.
ORLANDO FL 32808

SEND INFORMATION

My application is ____________________________

Name _________________________________

Company _______________________________

Street _________________________________

City ______ State ______

Zip ________ Telephone ___________________
Only nine basic moving parts are involved and the printhead is the only replaceable element. There are three multiwire stylus assemblies in the printhead, mounted 120-deg apart on a plastic rotor and protected by a molded cover. A slip ring disc, which forms the rear structure of the printhead is connected to the styli through flexible etched cables. Slip ring brushes connect printhead to drive electronics.

One small dc motor drives all elements of the printer. The central shaft, belt-driven by the motor, supports the printhead at the front and a code wheel at the rear of the drive unit. A single paper feed roller is driven from the shaft through a worm gear arrangement.

Paper is inserted through the writing platen and formed into a 120-deg arc by a snap down top cover. In operation, the drive roller continuously pushes the paper through the unit. Centrifugal force extends the styli wires through slots in the printhead cover and into contact with the platen and paper as the head rotates.

Writing pulses are timed directly from the central shaft code wheel so that constant size characters are formed regardless of motor speed. Each stylus assembly prints a column of characters as it sweeps over the paper (three columns per revolution.) Printed line length is unlimited but typically 40, 80, or 132 char/line. A maximum of 24 lines can be printed on the 4" (10.2 cm) paper.

Much of the unit consists of plastic parts. The housing, for instance, has plastic end plates, top and rear covers, and writing platen which surrounds the printhead. Of the relatively few metal parts, most are stamped or machined.

Nominal specifications for the 1100 rotary printer include: character set, 64 ASCII (96 optional); character spacing, 10/in (3.9/cm) horizontal, 7/in (2.8/cm) vertical; character structure, 5 x 7 dot matrix, 70-line/in (27/cm) resolution (7 x 9 matrix, 100-line/in (39/cm) option available in midyear); paper feed speed, 10 in/s (25.4 cm/s); rotor speed, 1800 rpm; and stylus speed, 350 in/s (889 cm/s).

Power is 55 W printing, 5 W standby. Temperature ranges are 0 to 105°C operating, -40 to 85°C storage (extended ranges optional), 10 to 95% humidity, noncondensing. Standard parallel and serial interfaces as well as custom interfaces are available.

The printer is inherently resistant to shock and vibration. There are no levers, cams, hammers, solenoids, or reciprocating parts.

In its present 4" (10.2 cm) configuration, the rotary printer is quoted at about $300 in OEM quantities. For a single unit, sold to an end user through a distributor, the price would likely be less than $1000.

An 8.5" (21.5 cm) model, predicted for late 1977, will print 80 characters/line, 10 char/in (3.9/cm) at a rate of 4000 char/s. Letter size, legal size, and continuous roll paper lengths will be available. For 132 char/line at 16.5-char/in (6.4/cm) spacing the print speed will be 6600 char/s. As a column printer it will produce a 50-line by 132-column format with lines running the length of an 8.5 x 14" (21.6 x 35.6 cm) sheet, at 2500-char/s throughput. Expected price for this unit is only 30% above that of the 4" model since much of the fabrication will be identical.

Plans for 1978 include a 200-line/in (78/cm) resolution printhead with 13 x 17 dot matrix characters. Future versions will include full graphics capability and an OEM facsimile mechanism with a compatible head for high speed facsimile scanning.

Circle 141 on Inquiry Card

Disc Drive Offers Both Fixed and Moving Heads For Minimum Access Times

Intended to fill memory needs for a variety of minicomputers and medium-scale computer systems, 3300 series drives can be configured with one, two, three, or four nonremovable discs. Units incorporate moving heads and can include fixed heads to minimize access time to data.

Eight models ranging from 12.4M to 74.4M bytes of moving head storage measure 7 x 23/4 x 10" (17.8 x 59.7 x 48.3 cm) providing maximum capacity in a small package. Fixed heads with an average access time of 10.1 ms can be added to the same spindle up to 2.23M bytes in increments of 0.37M bytes. Overlapped seek enables read or write on fixed heads to occur while moving heads are undergoing a seek on the same drive.

Okidata Corp, Western Div, 849 Ward Dr, Santa Barbara, CA 93111 designed the positioner to take advantage of the fact that rotary inertia
Announcing a breakthrough in

**FAST**

**PULSE ANALYSIS**

A storage oscilloscope that captures 1.4 ns rise time.

**Superior Performance.** A stored writing speed of 2500 cm/µs, enabling you to capture single-shot rise times to 1.4 ns, 3.5 cm high, at full reduced scan amplitude (or 900 ps 2.25 cm high). System bandwidths from 160 to 400 MHz, depending on plug-ins selected. Four storage modes . . . bistable and variable persistence, FAST bistable and FAST variable persistence . . . to cover a wide range of storage applications. Auto-erase for automatic display updating. A save control for 30 times longer viewing. Gated readout, which prevents the blooming that tends to occur between sweeps with nongated readout. Adjustable multi-trace delay for varying the CRT view time prior to storing the next sweep when using FAST transfer mode.

**4-Compartment Flexibility.** Perform more than one measurement at the same time without switching plug-ins. For example, store a single-shot event and simultaneously measure pulse width with a digital counter. Choose from over 30 7000-Series plug-ins for the combination your application requires. The selection includes the 7A19 for full system bandwidth, the 7D11 for digital delay, the 7L5 for spectrum analysis.

**Future Expandability.** The 7834 represents a breakthrough in oscilloscope technology. It follows the 7633 mainframe which introduced the then-highest stored writing speed of 1000 cm/µs. The 7B80 and 7B85 time bases, establishing a convenient delta delay measurement technique. The 7D01 Logic Analyzer and DF1 Formatter transforming the oscilloscope into a logic state—logic timing analyzer with a choice of 5 display modes.

**The 7834.** For fast pulse analysis in the laser fusion lab. For single-shot or low-rep-rate fast pulse analysis, glitch detection, or ECL logic analysis in digital design. For single-shot fast pulse analysis in destructive and nondestructive component testing. When you buy into the 7000 Series, you're assured of technological advances that help set the pace for the oscilloscope world.

**The 7000-Series . . . more than an oscilloscope**

For a demonstration or more information, contact your local Field Engineer. Or write Tektronix, Inc., P.O. Box 500, Beaverton, OR 97077. In Europe, write Tektronix Limited, P.O. Box 36, St. Peter Port, Guernsey, Channel Islands.

For technical data, circle 22 on Inquiry Card.
For a demonstration, circle 23 on Inquiry Card.
Introducing the SEL 32/75 System.

The Computer with a Subconscious.

Your eyes blink 25 times a minute. You don’t realize it because this routine, like thousands of other vital routines, is handled by your subconscious.

That's important, because this parallel processing frees the conscious part of your mind for critical decisions.

This is also a good description of how the new SEL Regional Processing Units operate within the SEL 32/75 System. Working independently, these RPU's contain sufficient control and buffer storage areas to process an I/O region and transfer the resultant data directly to main memory. Computer system throughput is further enhanced by High-Speed Floating Point Hardware, Writable Control Storage, and flexible interleaving.

The SEL Memory MAP efficiently manages up to 16 million bytes of main memory, with no instruction overhead.

Sounds like a big system, doesn’t it? SYSTEMS can link 20 CPU's, with hundreds of Regional Processing Units, into one multiprocessor network.

You see, the well-established SEL 32 computers fit the term “minicomputer” in price alone. Based on true 32-bit architecture, all are fast, powerful machines using functional, proven software. SYSTEMS computers are proving their worth in big jobs like seismic exploration, power plant operations, aircraft simulation, and scientific computation.

The SEL 32/75 System fits neatly as head of the SEL 32 family. It’s more powerful, more flexible, more throughput-oriented than any computer we’ve ever built.

We’d like to help you explore how the SEL 32/75 System could simplify your computing requirements. Just circle our number on the Reader Service Card, and we’ll send our brochure in the blink of an eye.
is the product of mass and radius squared. The positioner arm in the 3300 is mounted directly to the rotor of a high torque brushless dc motor. While the rotor has high mass, its effective radius in the system is small compared to the radius at which the heads are located; this results in minimum inertia and therefore minimum power dissipation.

The resulting positioner is compact. Only two bearings are involved in the entire system, and the motor can be removed from the drive without disturbing the arm or heads, which are located in a "clean" enclosure.

There are two data heads per surface. The track-following positioner servo system uses the bottom surface of the lower disc, which contains prewritten servo tracks used in positioning heads; this eliminates close tolerances and thermal problems common to drives which use devices in the positioner to derive track position information.

Optional fixed heads are mounted on a tray-like assembly containing head terminations and diodes. These assemblies can also be mounted to use a portion of the servo disc surface and also the entire top surface. The interface is designed such that moving head drives may plug into a system intended to operate with the CDC 9760 storage module and operate to its specifications. Moving head and fixed head hybrid drives use a common interface. A single interface board contains all receivers, drivers, and electronics necessary to the standard interface and interface options.

The low cost units use Winchester 3340-type heads and media, and provide data separation; error recovery features such as early/late datastrobe; and track offset, direct track addressing, and index/sector lookahead. Both fixed and moving heads have 15,560 bytes/track and data transfer rates of 7.33M bits/s. Average access time is 38 ms. Expanded capacity and transfer rate will be accomplished using 3350 Winchester-type heads; maximum moving head capacity is expected to be 127M bytes in the same package.

Battery-Powered Cassette Recorders Playback Directly on Terminals

ICT series write-only incremental digital cassette transports and recorder systems offer up to 2.2M bits of capacity on a 300-ft cassette. Miniature transport uses a Philips data cassette, low power incremental stepping motor, and CMOS electronics, drawing just 700 mW from a 12-V battery when writing, to provide portable battery-powered data collection.

With the systems, Datel Systems, Inc, 1020 Turnpike St, Canton, MA 02021 offers a simplified approach to design by reducing data entry, retrieval, power-up, and power-down considerations to the point of providing and accepting logic levels at the required times. Circuit card modules are specified in terms familiar to circuit designers who know digital logic. In a complete system, design details of the transport’s flux levels and motor drive are transparent to the designer, requiring only knowledge of ultimate word size, bit rate, and data capacity. However, full specification of transport and individual card modules allows customized systems to be created at any level.

Systems accept a variety of data formats ranging from full synchronous serial to 40-bit (five byte) parallel. Basic format is 8-bit bytes recorded at about 6 bytes/s; these bytes are externally coded as ASCII alphanumeric character bytes for direct playback on terminals. Optional analog inputs may be recorded by digitizing channels with low power A-D converters, to provide direct octal printout of A-D informa-
Touch switches are **IN**

...and CENTRALAB has them NOW

When Centralab introduces touch switches you can be sure they're "In". Backed by 40 years of switch know-how, and after years of intensive research and testing, Centralab is now delivering, in batch-process volume, a complete touch switch system. We call it MONOPANEL.

MONOPANEL is a thin, light, flat, front panel subassembly containing micro-motion touch switches already mounted and interconnected...with LED's, nomenclature, graphics and colors to meet your functional and aesthetic requirements.

**Batch-Processed For Economy With Quality**

MONOPANELs are batch-processed as 11" X 17" master panels only .075" thick, each containing up to 700 switches. Every Monopanel is a complete, 100% pre-tested subassembly containing switches, front panel and graphics.

**60,000,000 Cycles Without Failure!**

The basic MONOPANEL switch has been operated for sixty million switching cycles without mechanical or electrical failure. And MONOPANEL has been tested and proven against 22 separate mechanical, electrical and environmental standards.

**Custom Designed For Your Application**

On each 11" X 17" panel you can custom-design individual boards to meet your front panel needs. The illustration above shows just a few of the almost endless variations possible from each master panel.

**Unlimited Graphics Available**

The flat, smooth, front panel surface permits unlimited choice of graphics. Functions may be grouped by color, with 480 colors available. Thirty choices of type style and size. And whatever visual symbols meet your specific needs.

**THIS IS MONOPANEL:**

- A complete touch switch subassembly, ready to mount.
- All switches and graphics on a .075" thin panel.
- Flat, spill-proof surface wipes clean.
- Noiseless.
- 100% tested.
- Choice of terminations.
- Operating voltage: 50 V max.
- Operating current: 100 mA max.
- Contact resistance: 0.2 ohms typical.

Standard 12 and 16 position keyboards are available through Centralab Industrial Distributors. For more information on custom MONOPANELS, call Bill Klug (414) 228-2604, or send for this FREE brochure today.

**Quality Products For Your Design:** Ceramic Capacitors • EMI/RFI Filters • Thick Film Circuits • Rotary, Slide and Pushbutton Switches • Touch Switches • Potentiometers and Trimmers.
Reduce your vulnerability. Specify Amphenol® connector systems.

You’ll get just the right connector. Plus quality that makes you look good.

Waiting for the missing link in your product—the connectors—can be more than frustrating. A delay can leave you wide open to the perils of lost business and lost profits. So can less than top-notch quality.

Relax. There are thousands and thousands of famous Amphenol quality connector products. Many are available for prompt delivery from a close-to-you distributor. And even if you order a highly specialized connector, you won’t have to wait long. Just long enough for us to give it quality worth waiting for.

You get that kind of prompt availability in quality connectors like those shown here. And a host of others for consumer and business products, data and word processing equipment, aerospace and military applications, nuclear power, telephony, and more.

We make much more available to you, of course. From the constant stream of connector ideas we originate to the methods of termination. So bring your connector problems to us. Just write to: Amphenol Connector Systems, Bunker Ramo Corporation, Dept. L47, 900 Commerce Drive, Oak Brook, Illinois 60521, or call: (312) 986-2320.
Cut telephone key-set installation costs in half. With System 66 connectorized red-field back panels. They're factory pre-wired.

Microphone connectors that are quick to disconnect. Our QWIK-91 Series are efficient, easy to operate and an attractive complement to quality audio equipment.

The big name is SMA's. Amphenol, of course. Stainless steel or beryllium copper. Built-in quality ensures performance to your toughest design demands.

Missile launcher connector-and-cable assembly is important to the military. Used on an infantry anti-tank weapon, this assembly is typical of our total design capability.

Radiation-resistant connectors for the nuclear power industry. Our 206 Series for containment rooms. Features stainless steel shells and crimp Poke-Home® contacts.

PC edged connectors that give you the edge on costs. A variety from 143, 225, and 261 Series. For solder, wire-wrap, and crimp snap applications.

The right idea at the right time.

AMPHENOL Connector Systems

CIRCLE 26 ON INQUIRY CARD
The only pushbutton that gives flexibility to designers...

...without giving fits to the people who wire it.

Until now, you wouldn't have counted on good-looking pushbuttons to look nearly as good when it's time to wire them.

But the AML (Advanced Manual Line) from MICRO SWITCH has changed all that.

AML devices combine button height, bezel size and compatibility of square and rectangular shapes to harmonize your panel. And the line is so broad, you won't need different-looking units to perform different functions.

Displays range from split screen and hidden color to a unique, three-segment lens cap indicator, all with transmitted or projected illumination, and a choice of lamps, including a T-1¼ wedge base lamp, neon and LED.

AML units also offer electrical flexibility, with features like three different electrically rated switches in the same size housing. Solid state pushbuttons that operate at 5V or 6-16V with a built-in regulator, sink (TTL) and source (CMOS). Electronic control from logic switching to 3 amps, 120 VAC. And power control up to 10 amps at 120 VAC.

Panel mount them, using individual, strip or matrix mounting hardware.

And every AML device is designed to meet IEC, CEE24, UL and CSA standards.

Write for our "Control Panel Layout Design Guide". Contact your nearest MICRO SWITCH Branch Office or Authorized Distributor. Or call 815/235-6600.

Either way, you'll end up with a pushbutton that works as well as it looks.

MICRO SWITCH
FREIGHT, ILLINOIS 61032
A DIVISION OF HONEYWELL

MICRO SWITCH products are available worldwide through Honeywell International.

Circle 27 for data.
Minicomputer Adapts to Freestanding Interactive or Distributed Processing

NCR 8250 is a general-purpose minicomputer system that offers up to 80M bytes of disc storage as well as a COBOL-oriented interactive multiprogramming operating system. It can be used as a communications-oriented processor or as a freestanding interactive multiprogramming system.

A 16-bit general-purpose minicomputer, which uses standard 19" rack-mounted plug-in circuit boards, the processor has from 48k to 128k bytes of MOS memory with automatic battery protection. In addition to processor and memory, the vertical cabinet can contain one or two disc storage units providing up to 19.6M bytes of storage, and one or two magnetic tape cassette handlers. The system is offered by NCR Corp, Dayton, OH 45479.

Operating software permits several applications operating at the same time to share common sections of coding from a single pool rather than duplicating coding for each application. Other features allow conversational question and answer procedures to simplify start of day procedures; three levels of security for each terminal, to prevent unauthorized use of certain system commands; and object code changes which reduce memory requirements and increase processing speed.

Circle 145 on Inquiry Card

Recorded Message Machine Is First Use of Magnetic Bubble Memory

A machine that stores and announces recorded messages is claimed to be the first to operate with a magnetic bubble memory and to be the first application of this technology. The machine was developed at Bell Telephone Laboratories, Mountain Ave, Murray Hill, NJ 07974, and is being tested in one of Michigan Bell Telephone Co's Detroit switching offices. Called the 13A announcement system, the machine is being used to record and announce standard repetitive 12- or 24-s "call assist" messages, each of which can be played back to as many as 500 telephone lines simultaneously.

In this application, magnetic bubble technology provides the advantage of increased storage capacity in the same physical storage space, as well as low power consumption and nonvolatility. The bubble memory in the machine contains four garnet chips, each with a storage capacity of 68,121 bits—equivalent to about 12 s of digitized speech. Measuring 1.2 x 2.2 x 0.6" (3.05 x 5.59 x 1.52 cm), the package has 32 pins for external connection; a Permalloy outer case provides necessary shielding against possible external magnetic fields. Each board contains a maximum of two magnetic packages; one message is provided on each board. (Operation and details of a similar memory for use in a voice recorder are reported in Computer Design, Apr 1976, pp 38, 43.) Instead of being recorded on a magnetic drum turned by a motor, messages are stored in digital format—in a code represented by the presence or absence of bubbles—in the machine's magnetic bubble memory. While messages stored on the drum deteriorated with use, messages processed by the 13A do not lose quality with repeated playing. About the same size as its predecessor, which handled one message, the 13A records and announces up to eight different messages.

Nine new memories
from the leader...
Texas Instruments

Progress in memories comes quickly at Texas Instruments. Here are nine new memory devices. Spanning a wide range of technologies ... from NMOS to firsts in advanced processes - a magnetic bubble memory and a charge-coupled device memory.

There's higher performance, too. And broader choice. All reflecting memory leadership. Enabling you to explore new concepts. Upgrade existing designs. Achieve greater cost effectiveness. And improve system operation.

92K magnetic bubble memory
... doesn't forget to remember

The first commercially available bubble memory. TI's solid-state TBM 0103 ... 92,304 bits.

Non-volatile, it remembers when the power is off. A natural for innovative applications requiring portability. Programmable calculators. Data loggers. Voice storage. Measurement and test equipment.

Use the TBM 0103 in intelligent terminals. Word processing. Controllers. As an alternative to disk and drum storage. And the new TBM 0103, with its microprocessor-compatible interface family, can handle your microprocessor mass memory function.

Data is written into and read out of a major loop, stored in minor loops. Result: Serial input I/O with random access to 641 pages 144 bits wide. Average access time: 4.0 milliseconds. Data rate: 50 kilobits per second.

Single-chip construction enhances reliability. A 1.02 by 1.1 by 0.4 inch 14-pin dual-in-line package contains the bubble chip and all necessary magnetics. Combines low initial price with system packaging flexibility and efficiency.

Prototype quantities are available now. Coming soon: new interface peripherals, including an N-channel MOS controller.

CIRCLE 121 ON INQUIRY CARD
65K CCD memory
... plugging a gap

TI's new TMS 3064 is the first 65K charge-coupled device (CCD) memory on the market. Meets the need for a low-cost, high-performance memory between high-speed RAMs and low-speed, serial-access magnetic memories.

A new two-phase coplanar electrode CCD structure developed by TI, coupled with the standard double poly N-channel silicon gate process, is the key to the cost effectiveness of the TMS 3064.

Only two non-critical MOS-level clocks are required. Operating at 5 megabits per second, the TMS 3064 has a typical power dissipation of 300 mW.

In a 16-pin 400-mil ceramic DIP, the TMS 3064 will be available in May in sample quantities.

CIRCLE 122 ON INQUIRY CARD

4K static RAMs
... high performance and density

Your choice of NMOS 4K memories is substantially broader with TI's new static RAM family. Fully static design eliminates the need for clocks and reduces support circuitry.

These new 4K RAMs operate from single +5 volt supplies and are fully TTL compatible. A chip select and three-state output simplify memory expansion.

They come in four speeds: 450, 300, 200, and 150 ns maximum access times. And two organizations. The TMS 4044 and 4046 are organized as 4096 words of one bit; the 4045 and 4047 as 1024 words of four bits. Typical power dissipation at 200 ns is less than 325 mW.

All four new RAMs offer identical performance, with the TMS 4046 and 4047 series having the additional advantage of a unique power-down mode — less than 10 mW power consumption.

The TMS 4044 and 4045 come in a space-saving 18-pin ceramic or plastic package; the TMS 4046 and 4047 in a compatible 20-pin configuration. Sample quantities are available now.

CIRCLE 123 ON INQUIRY CARD

16K EPROM
... a 2708 times two

TI's new TMS 2716 is a 16,384 bit device that plugs into existing 2708 sockets. You get twice the EPROM memory in the same space. So it's ideal for upgrading present designs. Same basic chip design and circuitry as the TMS 2708. Same production-proven N-channel process. Same power supplies. At 375 mW typical, the TMS 2716 dissipates less total power than most 2708s that have half the memory.

The TMS 2716 is a natural addition to TI's 8K EPROMs - the standard TMS 2708 and the low-power TMS 27L08. All are available now.

CIRCLE 125 ON INQUIRY CARD

16-pin
4K & 16K Dynamic RAMs

In addition to the industry standard 22 and 18-pin 4K RAMs from TI, a new high-performance 16-pin TMS 4027 is available in sample quantities.

A 16K dynamic RAM - the TMS 4070 (300 ns) — is available now. With an improved performance TMS 4071 (150, 200 and 250 ns) coming in the second quarter.

CIRCLE 124 ON INQUIRY CARD

For more information on any of these new memories, call your nearest authorized Texas Instruments distributor or TI field sales office. Or write Texas Instruments Incorporated, P.O. Box 1443, M/S 669, Houston, Texas 77001. Please identify the memory you are interested in by giving its TI part number.
Entry Level System Provides Floppy Discs For Cardless Computing

An entry level system for the series 90 family, the 90/25 offers integrated hardware and modular software for both new users and those wishing to upgrade their systems, and can be configured as a cardless system by using a diskette subsystem. Announced by Sperry Univac*, a div of Sperry Rand Corp, PO Box 500, Blue Bell, PA 19422, the 90/25 has as its nucleus a processor that is directed by microprogrammed instructions and is designed to perform random, sequential batch, communications, scientific, or inquiry/response sequential batch, communications science is designed to perform random, sequential batch, communications. Main memory can be expanded from 65k to 131k bytes. Software consists of Operating System/3, which supports the simultaneously announced 8415 disc drive and 8413 diskette subsystem, other online peripherals, and communications; for terminals, CRT terminals, and intelligent terminal subsystems. Job Control Language (JCL) is a set of descriptive control statements that define system requirements for each job and direct the operating system to assign necessary resources to execute it. OS/3 can support up to seven jobs running concurrently within three levels of priority. By means of multimedia, steps from more than one job can be interleaved to increase throughput.

Integrated Communications Access Method (ICAM), an easy to implement system that includes a message control program to queue messages for delivery on demand, accommodates demands for communications capabilities. The IMS/90 Information Management System provides data file inquiry and update capability. Emulation of Univac 9200/9300 system is accomplished using microprogram capability in the processor.

Peripheral for use with the system include the 8413 diskette, which provides cardless computing using IBM-compatible diskettes. It has a capacity of 242k bytes/disc and can read 128-byte records at 1500 records/min, and write at 850 records/min. The 8415 disc drive is a split-spindle fixed/removable device that permits on- and offline storage. It offers 24.8M bytes fixed storage; 8.3M bytes of removable storage. Also available are 300-line/min printer, 300-card/min reader, and communications terminals.

Small Scale, Disc-Based Computers Offer Range of Growth and Performance

Small scale, disc-based computer systems added to the B 800 series have main processors operating at either 1 or 2 MHz with up to 131k bytes of main memory. A separate programmable data communications processor has up to four communications lines. Mass storage ranges from a low cost removable disc cartridge subsystem to a removable disc pack subsystem with up to 521.6 bytes of online storage. Burroughs Corp, Detroit, MI 48232 designed both the B 810 and B 820 around microprogrammed processors; multiple possible configurations of each adapt to particular operating environments.

Main memory for the 810 consists of 32k bytes of MOS memory with 500-nS access time for two bytes of data; the 820 has 16k bytes of MOS memory and 16k bytes of bipolar control memory with 70-nS access time for two bytes of data. Control memory takes advantage of the 820's 2-MHz speed, permitting faster execution of instructions. Both processors are expandable to up to 131k bytes of main memory.

Memory access is controlled by a separate microprocessor called a direct memory access controller (DMAC) which allows the disc I/O control and data communications processor to share memory cycles with the main system processor. The microprocessor controls the priority of access for the three sources and prohibits any one from preempting memory to the detriment of the other two.

Mass storage for the system is provided by an entry level removable disc cartridge subsystem which stores 4.6M, 9.2M, or 4.6M bytes with average access times of 80, 100, or 145 ms; a compact fixed disc subsystem with 9.4M, 18.8M, 28.2M, or 37.6M bytes/drive and average access time of 55 ms; and a removable disc pack subsystem with capacities of 65.2M and 130.4M bytes and an average access time of 33.3 ms.

The system may use a 10-MHz Data Communications Preprocessor (DCPP) which can service up to four communications lines in full- or half-duplex mode in a multipoint or point-to-point network. A microprocessor with standard memory of 6144 12-bit words, the DCPP operates concurrently with the main system processor, handling all processing associated with various line procedures and communications line management. The main system processor becomes involved only when a complete message has been assembled and is available for application processing. System operation is supervised by a comprehensive executive system, the Master Control Program (MCP), which assigns memory, manages I/O, communicates with the operator, logs system use, loads programs, maintains a library of all files, and supervises other functions. MCP forms the key to virtual memory operation and multiprogramming, enabling the system to execute multiple programs that are larger than the main memory.

Programmable Terminals and Controllers Collect Factory Data

Compact, programmable data collection terminals and communications controllers, tested in conformity to MIL-STD-810, assure reliable operation in harsh environments. Introduced by Epic Data Corp, 12738 15th Pl NE, Bellevue, WA 98005, the terminals read punched badges, ANSI cards, or magnetic striped cards, while the controllers handle up to 100 terminals on four separate party lines.

An 8080 microprocessor-based terminal which electro-optically reads punched badges, displays time of day, and provides five LEDs for prompting, the 1647-1 converts data to ASCII format for storage in a transmit buffer before subsequent transmission via a built-in RS-232-C interface and/or differential line driver interface. Model 1647-2 incorporates features of the -1 and adds the ability to accept data from both punched badges and 80-column ANSI cards. It also incorporates 20 user-defined keys for inputting variable data. Information such as time and keyboard entries are displayed on a 10-digit numeric display. Combining all features of the -1 and -2, the model -3 also provides 40 user-defined keys and up to 10 LEDs for prompting.

(Continued on p 46)
Important news for Intel SBC 80 users:
The RTI-1200 solves your real-time analog I/O subsystem problems.

Now Intel SBC 80 users have the most complete, most versatile and easiest-to-use input card for the acquisition and control of analog signals.

What you don't see here are all the other significant RTI-1200 features that enhance its maximum convenience and versatility. One of the most impressive is our User's Guide. It doesn't just tell you how to hook up jumpers. It does tell you how to write programs that optimize throughput rates, how to use the 8080's instruction set to take advantage of the RTI-1200's capabilities and a whole lot more.

If you're looking for the solution to your analog I/O interface problems, the Analog Devices' RTI-1200 is it. Single prices range from $629 to $979 depending on options (quantity discounts are available). The Analog Devices' RTI-1200, the first in a family of analog subsystems from the market leaders in analog products for signal conditioning, converting and control.

Send for the complete RTI-1200 Technical Information Package.

*Exclusive features of Analog Devices' RTI-1200.

Analog Devices, Inc., Box 250, Norwood, Massachusetts 02062 East Coast: (617) 329-4700, Midwest: (312) 894-3300, West Coast: (213) 585-1783, Texas: (214) 231-5094, Belgium: 031382707, Denmark: 02/58 90 00, England: 01/36 46 46, France: 696-77 66, Germany: 098/53 03 19, Japan: 03/26 86 82 6, Netherlands: 076 14 21 50, Switzerland: 022/5704 and representatives around the world.
The Intel® 2716 is the first 16K UV-erasable and electrically programmable read only memory (EPROM). The 2716 operates from a single 5 volt power supply, has a static power down mode and features fast, single address location programming. It makes designing with EPROMs faster, easier and more economical than ever before. Then, when you’re ready for production quantities, move rapidly to Intel’s new pin-for-pin compatible 16K ROM, the 2316E.

Since the 450 nsec 2716 operates from a single 5 volt supply it is ideal for use with the newer higher performance +5V microprocessors such as Intel’s 8085 and 8048. The 2716 is also the first EPROM with a static power down mode which reduces the power dissipation without increasing access time. Active power dissipation is 525 mW while standby power is only 132 mW—a 75% savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs—single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Now you can program on-board, in the system, in the field. You can program any location at any time—either individually, sequentially or at random, with the 2716’s single
5 volt 16K EPROM.

address location programming. Total programming time for all 16,384 bits is only 100 seconds.

The 2716 EPROM is pin compatible and directly interchangeable with Intel's new 420 nsec 2316E mask programmed ROM. Debug your systems using EPROM and when the pattern is firm, order the 2316E ROMs and plug them directly into the 2716 sockets. Turn around time on ROMs has been reduced to 6 weeks ARO. If you prefer, ship the first few products with 16K EPROM and switch to 16K ROM in the field. Either way you get the flexibility of EPROM and the economies of ROM. Both from Intel.

Double the size of your program memory, improve performance, and get your product to market faster with Intel's reprogrammable 2716. And save money in production with the compatible high speed mask programmable 2316E ROM. The fastest way to get started is to order the new 2716 16K EPROM from your local Intel distributor. Contact: Almac/Stroum, Components Specialties, Cramer, Elmar, Hamilton/Avnet, Industrial Components, Liberty, Pioneer, Sheridan or L.A. Varah. And for quick turn around on the 16K mask programmable 2316E contact your local Intel sales office.

For technical information and a copy of "The New 16K EPROM" article reprint (AR-42) use the reader service card or write: Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

intel delivers.
For program storage the units have up to 2k bytes of ROM in 1k increments. 512 bytes of RAM allow data buffering during transmitting and receiving, and provide scratchpad memory. Architecture allows expansion to 16k bytes of ROM and up to 44k bytes of RAM.

System control units (SCUs) incorporate microcomputers which enable them to function as a flexible yet cost-effective method for controlling a network of terminals. They serve by polling each terminal to extract data being entered, analyzing received data to verify operation of the terminal, transmitting prompting information to lead terminal operators through data entry sequence, assembling received data into complete transactions, and transmitting data to a host processing system for analysis and report generation.

The model -1 can control up to 30 model 1647 terminals on one line. It incorporates 4k bytes of ROM or p/ROM (expandable to 16k), and uses 512 bytes of RAM for data buffering and scratchpad. The -2 has 8k ROM and accommodates from 4k to 44k bytes of RAM. It can control as many as 100 terminals on four separate party lines, and can assemble transactions and format data for simultaneous storage on one or two local storage devices.

Circle 149 on Inquiry Card

**Low Priced Computer Stores Operating System in Main Memory**

Model 20, an entry level member of the 1000 computer system family from Hewlett-Packard Co, 1501 Page Mill Rd, Palo Alto, CA 94304, is aimed at uses in manufacturing automation, automatic product testing, and multiprocessor laboratory computing and control. Main distinction of the unit and primary reason for its low price is the multilingual, multiprogramming real-time executive operating system—RTE-M—which is implemented entirely within main memory.

Configured to include an HP 21MX-E series computer with 64k bytes of main semiconductor memory, a 2645A communications oriented CRT system console with two minicartridge drives, and a desk-style enclosure, the basic system operates under RTE-M, BASIC/1000M, and ISA FORTRAN. The operating system can be configured to manage main memory as large as 608k bytes, making the system useful where disc drives are inadmissible but where disc-sized capacity is needed, such as process control in harsh environments. Memory expansion is accomplished in 64k- or 32k-byte increments using plug-in boards.

The unit will support concurrent program execution and program development on four terminals or more, and will execute programs in BASIC, FORTRAN, or assemby language; its program development language is BASIC only. With an added flexible disc, it will handle any mixture of execution and program development at four stations or more, in any of the languages. Up to four flexible disc units can be added to provide up to 2M bytes of mass information storage. Flexible disc hardware is field retrofittable to systems. Drives have capacity for 512k bytes and are addressed by the same file manager calls as used by current real-time executive operating system software.

RTE-M, the memory resident real-time executive operating system, uses calls and file structures identical to those of RTE-II and RTE-III, making programs upward compatible. It also supports transfers to microcontrol store under program control. Expandable in modules, the system can implement memory mapping, enabling use with up to 608k bytes of memory.

Interconnection to local or remote process control equipment is accomplished through conventional screw terminal contacts on an available interface to the HP 9611R measurement and control station.

Circle 150 on Inquiry Card

**Nonprocedural Language Simplifies Computer-User Communications**

Integrating two separately evolving technologies—nonprocedural languages and data base management—the English-like RAMP S II (Rapid Access Management Information System) nonprocedural language simplifies communication between the user and computer by eliminating the need to translate to machine language. Users need not know how or where data are actually stored; the data storage structure can be changed without affecting existing applications.

Evolved by Mathematica Products Group, Inc, PO Box 2392, 14 Washington Rd, Princeton, NJ 08540, the system runs on IBM System/360 and /370 with OS/VS, TSO, VM/370, and VP/CSS operating systems, providing security features, logging capabilities, and report formatting flexibility. Programs and routines can be developed without regard to access strategy, hardware limitations, or the storage structure of the data base. Access is automatic, but can be controlled at the user's option. Commands used in one environment are identical in all environments, minimizing the impact of different operating systems and devices on the user, and reducing problems in moving from one system to the next and
Now you have a choice of DEC-compatible floppy disk systems.

The DEC RX01.
It costs $4,095.
You can wait months for it.

The DSD 210.
It costs $3,295.
You can have it in weeks.

<table>
<thead>
<tr>
<th>Feature</th>
<th>DEC RX01</th>
<th>DSD 210</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDP®-8, PDP®-11, LSI-11 plug compatible</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Software compatible with all DEC operating systems</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>IBM 3740 Format</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Write protect switches</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Automatic head unload</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Ceramic read/write head</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Holds 256 bytes per diskette</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Diskette formatting capability</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Drives per controller</td>
<td>1, 2, OR 3</td>
<td>1, 2, OR 3</td>
</tr>
<tr>
<td>Interchangeable 50/60 Hz operation</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Digital phase-lock-loop data separation circuit</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Front panel activity LED lights</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Front panel system status indicators</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Modular construction</td>
<td>PARTIAL</td>
<td>COMPLETE</td>
</tr>
<tr>
<td>Self-testing microcode</td>
<td>MINIMAL</td>
<td>EXTENSIVE</td>
</tr>
<tr>
<td>Field-proven Shugart drives</td>
<td>NO</td>
<td>YES</td>
</tr>
</tbody>
</table>

Our DSD 210 floppy disk system is 100% hardware, instruction set, and media compatible with all DEC PDP-8, PDP-11 and LSI-11 systems. It costs $800 less than DEC's RX01, has a far shorter delivery time, and has more useful features.

For an expanded comparison and complete technical details, phone or write Data Systems Design, Inc., 3130 Coronado Drive, Santa Clara, CA 95051, 408/249-9353.

©Registered trademark of Digital Equipment Corporation
**Versatec challenges pen plotters to a “drawout.”**

**Name your plot.** Scientific graphics or business PERT charts. Maps or production drawings. Engineering simulations or circuit designs. Versatec will draw them faster, more reliably, and with far more expression than any other plotter.

Why wait minutes, even hours for pen plots? Versatec can produce a typical E-size drawing in less than sixty seconds.

Think what this speed could do for your own computer plotting. More throughput. Faster turnaround. Practical updates that give you visualizations now, not later.

**Draw with more eloquence.** High data density slows pen plotters to a crawl, but Versatec maintains constant speed. Produce subtle shading, toned patterns and variable line widths that are impractical, difficult, even impossible for pen plotters.

**Print as you draw.** Lettering is a problem for pen plotters, but not for Versatec. Display captions, legends and other alphanumeric data without losing a second. A simultaneous print/plot feature permits overlay of plot data and hardware generated print characters on the same scan line.

**Enjoy troublefree plotting.** Versatec electrostatics write without cranky mechanical arms and sputtering pens. No smears, skips or overshoots. Plot with fewer adjustments, less waste and less downtime.

**Draw for less.** With all these advantages, a Versatec electrostatic still costs about the same as a drum plotter system or about half as much as a comparable flatbed.

---

**We’ve got you covered.** Versatec has the paper width you need with formats of 22", 24", 36", 42" and 72". We’ve got controllers that link Versatec to all popular computers. We’ve got CalComp compatible software that gets you on-line quickly and easily.

**So challenge us.** Circle our readers’ service number for a brochure or fill out the coupon for specific information and plot samples. Better yet, call Versatec to arrange your own “drawout.”
Versatec outdraws CalComp!

Versatec Model 8136, operating off-line at half rated speed

Plot size: 56" x 36" 33,000 vectors
CPU & I/O time for sort & rasterization: 9 seconds

Plot size: 67" x 36" 16,000 vectors
CPU & I/O time for sort & rasterization: 8 seconds

Plot size: 45" x 36" 15,000 vectors
CPU & I/O time for sort & rasterization: 6 seconds

CalComp™ Model 1036

Plotting time

56 seconds

50 minutes

67 seconds

35 minutes

45 seconds

10 minutes

Tests were performed with IBM 360/65 computer, OS/MVT operating system, EZPERT™ application software (Systonetics) and Versaplot™/Version 7 plotting software (Versatec). Trademarks: CalComp (California Computer Products), EZPERT (Systonetics), Versaplot (Versatec).
making the language easier to maintain.

System algorithms effectively utilize both static and dynamic storage for report preparation, records management, and network linking. Network linking can be controlled by specifying when files are to be linked and whether network pointers are to be recorded. This simplifies file reorganization by allowing pointers to be preserved throughout the reorganization procedure.

The type of direct access storage device on which the data base resides is automatically recognized by the system and is used according to its characteristics, assuring maximum efficiency for both online and batch systems. All system data base and data base management features are available for records management, report preparation, and the procedural language interface.

Syntax of the language is consistent with everyday English. Several formatting options can be indicated on one statement, both mathematical and relational operations are universally recognized, and character-string searches can determine which records do not match screening conditions. The only constraints in preparing output reports are hardware limitations such as insufficient memory or printer width.

Voice Synthesizer Enables Computer to Tutor the Blind

A "talking computer" is being used to tutor the blind and visually handicapped in job skills in accounting and data processing. Called VOCAB, the project was made possible by a VOTRAX voice synthesizer, developed by Vocal Interface, a div of Federal Electronic Associates, Inc, West Long Branch, NJ 07764, which enables the computer to "speak," freeing the blind person from dependence on a reader. The project is being developed jointly by the Office of Research and Extension Services at North Carolina State University at Raleigh and the State of North Carolina, Dept of Human Resources, Div of Services for the Blind.

Students communicate with the instructional programs by means of a typewriter-like keyboard and receive messages from the computer-assisted program by synthesized voice response. Initially, four cassette tapes teach the student to use the keyboard and develop the typing skills necessary to communicate with the programs.

The student uses a telephone to contact the computer, and identify himself and the lesson he needs; the computer, by means of the voice synthesizer, reads a section of the lesson and asks the student a multiple choice question about the material. When the student responds by typing in the number of his answer, the computer transmits more information. Additional data is given to support correct answers and then new material is presented; if the answer is incorrect, supplementary information on the material is supplied and the question is asked again.

Parallel Processors Operate as Standalone or Peripheral Units

Providing high performance, reliable, scientific computation for electrical and electronics engineering, research, and development, the EAI 2000 incorporates technological concepts that allow easy use and programming, facilitate digital connection, and improve user interaction with the problem. The parallel processor serves as a problem solving tool for designing analog and digital signal processing systems; developing filters, equalizers, oscillators, and adaptive circuits, investigating environmental requirements in electronic packaging, determining critical components or circuit tolerances; and designing and modeling circuit components.

Electronic Associates, Inc, West Long Branch, NJ 07764 designed the system for use either as a digital computer or as an intelligent peripheral to a digital computer. Systems provide from 1.2M to 15M operations/s; the full set of mathematical computing blocks perform at repetitive speeds beyond 1000 solutions/s.

As a standalone mainframe parallel processor, the 2000 operates with I/O conducted through the associated alphanumeric terminal. This monitoring and control station (MACS), an integral part of every system, lets the user access the processor, improving user interactivity with the system for greater problem solving in less time with less effort. The system also includes a full complement of mathematical computing blocks which can be interconnected to model sets of higher mathematical equations.

As a peripheral, the 2000 is claimed to expand the capability of both systems by as much as 100 to 1 and to allow the user to do work not realistically possible with either system alone. Digital connection is accomplished through a built-in industry standard (RS-232 or CCITT) serial communications port; an optional parallel interface creates an independent path for high-speed bidirectional data flow.

Courses Emphasize Digital Signal Processing and Mini/Microcomputers

Two short courses which have been presented in several locations in Europe and the United States are scheduled to be held at the Marriott Motor Hotel, Dallas, Texas during June 1-8. "Digital Signal Processing: Fundamentals and Applications" (June 1-3) will be taught by Prof Alan V. Oppenheim, Dept of Electrical Engineering, MIT, Cambridge, Mass. Digital signal processing concepts form an integral part of systems in such areas as seismic data processing, communications, and speech and image processing. The course is designed to give an understanding of the fundamentals, applications, and future directions of the field.

"Microprocessors: Minicomputers/Microcomputers and their Applications" to be taught June 6-8 by Prof Hoo-min D. Toong, Dept of Electrical Engineering, MIT, provides a thorough understanding of minicomputers and microprocessors at all levels: software and hardware systems, and tradeoffs of successful applications. Intended for managers and engineers, it will use actual applications to illustrate techniques for utilizing mini/micro systems, as well as participant-supplied problems. Further information may be obtained from Digital Systems Associates, PO Box 295, MIT Branch, Cambridge, MA 02139.
You design the system. We'll display your solutions.

Together we make each other look better than ever. Because our specialty is taking your system's output and displaying it as concepts that any user quickly understands.

Tektronix has made graphics desirable and affordable worldwide. Our components can give your system the same universal acceptance and versatility. Our capabilities complement your needs: including graphic and alphanumeric terminals and monitors. Plotters. Hard copiers. Combined refresh and storage technology.

We'll work as your partners. We'll provide modular display components you can stake your reputation on, with prices and quantity discounts that put it all together. You've got high standards for your OEM suppliers: we stack up to them. Give us a call soon.

Tektronix
Information Display Group
OEM Components
P.O. Box 500
Beaverton, Oregon 97077

Tektronix OEM components: the perfect fit.

CIRCLE 33 ON INQUIRY CARD
Get a system overview with this memory map. The 1600S shows how your memory is being utilized in an operating program. Knowing how your memory is organized, you can see at a glance what your program is doing and the relative time being spent in any one memory location. This helps you spot unwanted program sequences or parts of your program that aren't being implemented.

Monitor a serial data stream and compare new data with that previously stored. This display shows software conversion of BCD data at a 7-segment display to an ASCII format. Column blanking simplifies display by showing only 8 of 16 bits available.

Qualifiers, digital delay and various local or bus-triggering modes give you pinpoint selection of data flow for effective program tracing.

Up to 32 channels let you see all the action on the microprocessor address and data buses plus the I/O, peripherals or any other logic section of your microprocessor system.

Output triggers drive your scope—at the right instant—for making electrical measurements in the time domain.

Dual clock means you can easily relate bus activity to events occurring elsewhere at a different clock rate.

Serial-to-Parallel Converter (HP's 10254A) lets you directly view serial data in relation to parallel data on the system bus.

FREE DATA DOMAIN SEMINAR. Find out for yourself how HP Logic State Analyzers can broaden your view of the data domain and speed digital design and debugging of your microprocessor-based system.

Seminars are scheduled in a number of cities throughout the country. Ask your HP field engineer about specific details on seminars in your area.

HP’s Logic State Analyzers give you a real-time view to help you spot and diagnose intermittent system operation. That can mean faster microprocessor system design and debugging.

The 1611A, priced at $5000*, can be tailored to either 6800 or 8080 microprocessors now. And more “Personality Modules” will be available soon. The 1611A lets you view bus activity and external events from the microprocessor’s viewpoint. And, mnemonic decoding greatly simplifies interpretation.

The 1600S, with up to 32 input channels, dual clock capability and priced at $7100*, gives you a detailed real-time view of system activity from any vantage point, regardless of differences in clock rate. Add the 10254A Serial-to-Parallel Converter for $975* and you can simultaneously view serial data at peripherals.

One or more HP Logic State Analyzers give you greater insight for better understanding of your system’s capabilities. That can mean earlier product introduction, lower development costs, a faster return on the development investment.

Your local HP field engineer has all the technical details. Give him a call today. And also ask him about HP’s FREE seminars—An Introduction to the Data Domain.

*Domestic U.S.A. price only
Intel delivers microcomputer systems that take the risk out of becoming successful.

Intel takes the risk out of becoming successful by providing economic, flexible and reliable microcomputer hardware and software solutions for your moderate and high volume requirements.

For most moderate volume microcomputer applications, it makes economic sense to buy an assembled and tested microcomputer system. That's why we offer two Single Board Computers (SBC 80/10, SBC 80/20) and two packaged systems (System 80/10, System 80/20). When you decide it's more economical to do the job "in-house," we'll make arrangements for you to use our bill of material, fab and assembly drawings, and artwork. And since we manufacture all the essential components—CPU, EPROMs, ROMs, RAMs, programmable I/O, and other LSI devices in volume, you can order the components from us and continue to take advantage of quantity discounts. No penalty for success.

Intel® microcomputer systems are flexible and easily configured to your specific needs. Expanding your system or reconfiguring the I/O is easy. All Intel microcomputer systems are supported by a complete line of I/O and memory expansion boards, diskette and DMA controllers, power supplies, card cages, and accessories. And since I/O, communications, timer and interrupt control functions are programmable, you can reconfigure the system to match your application by altering a few bytes of memory instead of redesigning system hardware.

And Intel delivers more than microcomputer systems that give you the cost/performance advantage. In addition we provide Intellec® Microcomputer Development System support to get you to market sooner. Intellec resident PL/M, the high level microcomputer language, can cut man months off your software development schedule. Intellec ISIS-II Diskette Operating Software, with linkage and relocation capabilities, will save more programming time. Develop programs in small manageable modules—then link them together or link them with general purpose subroutines from a software library. Reduce system integration and checkout time with the Intellec resident ICE-80™ In-Circuit Emulator. Develop, symbolically debug and execute high level and assembly language programs directly on your System 80 or SBC 80 based prototype.

From hardware and software development all the way through production, Intel gives you the competitive advantage. For a copy of our new 24-page brochure or a demonstration contact your local Intel representative, use the reader service card, or write: Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

Circle 117 for technical information. Circle 118 for technical information and a demonstration.
Medium-Scale Computer Emphasizes Need for Performance, Reliability

The medium-scale M-150 computer uses high performance LSI and MSI circuits, and incorporates high speed auxiliary storage, large volume files, communications control processors, and virtual storage features. Developed by Hitachi, Ltd, New Marunouchi Bldg, No. 5-1, 1-Chome, Marunouchi, Chiyoda-ku, Tokyo, Japan, the system provides online network, data base/data communications, and other capabilities.

System processor has up to 1M bytes of storage formed in 64k-, 128k-, or 256k-byte increments. Memory elements are 4k-bit n-MOS chips. Average instruction execution time is 8 ms. I/O transfers take place over byte and block multiplexer channels; total channel throughput is 4M bytes/s. Peripheral equipment includes 100M-byte, 200M-byte, and 70M-byte disc drives which transfer at up to 855k bytes/s, as well as magnetic tape, line printers, and optical character recognition equipment. Software and I/O interfaces are compatible with other units in the series. Circle 154 on Inquiry Card

Expanded Storage Extends Life of Xerox Computers

Expanded capabilities for Xerox computer users, announced by Honeywell Information Systems, PO Box 6000, Phoenix, AZ 85005, will both extend the life of the computer and assure users an orderly growth path and transition program. MOS memory subsystems for Sigma 6, 7, and 9; dual processor options for Sigma 6 and 7; virtual memory for Sigma 5; and removable disc storage and magnetic tape subsystems for Sigma and 500 series computers were included in the announcement.

A plug-compatible add-on alternative to the Sigma 9 core memory, the XPF 9850 MOS memory subsystem operates either with or as an alternative to the core system. Memory cycle time is 750 ns; capacities range from 128k to 512k. Two or 4-way interleaving is offered; however, core memory must be 4-way interleaved on mixed memories, requiring that core be configured in 64k increments only. The memory subsystem including a system controller, 128k words memory, and two ports will be available in third quarter 1977 at a price of $130,000. A similar unit for Sigma 6 and 7, model XPF 6850 includes an extended memory map, I/O processor upgrades, 128k word memory, and a memory interface unit. Price of this unit is $140,000; availability is planned for fourth quarter 1977.

Sharing common memory and I/O processors, the XPF 6851 dual processor option provides significant increases in computing power over single-processor Sigma 6 and 7. A single copy of Control Program-Five supports the configuration using one processor as the controlling unit and the other as the secondary or slave mode computing resource. The option will be available in fourth quarter 1977.

Model XPF 5850 virtual memory subsystem for the Sigma 5 is an architecture upgrade comprising memory management hardware, and from 32k to 128k words of Sigma core memory. Basic package, including 32k memory, is offered for purchase at $31,000; it is supported by the control program for real-time applications.

Magnetic media offerings are the XSP 9210 removable disc subsystem, which consists of microprogrammed mass storage processor and four disc units and provides formatted storage for 690M bytes; and the dual density 800- or 1600-bit/in magnetic tape subsystem model XTP 9310, which consists of magnetic tape processor and as many as 15 9-track tape units which operate using NRZI or PE. Circle 155 on Inquiry Card

Emulator Option Allows Easy Replacement of Printer/Plotter

Emulator option model 40-340 allows users currently operating Gould series 5000 printer/plotter to replace them with the STATOS™ 4000 series printer/plotter without changing the software handler, application programs, interface, or cables. Introduced by Varian Graphics Div, 611 Hansen Way, Palo Alto, CA 94303, the emulator option supports the full speed capability of the printer/plotter in which it is installed.

Consisting of a single printed circuit board, which mounts in the printer/plotter's card cage and contains a combination of hardware additions and micro code changes, the emulator generates format control codes converted from the Gould discrete control line interface with hardware and uses the microcode changes to decode unique signals generated by the interface converter. Circle 157 on Inquiry Card
An OEM flexible disk subsystem is more than the sum of its parts. Getting optimum performance at a low unit price requires design control to eliminate redundancy and volume production to reduce cost.

That's where our "parts" come in. The RFS7500 is a complete flexible disk system engineered and built by Remex, one of America's leading OEM peripherals manufacturers. Hardware, firmware and software are designed together to produce a package more cost/performance effective for the quantity buyer than an "in-house" system or one purchased from a second level supplier or minicomputer manufacturer.

The RFS7500 is comprised of one to four RFD1000 Flexible Disk Drives, a microprocessor based controller/formatter, interface and software for most major minicomputers plus power supply cabling and rack mountable chassis. Because it is a fully integrated subsystem, the RFS7500:

- expands data capacity through implementation of IBM3740 format or a user selectable 1, 2, 4, 8, 16, 26 or 32
sector format. □ saves computer time by data block transfer of from one to 65K 2-byte words on a single command from the host. □ reduces core memory requirements due to automatic track and sector search and auto-initializing without software. □ simplifies operation and system integration by 8-command structure. □ saves space by housing interface card in the system chassis in some configurations. □ speeds access through 6 ms track to track speed plus unit select.

So when you’re building an OEM flexible disk based system, don’t go to pieces—go to Remex, 1733 E. Alton St., P.O. Box C19533, Irvine, CA 92713. (714) 557-6860. We’re ready to do our part.

Ex-Cell-O Corporation

REMEX DIVISION

CIRCLE 36 ON INQUIRY CARD
Automatic, Interactive Graphic Systems
Maintain Pipeline Network Maps

Since the earliest time that man placed conduits underground to carry water for irrigation or to supply the various requirements of a city or village, there has been a problem in recording where those conduits were buried. Whether the conduits were pipe, tile, or hollowed logs, repairs eventually had to be made and the defective channels had to be located.

As likely as not—especially in past years—the location of each conduit was marked in someone’s memory—probably the person who dug the channels and buried the conduit. Likely also, geographical markers were boulders, corners of buildings, or other objects that might be removed over a period of time. Rarely were accurate maps drawn that would allow the next generation of people to find the defective conduits without a great deal of digging and luck.

Often efforts were made to update maps but the projects were costly and time consuming. Records involving years of additions, replacements, and alterations had to be located, interpreted, and recorded on maps. Sometimes several changes might apply to the same conduit; determining what the present status was might be achieved only by digging holes and trenches.

Even in more recent times, when reasonably accurate and better defined maps were usually prepared, it became a major project to update those records every time conduits were replaced or repositioned or when systems were expanded. Forms were filled out and notes made but new maps might not be prepared except every few years or when old ones literally wore out. If a conduit broke or had to be located in an emergency, hours or even days—and many manhours of labor—might be expended before file records could be fully interpreted or the faulty channel found.

These not very efficient procedures might not cause much more than a serious nuisance for water supply systems. Hunting for a broken water main and not knowing exactly where to dig—or not knowing how to find the shut-off valve—might result in a few flooded basements and many wasted manhours of labor, but probably would not cost lives. In the case of a gas pipeline network, however, the situation is entirely different. Failure to find or know the exact location of a pipeline or valve could result in heavy property damage and serious injuries or even deaths.

Recently a number of organizations built up around pipeline networks have begun to update their maps. They often depend on aerial photography to set up basic maps with aboveground points on the networks as guides. Then the true locations and routings of all conduits are determined and recorded on the maps.

This, of course, results in sets of maps which are accurate—but only at the moment they are drawn. Any network changes result in either retrogression to a pile of addenda attached in file cabinets or the drawing of new maps. The first again results in the possibility of losing track of conduit locations; the second means sometimes prohibitive expenses.

Introduction of computer-automated management and control systems (Computer Design, Mar 1975, p 52) now appears to alleviate both of these problems. Such systems—built by Calma, 707 Kifer Rd, Sunnyvale, CA 94086—maintain complete files of information on every foot of conduit of all types—location, type, likely condition, inspection due date, predicted replacement—and automatically draw up-to-date maps including all data that are pertinent to the level of detail requested. They are applicable to the requirements of a number of different users.

Gas Distribution System

When Brooklyn Union Gas, which serves the New York City boroughs of Brooklyn and Queens, acquired the Staten Island territory in 1958, a major mapping problem developed. Schematics of pipeline routes were non-scaled and non-standard documentation had been used to describe and specify locations. Through the years the situation became too unwieldy—particularly as the piping system expanded.

Therefore, in 1973, Brooklyn Union initiated a complete and accurate pipeline inventory and mapping program. Raytheon Co was contracted for a 3-year period to prepare full maps based on aerial photography and a digital data base reconstruction of the pipeline.

Even this, however, brought about static presentations valid only at the moment they were drawn. As a result, work began in 1976 to tie in Calma Graphic Interactive (CGI) procedures and equipment with the Raytheon base material that would result in an automated mapping system.

Equipment includes a Data General Corp Eclipse™ S/200 minicomputer with 48k words of core memory, Century Data Systems 25M-byte model CD114 disc.
Choosing Systems or Components:

Know your weapons.

Developed by Zilog. Manufactured by Zilog. Supported by Zilog. Here are the most powerful weapons on the microcomputer battlefield. Together or separately they herald victory over sluggish speeds and villainous inefficiencies.

Manufactured by Zilog.

Whether you need one or a million and one, Zilog's new facility can deliver. All of our production equipment is state-of-the-art (4" wafers)—the most modern microcomputer manufacturing in the world. You order. We'll deliver plastic or ceramic. Your choice!

Deploy the Z80 peripheral devices:

Z80-PIO—Parallel I/O Interface Controller. Two (2) ports for fast I/O transfer under full interrupt control.

Z80-SIO—Serial I/O Interface Controller. Two (2) fully independent full duplex channels that can be programmed to operate in any asynchronous or synchronous modes including Bi-Sync and HDLC/SDLC.

Z80-CTC—Counter Timer Circuit. Four (4) independent channels that can be used to count external events or to generate interrupts at programmable intervals.

Z80-DMA—Direct Memory Access. Programmable circuit that transfers data between memory and peripheral devices at up to 1.2 megabytes per second. The DMA can operate in a transparent mode without slowing the CPU.

Deploy the Z80 software:

Resident Macro Assemblers. With cross-reference and conditional assembly, also relocatable assembler with linking loader.

PLZ Resident Compiler. Most powerful microcomputer compiler available today.

Text Editor and File Maintenance.

Basic Interpreter. For writing programs in Basic.

Cross Software. Available from NCSS.

Made for the Military.

You can get Zilog components to meet MIL Spec 883B with extended temperature range of −55°C to +125°C. The Z80 component family operates with less power in MIL Temp environments.

For victory over obsolescence:

Deploy these strong components from the leader in microprocessors. We are bound by our pledge to stay a generation ahead and determined to make your components and systems the most powerful in the field. We're ready to dispatch help immediately.

Masterminded by the Z80-CPU.

A single chip, N-channel processor arms you with a super-set of 158 instructions that include all 78 of the 8080A's and the 8086 instructions with total software compatibility. The new instructions include 1, 4, 8 and 16-bit operations, such as, memory-to-memory or memory-to-I/O block transfers and searches, 16-bit arithmetic, 9 types of rotates and shifts, bit manipulation and a legion of addressing modes. And that means less programming time, and less end user costs. With these features, the Z80-CPU generally requires approximately 50% less memory space for program storage yet provides up to 500% more throughput than the 8080A or the 8086. Powerful ammunition at a surprisingly low cost (less than $10 each in large quantities) and ready for immediate shipment.

Zilog

10460 Bubb Road, Cupertino, California 95014
(408) 446-4666/ Telex 910-338-7621

Boston (617) 890-0640
Chicago (312) 885-8080
Los Angeles (213) 540-7749

In Europe:
TEL 0628 36131/2/3/Telex 848-609

AN AFFILATE OF EXON ENTERPRISES INC.
It’s easy to inspect, test and repair AMP Latch multi-conductor connectors.
Even after they’re in use.
We designed them that way. Because a mass termination connector should help you save time and effort before, during and after assembly.

Their unique folded contact design, with dual camming and latching ears, assures you of four-point electrical contact and mechanical grip for each conductor. And that means superior overall reliability and protection. In addition, these fork-type contacts make it especially easy to visually inspect each termination before the cover is applied.

And even after the cover is on, each contact can still be visually checked for proper locking and latching. Because every AMP Latch cover has a built-in inspection port over each termination. This also permits electrical testing without cover removal, saving additional production time. And if repair ever is necessary, we've made that easier, too, by designing special hand and pen tools.

There are more reasons why you should choose AMP Latch connectors such as quick, easy terminating with the AMP shuttle tool, and the broad variety of pin headers and connectors. You also get AMP backup . . . expert design and production help that's yours for the asking from AMP connector engineers.

Why not contact Customer Service, at (717) 564-0100 for complete details on the AMP Latch connector line? Or write us direct. AMP Incorporated, Harrisburg, PA 17105.

AMP has a better way.
Wangco tape drive, 48 x 60" (121.9 x 152.4 cm) digitizing table, 11 x 11" (27.9 x 27.9 cm) tablet editing station, California Computer Products model 960 high speed plotter with controller, DECwriter II printer, and two 19" (48.3 cm) CRT terminals (one at each work station) with alphanumeric and 32-key function keyboards. To provide sufficient precision and avoid limitations, a 3-word format is used. This 48-bit floating-point configuration provides 32 bits of precision or 9.6 decimal bits. There are 32 bits to express the fraction and 16 bits for the exponent and sign.

According to Calma, this configuration permits mapping of "any location on earth to within ±%2" (±2.38 mm) and have the entire earth on the same coordinate system, and many smaller areas can be mapped to even higher accuracy." Even though that much precision is not required for this particular system, it is available for possible future use.

Rather than using 32 or 64 discrete levels for assigning descriptive data blocks for specific inspection or locations, the CGI system is designed around a tree structure. Data, therefore, can be partitioned into domains, each of which can be further subdivided into another level of domains. Up to 29 levels can be nested, with each level containing a virtually unlimited number of domains.

The data base will have geographic information on all gas company facilities including distribution network—pipes, valves, clamps, fittings, and textual data. In addition it will include all physical features visible in aerial photographs (curbs, manholes, hy-
Solid-state electronics reduced to a few rugged "snap-in, snap-out" boards. Less to go wrong, more to go right.

A six-intensity hammer that knows the difference between a love pat and a punch. Each character, each punctuation mark gets just enough of a push to make the best impression.

Our fast ribbon lift makes sure only the ribbon lifts—not the whole cartridge. Greater speed, and a more natural typing rhythm and touch.

A solid core platen that’s been quietly hushing up printers for years. Strong, silent type.

A positive printwheel latch to keep your daisy wheel properly positioned. No springs attached.

Carriage ball bearings for less friction, better vertical print registration, and fewer service problems. Best way to ride the rails.

Thirty-eight daisy wheel fonts to choose from including German, French, and Arabic Nash. Good chance we speak your language, too.

Built to withstand the rigors of 100 characters per second. Currently delivers 30, 45, or (the industry’s first) 55 cps.

All-metal platen levers and paper bail sides for greater durability. Don’t let anybody slip you plastic.

A positive printwheel latch to keep your daisy wheel properly positioned. No springs attached.

Planned unobsolescence.

Call us old-fashioned. Qume just believes continuity of product is everything. Savings in design, spares provisioning, training. So all Qume products are part of a continuing family. Not a designer-gone-berserk whim factory.

That’s why the brand new 1976 Sprint Micro 3 pictured above is basically the same as the first Qume character printer we ever built. Each and every mechanical part is retrofittable, from the six-intensity hammer to the smooth-sailing carriage ball bearings.

So that any computer, terminal, or word processing system builder can buy Qume printers with the comforting knowledge that he’ll face no printer-switching in midstream.

It’s an interesting philosophy. (Made a big name for a small German car manufacturer a while back.)

And it’s a sound philosophy we’re committed to. Whether it’s the industry’s first true microprocessor-controlled character printer, our Sprint Micro 3. Or Qume’s new WideTrack™—26 inches of bi-directional printing power.

All well and good, you might observe, but why buy Qume?

Because our unobsolescence philosophy is part of The Plan. A plan built on one simple rule: We don’t compete with our customers. We don’t make WP systems. We don’t make terminals. We don’t make computer systems. We have only one business—the printed word. And you get the best product we’ll ever make.

Which leads us to believe, the only thing obsolete about Qume is its competition.
Ten years of leadership in signal conversion design, manufacture and application support has put Analog Devices at the head of the class in IC Converters. We pace the field in every aspect: in innovation, quality, pricing and shipments. As a result we can deliver more than 20 different kinds of IC Converters today. As well as give you the strongest technical and application support. Our production capability is what really enables us to step out ahead of the rest.

Take our high density CMOS processing technique. It increased circuit packing density, made higher breakdown voltages feasible and produced unusual stability and reliability. And enabled us to give the world its first precision CMOS monolithic D/A converters.

And look what our bipolar expertise plus innovations in thin film processing and laser trimming technology ultimately led to. The first monolithic laser wafer trimmed bipolar converters with unmatched accuracy and stability.

AD572 — complete 12 bit successive approximation A/D converter can guarantee no missing codes over the full -55°C to +125°C temperature range.

AD7522 — first monolithic CMOS 10 bit multiplying D/A converter with input buffer and holding register, allowing direct interface to microprocessors.

AD7550 — 13 bit monolithic CMOS integrating A/D converter using our revolutionary "Quad Slope" conversion technique for extremely high precision and stability. Three-state data output and byte control for direct interface to microprocessors.

AD7570 — monolithic CMOS 10 bit successive approximation A/D converter with tri-state data output and byte control for direct interface to microprocessors.

AD561 — 10 bit complete monolithic D/A converter, the new DAC Standard.

AD563 — 12 bit complete D/A converter with monotonic performance, over the full -55°C to +125°C temperature range.

AD7520 — first monolithic CMOS 10 bit multiplying D/A converter.
Your IC Converter class.

Program

I. A/D and D/A Converters:
- D/A Converter Function and Selection Factors
- Deciphering the Specification Page
- A/D Conversion Techniques
- Error Sources and Testing

II. Analog Signal Handling for High Speed and Accuracy
- D/A Converter Output Signal Interface
- Converter Dynamics and Compensation
- Finding and Preserving the Signal Path in Operational Amplifiers
- Analog and Digital Grounding and Decoupling

III. Application Versatility of Bipolar and CMOS Converters
- IC Converter Components and Designs
- The Complete Single-Chip Bipolar D/A
- Application Strengths of the Multiplying CMOS Converter
- Bipolar A/D’s for Speed and Accuracy
- Low Power Systems A/D’s with CMOS Peripheral Components

IV. Converter/Microprocessor Interface Techniques
- Hardware Techniques for the Standard Converter
- Simplifying the Interface with Peripheral Adapter Chips
- Converter Components for Direct Processor Bus Connection
- Configurations of Complete Data Acquisition Systems

One of our Application Seminars is a perfect opportunity to learn from the head of the class more about today’s IC Converters and data acquisition systems and their potential. You will also get a glimpse of what the future holds in store for conversion components. You can expect an intensive, stimulating all-day program put on by some of the best engineering brains in our company.

Which means some of the best brains in the industry. A look at the program will give you an idea of the scope of each seminar. And how much richer in knowledge you’ll be at the end of it. Check the schedule below for the one you would like to attend. Then send the coupon to the sales office listed or telephone them. We will contact you with specific details.

Yes, I want to attend your class.
I’m interested in the seminar in

<table>
<thead>
<tr>
<th>Location/Date</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Title</th>
<th>Company</th>
<th>Department</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

City: ________________________ State: ___________ Zip: ________

Send coupon or telephone:

**Analog Devices, Inc., Route #1 Industrial Park, Norwood, MA 02062, Tel: (617) 329-5043**

For international seminars, contact: Denmark: 02/84 58 00, England: 01/94 10 466, France: 686-77 60, Germany: 089/5303 19, Japan: 03/26 36 82 6.
drants, house shapes or frontages, approved roads). It will also contain cartographic/cultural information such as house numbers, street names, and names of parks and cemeteries. This information is not available from photographs and not part of the gas company's facilities but valuable for identification. Once all data are converted and stored in the digital data base, the computer can recall any information needed.

As available maps are traced on the digitizing table, all data are automatically stored in memory. Numerical or text information can be added through the keyboard on a CRT terminal. Also, any section of the map can be altered by displaying it on the CRT display and ordering changes through either keyboard or light pen. Finished maps are drawn on the plotter.

When completed, the system will be able to generate a custom map of every 1000-ft² (90-m²) area in the Staten Island service district—automatically—including up-to-date information, inexpensively and about four times faster than with other methods. A maintenance crew can determine exactly where a pipeline section is located and will know precisely where to dig to find a particular connection. In addition, the purchasing department will know when and what to order for portions of the network which must be replaced periodically.

Other available data will include the history of every pipe and fitting: manufacturer, material, and likelihood of problem based on the records of malfunctions that occurred in other pipe from the same batch. They will also provide a plan to show gas line peak load pressure if a particular tract were to be developed to maximum industrial potential, a perfected method of shutting down the system with minimum disruption of service in an emergency, and an economical method of meeting Federal corrosion inspection requirements.

The system will be able to assign diverse tasks such as draw all pipes of a certain size within a specific map section; compute the length of all such pipes within the section; draw only those pipes which are more than, for example, 20 years old and made of concrete, steel, cast iron, or some other material; display points at which pipes of different sizes meet; display all homes which would be affected if a rupture occurred at a certain point; and display the valve which should be closed to isolate that rupture.

Of particular interest is trace ability. For instance, if an operator wants to determine which part of a network is made up of a particular type of pipe, the system traces the entire network to locate and identify all sections using that kind of pipe. It will also be used in identifying cathodic protection section boundaries for corrosion control.

As additions or changes to the pipeline network occur, the information can be fed into the system daily either tabularly via keyboard or through the use of symbols on the CRTs. Types of fittings, certain forms, lengths of pipes, and other common or recurring items form a program "menu" that can be inserted by use of the cursor without the need to pencil plot or digitize data.

In practice, the draftsman first calls up a map page which brings to the screen a representation of a 1000-ft² (90-m²) area. Using the cursor, the draftsman outlines the specific intersection where the work was done. That enlarged rectangle then appears on the screen and the draftsman keys in data on the keyboard or enters "menu" symbols via the cursor or a light pen.

When the draftsman inserts daily data from field documents or other sources, one change updates all maps and records. As data are entered, the computer verifies each bit of information by printing out confirming statements.

New maps containing fully revised data can be plotted at any time. However, in most cases, previously created maps are placed on the plotter and updated 10 to 15 times before being replaced.
Developed specifically to meet the increasingly stringent safety standards and regulations for electrical and electronic products, General Electric's LEXAN 940 resin provides a new level of performance in flame-retardant materials.

Based on a technological breakthrough, LEXAN 940 resin, both opaque or transparent, offers a UL 94 V-0 rating, an oxygen index of 35 and lower smoke emission. Yet, unlike ordinary flame-retardant plastics, it doesn't sacrifice processability. Melt strength, mold shrinkage and surface appearance are excellent. Forget streaked molded part surfaces.

What's more, new LEXAN 940 resin offers all the standard LEXAN resin properties, including lower finished part cost than metal, metal-like strengths, 110°C (with impact) UL continuous-use rating, high dielectric strength, clarity or molded-in color, and excellent dimensional stability, weatherability and gloss.

Best of all, it's been proven. For case histories and complete information, write: LEXAN Products Section 286, Plastics Division, General Electric Company, One Plastics Ave., Pittsfield, MA 01201.

* This rating is not intended to reflect hazards presented by this or any other material under actual fire conditions.

IF YOU'RE CAUGHT BETWEEN METAL'S COSTS AND FLAME-RETARDANT PLASTIC'S PROCESSING PROBLEMS, NEW LEXAN® 940 CAN GET YOU OUT.

WHAT THE WORLD IS COMING TO: GE PLASTICS
LEXAN® NORYL® VALOX® GENAL®

GENERAL ELECTRIC
CIRCLE 41 ON INQUIRY CARD
Mostek breaks the 4K Static—
the most speed for the least

Mostek’s new 4K x 1 static RAM is
an important technology breakthrough
in several areas—performance, circuit
design and processing, reliability and
ease-of-use. The 4104 is a static
RAM yet it also offers the best
characteristics of dynamic RAMs.
Now, you can have the best of both
worlds.

Industry’s best speed/power
product.
Mostek is introducing a complete
family of 4K static RAMs. The high
performance 4104-3 is rated at 200
ns access time, 310 ns cycle time,
165 mW active power dissipation and
27 mW standby power. All ratings are
max. Other speed/power product
ratings are available in the 4104
family to match your particular
application requirements.

There’s no sacrifice in system
performance with the 4104. It’s
directly TTL-compatible with an input
“one” level of 2.0 volts and a “zero”
level of 0.8 volts. And the output will
drive 4 TTL loads in addition to 1
OOpf.
The 4404, a 1K x 4 version that’s
ideal for microprocessor applications,
will be introduced soon.

Automatic standby power, a feature
you expect only in dynamic RAMs is
now available in Mostek’s new static

<table>
<thead>
<tr>
<th>Features</th>
<th>Dynamic RAMs</th>
<th>Static RAMs</th>
<th>Mostek 4104</th>
</tr>
</thead>
<tbody>
<tr>
<td>Density</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Single power supply</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Automatic standby</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Low power dissipation</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>High performance speeds</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Direct TTL compatibility</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>On chip latches</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Minimal support circuitry</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Battery back-up mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
With this mode of operation, data retention is maintained at less than 0.3 $\mu$W/bit (typ.), allowing a true battery back-up static RAM system. Power1n

The 4104 represents a major breakthrough in memory design. With a 2.7 square mil cell size, Mostek's design reduces conventional chip area by 40%. 

Easy to use with 5V-only supply. The 5V power supply has a tolerance of ±10%, further increasing design flexibility. The 4104 is packaged in the industry-standard 18-pin configuration providing a compact board layout. With this pin-out, two-layer rather than four-layer printed circuit boards can be used for faster design cycles and reduced costs.

Lower Limit

At Mostek, Power Supply Tolerance means that any combination of nominal DC level, low frequency ripple, and high frequency noise is acceptable so long as the sum of all noise does not go outside the specified plus and minus (±) envelope.

Just call your local sales representative or write Mostek for a comprehensive data sheet.

MOSTEK

Setting industry standards.

1215 West Crosby Road • Carrollton, Texas 75006 • (214) 242-0444 • MOSTEK GmbH • West Germany • Telephone: (0711) 701096 • MOSTEK ASIA • Hong Kong • Telex: 85148MKA-HX

CIRCLE 42 ON INQUIRY CARD
In one area alone—the digging of holes to locate damaged pipes—the mapping system offers large monetary savings. Each excavation costs about $300, and 40,000 such holes are currently being dug. Knowing just where to dig will result in far fewer excavations.

During 1977, Brooklyn Union will begin network analyses based on its prepared data base and will be able to run experiments and tests on hypothetical networks—and make alterations—before building them. Further advantages are expected in corrosion control programs, valve and regulator maintenance, emergency planning procedures, and tax and rate planning. However, a major possible opportunity lies far in the future: joint data banks operated by several utilities and government agencies so that each would know where all buried networks were located. This would eliminate much of the damage that now occurs from digging by crews of other agencies and would minimize repetitive digging and street repair.

Gas/Electric Utility

Another similar interactive, automated mapping system is in use by a major Western U.S. utility. The program models pressure and flow characteristics of sections of a gas distribution system. Analyses help solve existing low pressure problems and locate potential such areas as new customers are added.

A dedicated minicomputer—Data General Nova 2 with 32k words of memory—is included but there is also an interface to an IBM System/370. At present, a load profile based on peaks at various node points is being set up. Interfacing to the /370 memory enables automatic data collection and modification of drawings to include actual valves next to each node.

Then a range of street addresses is assigned to each node and another program assigns customers to nodes according to service address. Data on each customer's actual consumption is used to calculate peak load for that customer.

As in the Brooklyn Union system, automated mapping is a key feature. When various new area developers supply their maps, information from each is digitized automatically—no matter what scale was used by the original draftsman. As change reports are received, that information is also digitized. Then "as-built" drawings are automatically plotted. Source documents are 4 x 8 ft (1.22 x 2.44 m) wall maps that show locations of gas mains.

Predictions for the system include annual detailed analyses of 18% of the total pipeline network—opposed to 7% attainable in the past. It is also expected to reduce drafting manhours to a quarter of what has been spent.

Tax Maps

Another application of Calma's automated system is in maintaining current maps of cities or counties for tax assessment purposes. Often, such maps are as much as 10 years out of date.

Some counties in New York State and in Alabama are using the services of the Aero Service Div of Western Geophysical Co of America to maintain up-to-date maps based on aerial photography and the graphic interactive system. Under control of Data General Nova 2 or Eclipse S/200 minicomputers—with 32k or 48k words of memory, respectively—correction data are reduced to digital form. An operator moves a reticle over the manuscript or aerial photograph to indicate locations and shapes. Results are displayed on a CRT and then entered in memory when the operator is satisfied with the display.

Computer commands are entered in abbreviated English via keyboard or from a graphic "menu" on a digitizer table. Map scale, orientation, or sectioning can be selected or changed on command.

Use of this system eliminates the need for much of the manual work. Property lines and other information that make up 10 different overlays are maintained in computer memory. Each overlay can be plotted separately or all can be combined. All steps between digitizing of photos and plotting of maps are eliminated or automated.

Circle 160 on Inquiry Card

DC&AS BRIEFS

Computer Irrigates Remote Fields Automatically

Schedules determined and controlled by computer automatically trigger field irrigation units in a system developed and manufactured by Motorola Israel, Ltd, Tel Aviv, Israel, a subsidiary of Motorola Inc. Water, energy, and manpower can be conserved while cultivated land area and crop yields can be increased as a result.

Originally designed for border settlements to enable farmers to irrigate crops without walking in fields which had been mined in wartime, the MIR 1000 is equally applicable for peacetime use in remote farmlands which might not be regularly visited. It can be used for both sprinkler and drip irrigation networks and is designed for farms larger than 100 hectares (40 acres), up to 2000 hectares (800 acres) or even larger.

A basic system comprises a master control station and several field units located close to the irrigation network and control valves. Interconnection is ordinarily via a single 3-wire cable which carries both signals and power. When required for difficult to reach areas, field unit operating power can be supplied by small batteries and commands can be transmitted by radio.

(Continued on p 73)
See things your way

with Datamedia Elite Video Terminals

A family of video terminals that offers a wide range of features to perform an even wider range of data entry and display tasks.

If you're with an OEM firm or a system house, and look at peripherals with one eye on cost and the other on performance, you'll want to take a long look at these proven products from Datamedia.

Their modular design makes troubleshooting a breeze, and facilitates conformance to your system needs, and their quality workmanship assures that those needs will be met longer than you thought possible.

And if you believe in service after the sale the way Datamedia does, you'll appreciate the new dimension we've given to the word "responsive."

Datamedia. We've been seeing things the right way for users in industry, business services, government, education, medicine and research around the world. Why don't you see what we can do for you.

Datamedia Corporation

7300 N. Crescent Boulevard • Pennsauken, NJ 08110 • TEL: 609-665-2382 • TWX: 710-892-1693
18311 Lost Knife Circle • Gaithersburg, MD 20760 • 301-948-1670
6520 Powers Ferry Road • Suite 200 • Atlanta, GA 30339 • 404-955-2859
5456 McConnell Avenue • Suite 180 • Los Angeles, CA 90066 • 213-397-3556
Canada: Datamec, Ltd., Ontario/Quebec • Belgium: Inex, (02) 512 4037 • Finland: Suma, (90) 640391 • Italy: 81tron s.r.l., (030) 55-26-41554 • Sweden: Teleinstruments ab, 08-38 03 70 • Switzerland: Teledynamics, 01-56 3300 • United Kingdom: Mellor Data, 020629-8181 • West Germany: Video Data Systems GmbH, (0 69 81) 7 39 51 • Australia: Intelec Data Systems, (03) 232-3121 • Japan: Protech, Inc., (03) 364-0225.
10 REASONS WHY YOU SHOULD CONSIDER
THE MODEL 40 OEM PRINTER FOR UNDER $2000
INSTEAD OF SOMEONE ELSE'S FOR MORE.

Not only do we at Teletype charge less for our printers, we also give you more quality and features for your money. 1. Like a modular, compact design with 2. state-of-the-art CMOS/LSI technology. Don't look for a pedestal full of electronics—ours are so advanced everything fits inside the printer so it can be used as a stand-alone table-top unit. 3. Speed ranges from 200 to over 400 lpm, 4. with exceptional reliability. 5. We also offer a simplified EIA interface—at no extra cost. 6. Field maintenance is simple, too. Service intervals are 2000 hours, and built-in diagnostics cut trouble-shooting time. 7. There's nationwide service back-up, plus an exchange repair service on everything from printed circuit cards to major assemblies. 8. Print quality from our fully-formed characters is sharp and crisp—from the original to the sixth copy. And we're now offering an optional block-style character font. 9. Parts commonality between all three printer models is 80%, for fewer logistical problems. 10. Last but not least, the model 40 printers are backed by a company people have depended on for nearly 70 years. Teletype.

THE TELETYPE® MODEL 40 OEM PRINTER.
NOTHING EVEN COMES CLOSE.

Teletype is a trademark and service mark registered in the United States Patent and Trademark Office.

CIRCLE 35 ON INQUIRY CARD
The master station contains central processor; supervisory console; large, general view map of the irrigation networks; and a teletypewriter terminal. Two CPU options are available: a Motorola Semiconductor MC 6800 microprocessor when it is dedicated to the irrigation network, or a Hewlett-Packard 2105 minicomputer if it is to be shared to execute other programs. System status can be monitored from the supervisory console which contains a small network map with pushbuttons, a keyboard, a numerical display for key functions, and manual operation controls which can handle up to six mains if the computer fails. The operator can also introduce special uses of the irrigation system, such as fertilizer application or frost control.

A continuous record of network performance is provided on the ASR-33 Teletype® terminal. Each day’s irrigation program can be input via the keyboard as a supplement to console-fed instructions and can also be recorded on punched paper tape for later rerun.

As the day’s irrigation schedule is entered from either console or teletypewriter keyboard, the computer checks for errors. Then the computer takes command. The map display shows which fields are being irrigated, which have been finished, and which are scheduled. If a pipe breaks or if there is any other emergency that could damage crops, the computer shuts down the defective circuit.

Field units automatically open irrigation valves under computer command, then measure the quantity of water delivered to each crop and notify the computer. The computer determines when the exact programmed amount has been reached and sends a command to the field unit to shut the valve. A number of such irrigation sets can be handled simultaneously or in sequence, limited only by the water supply.

Rotterdam Harbor Traffic Control System
Study Awarded

A study to define the design of a modern vessel traffic control system for the Port of Rotterdam has been authorized for the Sperry Rand Corp’s Sperry Div, Great Neck, NY. It will be carried out by the division’s system management unit in cooperation with and for the Rotterdam Municipal Port Management’s Walradar project bureau. Netherlands research organizations and industry will also participate.

Initially, Sperry will design an experimental system for installation in a portion of the port to evaluate traffic control concepts and to test prototype hardware. Results of this study and the testing of the experimental system will influence development of an operational system for traffic control throughout the port.

Your
Intellec® system shouldn’t cost you a nickel...

until you use it.

The world-famous
Intellec Microcomputer Development System is available in any configuration—right now, today—for short-term rental, off-the-shelf, from any of the 12 Electro Rent Inventory Service Centers in the U.S. and Canada. You can choose any Intellec system any way that you need it ... with Intel’s new PL/M-80 high-level programming language resident compiler, an interactive CRT, PROM Programmer, ICE-80 In-Circuit Emulator, dual drive Diskette Operating System with ISIS-II, high-speed printer, or whatever. You can rent it all for as short a time as 30 days. It’s all fully tested— with ER taking care of the service—delivered when you need it, where you need it.

Et cetera. Thousands of products, hundreds of major manufacturers, more than $15-million worth of equipment on hand from any of the ER Service Centers: Santa Ana, Burbank, Mountain View, CA; Orlando, FL; Elk Grove, IL; Gaithersburg, MD; North Billerica, MA; Southfield, MI; Cedar Grove, NJ; Dallas, TX; Vancouver, BC and Edmonton, Alberta, Canada. For instant service, call (213) 843-3131. Today.

See us in Booth 152A at Electro 77

CIRCLE 44 ON INQUIRY CARD
Got a minute to watch

216,000 PEN MOVEMENTS?

This is the all-new DP-8 in operation; a pen moving at up to 4.5 inches/second (3600 steps per second). Fast. And when you take a close look at the DP-8 in operation and realize the speed, accuracy and reproducibility of the final, finished chart, you’ll be delighted that the price is so low—3 models from $7600* to $9500*. Features include nine switch-selectable step sizes from 0.00125" to 0.01" and your choice of 1 or 3 pens. Further, it’s quiet. Not totally silent, but as quiet as the rustle of paper moving over the drum. So why not reach out for the best: COMPLÔT® DP-8. Write today or call Rod Schaffner at 512-837-2820.

*A registered trademark of Houston Instrument.
Examination of lower cost, moderate-to-high performance solutions to the problem of implementing multiplication in microprocessors, rather than expensive, hardware intensive, all-parallel approaches, gives designers the facts necessary to make tradeoffs and achieve desired performance economically.

Hardware Multiplication Techniques for Microprocessor Systems

Bala Parasuraman
Syscom, Incorporated
Santa Clara, California

High speed multiplication is not included in the instruction sets of presently available microprocessors, except in microprogrammable bipolar devices. Nevertheless, users may need it when they discover further applications for their microprocessor-based systems, or undertake system designs that grow out of existing designs. When this happens they are obliged either to write a program subroutine for multiplication, which is invariably slow, or to design a multiplication unit in add-on hardware. Either approach requires an analysis of numerous tradeoffs among the various alternatives.

When a hardware approach is elected, it is difficult to choose among several techniques to achieve medium-to-high performance at reasonable cost. Although a hardware-intensive, all-parallel approach will probably be too expensive, it is worth examining such implementations to obtain a basis for comparison. In general, multiplication algorithms that employ external hardware successively shift and add, with slight variations here and there to increase speed or reduce hardware. In the descriptions that follow, the treatment is limited to binary integer operands and results.

Multiplication Algorithms

Most multiplication algorithms are tailored for software execution on a sequential machine. Hardware techniques are generally adaptations of these software methods. The simplest multipliers, therefore, are direct implementations of shift and add algorithms.

Accumulation of partial products by repeated additions of the multiplicand under control of the multiplier bits is the basic principle underlying binary multiplication. Bit-by-bit examination of the multiplier bits determines whether or not an addition is to be performed. Significance is preserved by shifting after each step to align the intermediate partial products.

The first enhancement of the basic principle calls for shifting over Os; its execution time depends on the number of additions required. A 0 bit in the multiplier causes the addition of a word of Os to the partial product—or, equivalently, causes the addition to be omitted. As shifting is faster than addition, the overall execution time is decreased by shifting over strings of Os.

If subtraction is available, a string of 1s in the multiplier, processed in order of increasing significance (or right to left), can be reduced to a subtraction for the first encountered 1, shifts for each subsequent 1, and then an addition when the first 0 is encountered beyond the string. For example:

\[ 60_{10} = 111100 = 2^6 + 2^4 + 2^3 + 2^2 \]
\[ = 2^6 - 2^2 \]
\[ = 1000000 - 100 \]

Improved speed can be obtained by inspecting more than one multiplier bit at a time. However, this in-
Involves a few more types of operations, such as addition and subtraction of two times the multiplicand. For 2-bit inspection, the multiplication process follows these rules:

- 00: No addition
- 01: Add multiplicand
- 10: Add 2X multiplicand
- 11: Add 3X multiplicand

After each operation, the multiplier is shifted two positions.

A variation of this method shifts two positions but inspects three bits at a time; the less significant bit of each pair is inspected twice. Rules governing this method include a correction because each step can produce either the proper partial product, or one that is too large by 1X multiplicand (Fig 1).

These methods of bit grouping and examination are sometimes called multiplier recoding. They give rise to many different hardware implementations; one such implementation can be found in Advanced Micro Devices' AM 2505 iterative multiplier block, which uses Booth's algorithm (Fig 2). This algorithm examines two bits at a time, adds or subtracts, and shifts one position. It is fast with concatenated 1s and 0s, but slow when the multiplier has alternating 1s and 0s.

**Multiplication Hardware**

The simplest form of binary multiplier consists of a few shift registers and a parallel adder with some control logic (Fig 3). The result is accumulated partially in the multiplier register as the multiplier is shifted out. For a 16 x 16 multiply, a maximum of 16 shifts and 16 adds are necessary. Assuming equal time for shifts and adds, this requires 32 clock periods or, at 100 ns per period (an easily realizable rate), 3.2 µs for the entire multiplication.

A quasi-serial multiplier is an excellent example of the complexity-versus-speed tradeoff. This type of multiplication is based on the columnwise addition of bits in the partial product array of a multiplication table. For example, to find the product of two n-bit binary numbers X and Y, the partial products are arranged in a skewed rectangular array:

\[
\begin{array}{ccccccccc}
\text{Y}_n & \ldots & \text{Y}_5 & \text{Y}_4 & \text{Y}_3 & \text{Y}_2 & \text{Y}_1 & \text{Y}_0 \\
\text{X}_n & \ldots & \text{X}_5 & \text{X}_4 & \text{X}_3 & \text{X}_2 & \text{X}_1 & \text{X}_0 \\
\text{X}_n \cdot \text{Y}_n & \ldots & \text{X}_n \cdot \text{Y}_5 & \text{X}_n \cdot \text{Y}_4 & \text{X}_n \cdot \text{Y}_3 & \text{X}_n \cdot \text{Y}_2 & \text{X}_n \cdot \text{Y}_1 & \text{X}_n \cdot \text{Y}_0 & \text{PP}_0 \\
\text{X}_5 \cdot \text{Y}_n & \ldots & \text{X}_5 \cdot \text{Y}_5 & \text{X}_5 \cdot \text{Y}_4 & \text{X}_5 \cdot \text{Y}_3 & \text{X}_5 \cdot \text{Y}_2 & \text{X}_5 \cdot \text{Y}_1 & \text{X}_5 \cdot \text{Y}_0 & \text{PP}_1 \\
\vdots & \ddots & \ddots & \ddots & \ddots & \ddots & \ddots & \ddots & \vdots \\
\text{X}_0 \cdot \text{Y}_n & \ldots & \text{X}_0 \cdot \text{Y}_5 & \text{X}_0 \cdot \text{Y}_4 & \text{X}_0 \cdot \text{Y}_3 & \text{X}_0 \cdot \text{Y}_2 & \text{X}_0 \cdot \text{Y}_1 & \text{X}_0 \cdot \text{Y}_0 & \text{PP}_n \\
\text{S}_{n-1} & \ldots & S_1 & \ldots & S_3 & S_2 & S_1 & S_0 \\
\end{array}
\]

To form the final product, these partial products are added together in one of at least three different ways: fully parallel addition of numbers of n bits.
each in a large array; addition of n-bit numbers two at a time; and addition by columns. Fully parallel addition, although prohibitively costly in terms of hardware, is the fastest of these three methods. Two-at-a-time addition is still fairly complex and moderately fast, while addition by columns is the least expensive and the slowest. However, column addition can be executed faster if a degree of parallelism is incorporated—for example, by using a combinatorial counter, which is the space-iterative version of a conventional time-sequential counter. It forms the binary sum of the number of 1s presented simultaneously to its inputs.

One possible implementation of such a counting circuit (Fig 4) is constructed with adder trees. A commercially available building block that implements much of this function is the SN74S275 7-input summing unit; this component is also useful in building high speed parallel multipliers. An alternative form uses half-adders (Fig 5).

With a combinatorial counter in a quasi-serial multiplier, parallelism is introduced by simultaneously adding column sums (Fig 6). The operation begins with the multiplicand left-justified in the double-length shift register, and the multiplier in the holding register. At the start of the multiplication cycle, if the least significant bits (LSBs) of both numbers are 1s, the AND gate and the counter generate a count of 1, which is added to the previous contents (all 0s at the start) of the add-and-shift register. The LSB of the count becomes the LSB of the product. The multiplicand is then shifted right one position, and the process repeats. During the \((n - 1)\)th cycle, the multiplicand is right-justified in the double-length register, and the most-significant bit (MSB) is in the place of the original MSB. During the \((2n - 1)\)th cycle the MSB is the only original bit left.
For a 16 x 16 multiplier of this type, the interface to a microprocessor is simple. Multiplicand and multiplier are loaded into their respective registers directly from the microprocessor data bus, under control of a flag or address bit. Then, if the microprocessor is fast enough, results can be read back over the same bus at the end of the multiplication cycle. If the hardware multiplier unit uses a 10-MHz clock, results will be available after 3.2 μs. This time is comparable to that of a 16-bit ADD instruction with one memory reference in most metal-oxide semiconductor (MOS) microprocessors, so the hardware multiplier can be transparent to the processor.

Hardware costs for the quasi-serial multiplier are fairly low. A typical implementation uses six 8-bit shift registers, two 8-bit latches, a 5-bit adder block, a 5-bit shift register, and four quad gates. Optional hardware includes bus buffering from the microprocessor if required.

**Sequential Iterative Multiplier**

The symmetry of the multiplication process lends itself to other interesting iterative procedures. Just as the quasi-serial multiplier made use of the array nature of the partial products, another approach makes use of the space-iterative nature of bit-serial product formation (Fig 7).

Multiplier and multiplicand are placed in a shift register with their bits alternating. Beginning with the LSB of the multiplier, every alternate bit position in the shift register is gated to a full adder by the bit at the low end of the shift register. Product bits are formed in an array of full adders with interstage signals appropriately delayed for proper synchronization. For an n-bit multiplication the result accumulates in 2n cycles. As with the quasi-serial method, the hardware for this approach is modest; a 16 x 16 multiplier may be implemented with four 8-bit shift registers, four 8-bit latches, eight dual-gated full adders, and optional data buffers to interface with a microprocessor.

Actual multiplication time for this scheme is 32 clock periods; however, setting up the operands requires overhead, which depends on the type of microprocessor. For example, as multiplier and multiplicand bits are arranged in alternating fashion, some shift sequence or special gating may be required to load the operands.

**Table Look-Up Multipliers**

Read-only memory (ROM) is fast becoming one of the least expensive resources in a microcomputer system. Its declining price per bit is causing a shift toward implementing more and more logic with ROM using table look-up techniques. However, for multiplication and other forms of function evaluation, a
prohibitively large number of bits is required for direct and total look-up; an effective compromise combines ROM tables of convenient sizes with adder blocks.

Examples of both a $16 \times 4$ and a $16 \times 8$ multiplication are shown in Fig 8. The multiplier (A) and the multiplicand (B) have been partitioned into 4-bit groups; the procedure looks up partial products of these groups in a ROM table at each step. For example, the least significant four bits of the multiplicand are multiplied by the least significant four bits of the multiplier to create the first partial product.
Fig 9 Table look-up. Technique of Fig 8 permits multiplication by ROMs and adders, an approach that is expensive for long operands.

Fig 10 Low cost 16 x 16 multiplier. Although based on PACE and other National Semiconductor products, this design is generally applicable to other manufacturers' products as well.
The next partial product is produced by multiplying the next significant four bits of the multiplicand by the least significant four bits of the multiplier, and shifting four places to the left; and so on. For 4 x 4 multiplication, there are 256 possible results; hence the table must contain 256 entries of eight bits each. Such a table can be stored in a 256 x 8 ROM. Shifted partial products thus generated are added, as the diagram shows, in 4-bit 2-input adders connected to the ROM outputs (Fig 9). Operational speed for this circuit is determined by access time of the ROMs, speed of the 4-bit adders, and carry propagating time.

For longer operands, this table look-up approach is expensive in hardware. A 16 x 8 multiplier, for instance, would require eight ROMs and eleven 4-bit adders. Similarly, a 16 x 16 multiplier would need 16 ROMs and 28 adders.

A combination of creating partial products in parallel and adding them word-serially gives rise to an interesting variation. In this approach, the multiplicand is loaded in parallel into a holding register; the multiplier is then passed through serially by bit, generating product bits according to Booth's algorithm. A commercially available component that does this in 8-bit groups is the AM25LS14 2's-complement multiplier made by Advanced Micro Devices. It contains a cascading input that accepts longer multiplicands. The entire multiplication takes m + n shift cycles, where m and n are the bit lengths of the multiplicand and multiplier. The product is available serially, and must be converted to a parallel word in a shift register for transfer to a microprocessor.

### Application Example

A typical low cost binary multiplier (Fig 10) makes use of a few universal shift registers and standard 4-bit adders, plus the control logic necessary to direct the operations. Interface signals for National Semiconductor’s PACE microprocessor are shown, although any 16-bit central processor could communicate similarly.

The economy of this approach lies in the use of inexpensive standard components; clock frequencies can be low enough for standard transistor-transistor logic, yet the overall speed of multiplication is fast enough to be transparent to the calling program. For example, using the PACE instruction set, a 4-instruction sequence produces a 32-bit product:

(1) ST $\phi$, MCAND ; LOAD MCAND
(2) ST 1, MPLIER ; LOAD MPLIER, START MULT
(3) LD $\phi$, RESULTLO ; GET RESULTS
(4) LD 1, RESULTH ;

MCAND is the address of the multiplicand register; MPLIER that of the multiplier register; AC$\phi$ is the multiplicand, and AC1 the multiplier. The second store (ST) instruction initiates multiplication. In the time it takes for the first load (LD) instruction to set up for data acceptance, the multiplication can be completed (assuming a 4-MHz clock). This particular configuration uses two 8-bit latches (SN74273), two universal shift registers (DM8546), two parallel-in parallel-out shift registers (DM74199), four 4-bit...
<table>
<thead>
<tr>
<th>Hardware Method</th>
<th>Basic Cost</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shift-and-Add</td>
<td>$15</td>
<td>3.2 µs</td>
</tr>
<tr>
<td>Quasi-Serial</td>
<td>15</td>
<td>3.2 µs</td>
</tr>
<tr>
<td>Serial Iterative</td>
<td>15</td>
<td>3.2 µs</td>
</tr>
<tr>
<td>Table Look-Up</td>
<td>120</td>
<td>0.8 µs</td>
</tr>
<tr>
<td>Parallel/Serial</td>
<td>50</td>
<td>1.6 µs</td>
</tr>
<tr>
<td>Parallel Iterative Array (AMD)</td>
<td>320</td>
<td>150 ns</td>
</tr>
<tr>
<td>Wallace Trees (TI)</td>
<td>550</td>
<td>120 ns</td>
</tr>
<tr>
<td>Single Chip (TRW)</td>
<td>250</td>
<td>300 ns</td>
</tr>
<tr>
<td>Software Method</td>
<td>Storage (Bytes)</td>
<td>Time</td>
</tr>
<tr>
<td>Booth’s Algorithm on PACE Microprocessor</td>
<td>90</td>
<td>1100 µs</td>
</tr>
<tr>
<td>Booth’s Algorithm on 6800 Microprocessor</td>
<td>110</td>
<td>600 µs</td>
</tr>
<tr>
<td>Shift-and-Add on PACE Microprocessor</td>
<td>20</td>
<td>1000 µs</td>
</tr>
<tr>
<td>Microprogrammed on IMP-16</td>
<td>4</td>
<td>150 µs</td>
</tr>
</tbody>
</table>

*Based on present 100-quantity pricing

adders (DM7483), and some address compare and decode logic, in about 16 standard packages.

**Parallel Multipliers**

A brief look at all-parallel multiplication techniques is interesting for the sake of comparison with more economical approaches. Parallel multiplication is based on the space-iterative nature of the partial product array. Instead of forming partial products for each bit of the multiplier, a combinatorial approach creates the simultaneous sum of several bits.

Terms in a partial product array are basically the AND functions of various bit combinations of the multiplier and multiplicand. These individual terms are summed in carry-save adder trees. Hardware for this technique is quite costly because it includes a large number of combinatorial gates. For example, using TI 74S274 and 74S275 multiplier blocks, a 16 x 16 parallel multiplier that operates in the 120 ns range can be built with 47 integrated circuits. Similarly, using the AMD 25S05 4 x 2 multiplier block, a 16 x 16 parallel array can be implemented with 32 larger devices and speeds in the 150 ns range. A recently announced product from TRW puts a complete 16 x 16 multiplier on a single chip. These are listed along with others in Table 1, which, although a representative list, does not necessarily cover all currently available products. Building blocks listed in the table may be used in several combinations to realize various implementations of binary multipliers.

**Conclusions**

Most of the schemes for binary multiplication surveyed in this article use variations of shift and add operations, because most microprocessors work well at the moderate execution speeds of these methods. These techniques and some of their software counterparts are compared in Table 2.

All figures in the table are merely estimates for the sake of comparison. Therefore, the ultimate choice depends on the particular cost/performance ratio desired. Several low cost solutions proposed in this article offer execution speeds that are high enough for many applications where expensive hardware cannot be justified.

**Bibliography**


Texas Instruments, Inc, The TTL Data Book for Design Engineers, Dallas, Tex, 1973

Bala Parasuraman holds B Tech, MS, and PhD degrees in electrical engineering from the Indian Institute of Technology, Bombay, India; the University of California; and Stanford University, respectively. Currently vice-president of operations at Syscom, his experience includes work on mass memory systems and on microprocessor architectures, and design of microprocessor components and systems.
All our memories
are worth remembering.

Everybody knows NEC Microcomputers makes the fastest and most reliable 4K MOS RAMs on the market.

But that's just the start of our state-of-the-art memories.

We've got both static and dynamic types. In NMOS, CMOS and bipolar technologies. All made with the same care and quality control we give to our more famous products.

And we can deliver them in the quantity you need, when you need them.

At prices that are very competitive.

So if you are in the market for memory components, remember everything we have.

And remember us.

NEC Microcomputers, Inc., Five Militia Drive, Lexington, MA 02173. 617-862-6410.

<table>
<thead>
<tr>
<th>Product</th>
<th>Description</th>
<th>Organization</th>
<th>Access Times</th>
<th>Access Times</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Access Times</td>
<td>(Max) (ns)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2101AL</td>
<td>NMOS Static RAM</td>
<td>256 x 4</td>
<td>250-450</td>
<td></td>
</tr>
<tr>
<td>2102AL</td>
<td>NMOS Static RAM</td>
<td>1K x 1</td>
<td>250-450</td>
<td></td>
</tr>
<tr>
<td>2111AL</td>
<td>NMOS Static RAM</td>
<td>256 x 4</td>
<td>250-450</td>
<td></td>
</tr>
<tr>
<td>5101</td>
<td>CMOS Static RAM</td>
<td>256 x 4</td>
<td>450</td>
<td></td>
</tr>
<tr>
<td>2205</td>
<td>Bipolar TTL Static RAM</td>
<td>1K x 1</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td>403</td>
<td>Bipolar PROM (A.I.M.*)</td>
<td>256 x 4</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>405/25</td>
<td>Bipolar PROM (A.I.M.)</td>
<td>512 x 8</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>406/26</td>
<td>Bipolar PROM (A.I.M.)</td>
<td>1K x 4</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td>2308</td>
<td>NMOS ROM</td>
<td>1K x 8</td>
<td>450</td>
<td></td>
</tr>
<tr>
<td>2316A</td>
<td>NMOS ROM</td>
<td>2K x 8</td>
<td>450</td>
<td></td>
</tr>
</tbody>
</table>

^Avalanche Induced Migration
For Your D/A Converter Analysis,

Use this dual-trace scope to make easy, accurate D/A converter settling time and amplitude measurements...and to analyze and verify the performance characteristics of other high-speed components.

Configured in a 7904 mainframe*, the 7S14 Sampler plug-in lets you examine settling time anomalies as narrow as 500 ps, to vertical sensitivities down to 2 mV/div. The internal delaying time base lets you select the whole waveform, or any portion, for observation.

The 7D12/M2 Strobing Voltmeter and 7B92A Dual Time Base plug-ins help you easily measure the overall amplitude of the device output, and the P6201 Active Probe conveniently captures the DAC's output with minimum circuit loading.

Get Reliable, Repeatable Settling Time Measurements
No significant distortions will be introduced into your settling time measurement because the 7S14 Sampler minimizes the scope's vertical amplifier recovery time effect. The high-impedance probe minimizes loading the circuit under test.

With high vertical sensitivities, small perturbations can be measured to less than 1 least significant bit depending upon circuit loading.

The result is accurate measurements time after time.

Put Together a Complete System
You can measure overall output amplitude to within 0.25% with the strobing voltmeter and dual time base plug-ins included in the plug-in scope system. And it couldn't be easier: the intensified zone generated by the time base points out which part of the waveform you're measuring and the amplitude is read out digitally on the crt.

Expand Your System to Include Real-Time Performance
By adding a 7A24 Dual Channel Amplifier plug-in, you'll have a real-time system with two channels of 350-MHz performance and sweep speeds as fast as 500 ps/div. Or you can also choose from other amplifier plug-ins that will give the full mainframe bandwidth of 500 MHz.

Your oscilloscope needs may change as the speed of system components continues to increase. So whatever your choice may be, a Tektronix plug-in scope can give you unmatched value now and in the future.

To order the plug-in system described here or to receive selection assistance, call your local Tektronix field office.* For a full product demonstration, clip the logo from this ad to your letterhead and send it to us at Tektronix, Inc., P.O. Box 500, Beaverton, OR 97077. We'll have a Field Engineer contact you. Or circle the bingo number, and we'll send you a copy of our application note, "D/A Converter Measurements: A Sampling Oscilloscope's Approach."

The 7000 Series...more than an oscilloscope.
*Ordering information:
7904 Oscilloscope .......................... $4,500
7S14 Sampler .......................... $2,650
7D12/M2 Strobing Voltmeter .......................... $1,550
7B92A Dual Time Base .......................... $1,795
P6201 Active Probe .......................... $680

*Storage Mainframes are often preferable when the signal repetition rate is below 100 KHz.

For a demonstration, circle 47 on Inquiry Card.
When based on an algorithm that is constructed with the type of redundancy and characteristics of the data source in mind, compaction allows efficient reduction of redundancy in a data set to achieve savings in both transmission time and required storage space.

Data Compaction in Computer Systems

Yitzhak Dishon
General Products Division
IBM Corporation
San Jose, California

Compaction of data, i.e., elimination of redundant bits in a data set, is well known and is particularly useful in data communication and storage systems. It is not uncommon to find that 50% or more of the bits in a data set are actually redundant as far as representation of information is concerned. Removing redundant bits achieves considerable savings in transmission time, storage space, or both. As the amount of data in computer systems and in communications between systems increase, compaction methods will become more and more significant.

Redundancy of data bits manifests itself in several ways. First, if each character is represented by a fixed number of bits and if some characters appear more frequently than others, representation of each character by the same number of bits will result in redundancy. Such is the case when characters of English text are represented by 8-bit bytes. Since characters do not occur with equal frequency in the English language (e.g., the letter E is used more frequently than the letter Z), representing characters of English text with 8-bit bytes results in redundancy.

A second type of redundancy occurs in a string of identical characters. This redundancy is prominent in data sets representing graphic or analog information, and can also occur in text; e.g., a fixed-length record might be filled with blanks or zeros. A string of characters such as XXXXX provides two kinds of information: character type, X, and the number of repetitions beyond the first character, in this case four. Signaling the number of repetitions (four) with four 8-bit bytes is wasteful.

A third kind of redundancy results when the occurrence of one character implies the occurrence of one or more other characters. For example, the letter Q at the beginning of a word always implies that the letter U follows. This concept can be generalized to imply one group of characters by another group of characters.

Data redundancy may be desirable in noisy communication channels where it will enable lost or garbled information to be recovered. However, to make use of the redundant data bits, they must be structured in such a way that detection and correction of lost data are feasible. Examples of this structuring are parity bits, Hamming codes, or cyclic redundancy code bits. In all these cases, it should be noted that redundancy is added by the encoder before transmission or storage. In contrast, the three types of redundancy mentioned previously are inherent in the source of data. Since they do not lend themselves to improvement in data recovery, their elimination can result in savings of transmission time or storage medium.

Information Theory

A review of some information theory concepts will point to methods for eliminating redundancy and thus lead to ways of achieving economic savings. As with any scientific discipline, information theory seeks first to define information and to measure it quantitatively. Early research was motivated by an interest in increasing the rate of data transmission over telegraph lines. Claud
Shannon established the foundations of modern information theory in 1948.

The simplest type of information is a statement of "yes or no," "go/no-go," or "on/off." Information theory, however, is concerned also with the probability that an event will occur. For example, if you can see a train on the railroad crossing, you know that you cannot cross the tracks with your car; there is no need for the red warning light. However, when you cannot see the train, the warning light serves to resolve your uncertainty about the possibility that a train will come while you are driving across the tracks.

Therefore, an information source that can signal a "go/no-go" decision is the simplest type. The two choices presented can be represented by the binary numbers 1 and 0. The information theorist calls this "encoding the source of information"; the two binary numbers are termed "a code." In general, the source is capable of selecting and emitting a symbol from a finite alphabet of symbols. If it is known in advance what symbol the source emits, no information is generated. The greatest amount of information is obtained when there is total uncertainty about the symbol selection procedure performed by the source, i.e., symbols are emitted at random. It is also possible that the source emits different symbols, with each symbol having a certain probability of being emitted. The measure of freedom that the source has in selecting the symbols and the amount of uncertainty that is involved in receiving them is called the "entropy" of the source.

Consider a source which can select symbols from an alphabet S which contains members $s_1$, $s_2$, $s_3$, ..., $s_n$. Let the probability of occurrence for each symbol be $p_i$. Then entropy is defined as

$$ H = -\sum_{i=1}^{n} p_i \log_2 p_i \text{ bits/symbol} $$

The word entropy is a familiar term in thermodynamics, where it denotes the energy of a system which cannot be transformed into mechanical energy. Its mathematical expression is analogous to the expression above, from which it gets its name. In information theory, entropy indicates the average number of bits required to represent each symbol of the source alphabet.

Tossing a coin serves as a model for an information source. The two sides of the coin, tails (T) and heads (H), correspond to the source alphabet $s_1$, $s_2$. Tossing the coin corresponds to the source's process for selecting a symbol. On the average, either side (symbol) is equally likely to appear. Tossing two coins and encoding $T = 0$, $H = 1$, corresponds to a source of a 4-symbol alphabet, which is encoded as

<table>
<thead>
<tr>
<th>Outcome</th>
<th>Symbol</th>
<th>Probability</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>T T</td>
<td>$s_1$</td>
<td>0.25</td>
<td>0 0</td>
</tr>
<tr>
<td>T H</td>
<td>$s_2$</td>
<td>0.25</td>
<td>0 1</td>
</tr>
<tr>
<td>H T</td>
<td>$s_3$</td>
<td>0.25</td>
<td>1 0</td>
</tr>
<tr>
<td>H H</td>
<td>$s_4$</td>
<td>0.25</td>
<td>1 1</td>
</tr>
</tbody>
</table>

The entropy of this source is calculated as

$$ H = -\sum_{i=1}^{4} p_i \log_2 p_i = -4 \times 0.25 \log_2 0.25 = 2 $$

Two binary symbols are needed to encode the alphabet of this source. However, if the coins were totally unfair, such that only $T$ could occur, the only symbol selected would be $s_1$. There would be no need to do any coin tossing to determine the outcome, since it would be known in advance. A source such as this, which provides no information, has an entropy of 0.

However, if it is assumed that $T$ occurs with each coin at a probability of 0.75, leaving a 0.25 chance for $H$, the table would look like

<table>
<thead>
<tr>
<th>Outcome</th>
<th>Symbol</th>
<th>Probability</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>T T</td>
<td>$s_1$</td>
<td>0.5625</td>
<td>0 0</td>
</tr>
<tr>
<td>T H</td>
<td>$s_2$</td>
<td>0.1875</td>
<td>0 1</td>
</tr>
<tr>
<td>H T</td>
<td>$s_3$</td>
<td>0.1875</td>
<td>1 0</td>
</tr>
<tr>
<td>H H</td>
<td>$s_4$</td>
<td>0.0625</td>
<td>1 1</td>
</tr>
</tbody>
</table>

This source has an entropy of

$$ H = -\sum_{i=1}^{4} p_i \log_2 p_i = -(0.5625 \log_2 0.5625 + 2 \times 0.1875 \log_2 0.1875 + 0.625 \log_2 0.0625) = 1.62 \text{ bits/symbol} $$

By calculating the entropy it is found that about 1.62 bits are needed for every symbol, compared with the 2 bits/symbol which are used. This results in a savings of almost 20%. But, how does one provide fractions of a bit? Recall that the entropy indicates the average number of bits per symbol. If a short code is assigned for more frequently occurring symbols and a longer one for less frequently encountered symbols, then a long string of source symbols will have, on the average, fewer bits per symbol. In fact, by considering the source emitting blocks of symbols (combinations of a fixed number of symbols) and encoding these blocks, the number of bits per symbol required can approach the entropy as closely as desired.

**Huffman Coding**

The code for the 2-coin tossing experiment can be reassigned as

<table>
<thead>
<tr>
<th>Outcome</th>
<th>Symbol</th>
<th>Probability</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>T T</td>
<td>$s_1$</td>
<td>0.5625</td>
<td>0</td>
</tr>
<tr>
<td>T H</td>
<td>$s_2$</td>
<td>0.1875</td>
<td>10</td>
</tr>
<tr>
<td>H T</td>
<td>$s_3$</td>
<td>0.1875</td>
<td>110</td>
</tr>
<tr>
<td>H H</td>
<td>$s_4$</td>
<td>0.0625</td>
<td>111</td>
</tr>
</tbody>
</table>

The average number of bits per symbol is calculated by multiplying the code word lengths by their probabilities. This code uses

$$ 1 \times 0.5625 + 2 \times 0.1875 + 3(0.1875 + 0.0625) = 1.63 \text{ bits/symbol} $$

While this result is not as good as that indicated by the entropy, it does approach it. Another property of this code is that it can be decoded instantaneously as the code words occur in a data stream. For example, the following

*The basic unit of information is defined by $-\log_2 P$ bits, where P is the probability of a 2-outcome event or decision such as go/no-go. If that probability is 0.5, then $-\log_2 0.5 = 1$ bit. A choice other than 2, say r, for the base of the logarithm would result in r-ary units. By summing up the amount of information times the probability of occurrence for each symbol, the average information contents of the source (H) can be obtained.
string, reading left to right, can be decoded immediately, without waiting for the end of the string.

**Encoded Message:** 0 1 0 0 0 1 1 1 0 1 1 0 1 0

**Decoded Message:** s₅ s₄ s₃ s₂ s₁ s₀

Codes such as this, which assign efficiently short code words to frequently occurring symbols and longer code words to less frequent symbols, are called Huffman codes. They can be formed by the tree method shown in Fig 1. The tree combines the two lowest probabilities, 0.09 and 0.04, of symbols s₅ and s₆, into a node which represents the combined probability of that pair, 0.13. Then the next pair of lowest probabilities, in this case those of symbols s₅ and s₆, is combined into a node of 0.22. The next two lowest probability numbers are 0.13 (the combined s₅, s₆ nodes) and 0.15, the probability of s₅. This pair joins into a node with a combined probability of 0.28. The tree is then completed, by combining lowest probability node pairs, to a combined probability of 1. Next, 0 and 1 binary values are assigned to each branch. The code is derived by tracing from the 1.0 probability node to each source symbol, noting 1s and 0s as encountered.

![Figure 1: Tree method for constructing Huffman codes. After constructing the tree, by combining successive lowest probability pairs into nodes, 0 and 1 binary values are assigned to each branch. The code is derived by tracing from the 1.0 probability node to each source symbol, noting 1s and 0s as encountered.](image)

In essence, this algorithm reduces the original source alphabet into “super symbols” of combined probability. At the 1.0 node, there are only two “super symbols”—the most trivial code for two such symbols is simply 0 and 1, respectively. By working backward, each “super symbol” is broken down and assigned 0s and 1s at each branch until the original source symbols are reached. The size (number of bits) of the shortest code word or that of any other code word depends on the particular probability distribution of the source symbols.

This method eliminates the redundancy that occurs when fixed length code words are assigned to symbols having unequal probabilities of occurrence. To construct the Huffman code, the probability distribution of the source alphabet must be known. From this, a tree can be formed to yield a Huffman code. The average number of bits per symbol of a Huffman code is within one bit of the average calculated by the entropy. The algorithm can be implemented either with software or hardware, or with a combination of the two. In either case, it usually requires that the source symbol be recognized, and that the code word (bits) be located in a table and then assembled into entities (bytes or words) with which the machine normally deals. The decoding process is slightly more complicated, since the boundaries (commas) between the (variable length) code words in the incoming bit stream are not initially known. One method of locating them is to look at the incoming bit stream through a “window” whose width is that of the shortest code word. Since the code is instantaneous, a search is made for a corresponding source symbol in the “window.” If none can be found, the window is enlarged by one bit and the search is repeated; this process is repeated again until a window width is found which points to a source symbol. The decoded bits are then dropped from the data stream. The consideration of hardware or software methods usually implies a tradeoff between cost and time spent on the encoding/decoding process.

Unfortunately, the compaction of data is not entirely straightforward. First, different data blocks will compact into new data blocks of variable length which then must be reorganized. Second, in many cases, a data source contains information other than English text, making it necessary to know the probability distribution of all possible characters. Individual data sources can vary widely from these statistics and thus will not yield satisfactory results. It is possible to gather statistics on the particular data to be compacted and to construct a unique Huffman code. This code can then be affixed in front of the compacted data and transmitted uncompressed so that the decoder can use it to decompress the following blocks of compacted data. Of course, this implies additional cost, time, and storage space.

## String Coding

The second type of redundancy consists of character strings, which are contiguous repetitions of the same character, e.g., X X X X X. Often referred to as a run of characters, these strings occur frequently in graphic or analog information, and also in data sets which consist mainly of text. One simple way to compact such a string is to define a unique symbol within the source alphabet to mean “repeat” (designated RP). This symbol, followed by a count character, can be used to indicate a string more efficiently. For example, the above string would be encoded X RP 4. When dealing with 8-bit bytes, the string can be represented with 3 x 8 = 24 bits using the RP symbol and count character, compared with the 5 x 8 = 40 bits required initially. If Huffman codes are used, both string character X and repeat character RP are assigned variable length code words, according to their probabilities of occurrence.

This method is efficient only if the string is long. If Huffman compaction is not used, the method provides an advantage only if the string length is four or greater. The method does not compact strings of lengths two or three. Since it has been shown statistically that shorter strings occur more frequently than longer strings and
because, in many cases, character strings occupy a significant portion of the total data, it is worthwhile to derive a more efficient method.

The following method, which efficiently encodes repeated character strings of length two, is also interesting because it does not break byte boundaries; this is significant both in implementing a compaction algorithm and in the management of storage space. The method consists of mapping the source alphabet, which might be an 8-bit EBCDIC code, into a mapped code alphabet whose code word length is that of the original code words. This mapping is done so that the first 50% of the most frequently occurring source symbols within the string all have the same most significant bit (MSB), say 0. Those symbols that occur least frequently have an MSB of 1. Thus two sets, A and B, distinguished by their MSBs, 0 and 1, respectively, are obtained. Fig 2 shows an example of this mapping into two sets. For brevity, an alphabet of only eight symbols is used.

Mapped code symbols are applied to an encoder which works in three states: A, B, and N (Neutral). In each state, the encoder makes an assumption about the type of symbols to be encoded. In states A and B, it assumes symbols from sets A and B, respectively; in state N, it assumes symbols for either set with equal likelihood (see Fig 3).

When the encoder is in state A, it emits single symbols (not belonging to a string) which are members of set A without further change. Note that all emitted symbols have an MSB of 0. If a repeated character string of length two is detected in the data stream, the encoder inverts the MSB of the first symbol to 1 and does not emit the second symbol. If the string is longer than two, a count character indicating the number of other characters in the string is appended to the symbol with the inverted MSB. This count character is recognizable because its MSB is also inverted, i.e., the MSB is 1. Thus, a count character of length eight can indicate \( 2^7 - 1 = 127 \) symbols in the string beyond the first two. If the string is longer than 127, a second count character can be added. Since the MSB of the second count character is also inverted, it is recognized as a count character. Fig 4 shows examples of this encoding procedure.

<table>
<thead>
<tr>
<th>SOURCE ALPHABET</th>
<th>SOURCE CODE</th>
<th>PROBABILITY</th>
<th>MAPPED CODE</th>
<th>MA PPED CODE ALPHABET SET</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>010</td>
<td>0.24</td>
<td>000</td>
<td>A</td>
</tr>
<tr>
<td>S2</td>
<td>010</td>
<td>0.18</td>
<td>001</td>
<td>A</td>
</tr>
<tr>
<td>S3</td>
<td>001</td>
<td>0.14</td>
<td>010</td>
<td>A</td>
</tr>
<tr>
<td>S4</td>
<td>110</td>
<td>0.12</td>
<td>011</td>
<td>A</td>
</tr>
<tr>
<td>S5</td>
<td>000</td>
<td>0.10</td>
<td>100</td>
<td>B</td>
</tr>
<tr>
<td>S6</td>
<td>011</td>
<td>0.10</td>
<td>101</td>
<td>B</td>
</tr>
<tr>
<td>S7</td>
<td>101</td>
<td>0.07</td>
<td>110</td>
<td>B</td>
</tr>
<tr>
<td>S8</td>
<td>111</td>
<td>0.05</td>
<td>111</td>
<td>B</td>
</tr>
</tbody>
</table>

Fig 2 Mapping into two sets. Technique for encoding repeated character strings distinguishes between most-frequently occurring and least-frequently occurring symbols in a source alphabet by assigning MSBs of 0 and 1, respectively. Source alphabet is mapped into a code alphabet with code word length equal to that of the source code.

In state B, encoding of single symbols or strings is performed identically as in state A, except that the inverted MSB is 0 instead of 1.

In state N, strings are not encoded—each symbol is emitted as mapped. Since state A represents characters that occur most frequently in strings and since a large percentage of the data set is assumed to consist of strings, the encoder will operate most frequently in state A.

Dividing source symbols into two sets basically implies the most significant bit. This bit is then used to signal the presence (if inverted) or absence (if not inverted) of a character string of length two or of a count character. When a source symbol from the other set is detected, a switch to state N is necessary where the MSB is not implied and each source symbol is encoded as mapped. From state N, the encoder can switch to either state A or B, depending on the type of characters that occur in the data stream. However, rules for switching from state to state must be defined.
At the start of the data stream, the encoder is in state N (as is the decoder). In this state, when k contiguous source symbols (k = a small number, eg, 3, 4, or 5), all belonging either to set A or to set B, are detected, the encoder correspondingly switches to state A or to state B. The decoder follows the same rule. In state A or B, single symbols or strings of the same symbol are encoded as described previously. When a source symbol of the other set appears in the data stream, the encoder switches to state N before encoding that symbol. This switching is indicated by emission of an “escape character,” which serves to signal the decoder to switch to the Neutral state. The meaning “escape” is assigned to the character in the set that has the lowest probability of occurrence, and is thus part of the original source alphabet.

Since the “escape” character is part of the original source alphabet, it may appear in the source data stream. Therefore, to distinguish between its original meaning and its assigned “escape” meaning, it is emitted twice whenever it occurs as a single symbol in the source data stream. When it occurs in a string, the string is treated like any other string. Following this rule, the decoder discards a second “escape” character, and recognizes the first one as coming from the source data stream.

It is possible for source data to contain two adjacent strings, such as X X Y Y Y, both strings within the same set. In this case, the first symbol of the second string is encoded as a single symbol, to prevent it from being construed as a count character. The remainder of the second string is encoded as a single or string symbols, as the case may be. A comprehensive example, including switching, is given in Fig 5.

The example given in Fig 5 shows no compaction because of the particular sequence that was chosen for illustration. However, in a real environment, compaction ratios of approximately 2:1 have been observed with this algorithm. Also, it should be noted that, depending on the speed of the decoder, some buffering is required since the two code words may decode into a long string.

**Implied Sequences**

Data compaction can also be performed on a dependent information source. This source is also called an nth order Markov source, wherein the probability of occurrence of the next character is dependent on n previously occurring characters. English text is such a source, for each character’s probability of occurrence depends, to some degree, on the previous characters. For example, it is highly likely that the character “E” will follow the characters “TH,” while the probability that “Z” will follow is almost 0. Because an English text source is not free to emit characters in a random sequence, the entropy is correspondingly reduced. Shannon estimated the entropy of English text to be between 0.6 and 1.3 bits/symbol.

Better compaction can be achieved by taking dependency into account. One method is to consider English text emanating from a first-order Markov source and to provide a separate probability table of the character that will follow for each character. An alphabet of “m” characters would require m + 1 tables, one for each letter and another for the start of the text, where there is no previous character. If a Huffman code is generated for each probability table, the overall average number of bits per symbol will be less than if there were only one table and dependencies were not taken into account.

In practice, this technique requires m + 1 encoding and decoding tables, plus implementation of a switching algorithm. It would also incur a premium price. Good compaction can be achieved with considerable savings in encoding overhead by clustering together those probability tables which look similar. Thus, the number of Huffman codes would be reduced, yet the compaction...
ratios would remain better than those achieved without taking dependency into account.

**Summary**

Describing the three types of redundancies and illustrating the encoding methods which can be used to minimize the amount of redundancy have shown how the number of bits required to transmit or store information can be reduced, thereby providing savings in transmission time and in storage space. Compaction ratios ranging from 2:1 to 4:1 are common using Huffman codes or string compaction methods, both of which are straightforward to implement. A compaction algorithm can be implemented with either hardware or software. Tradeoffs to be considered in choosing a method include the overall system complexity and the problems of organization of uncompacted and compacted data. Another consideration is that compaction methods are only as good as the statistics that have been previously collected about the data source, and that it is possible to have a unique collection of data for which a particular algorithm or code will fail, with the resulting "compacted" data containing more bits than the original.

---

**Fig 5 Encoder state switching.** Assuming an "inertia" constant $k = 3$, the 3-state encoder starts at N and stays in this state for three consecutive symbols, all from set A, then switches to state A. Symbol $s_5$, the escape symbol from state A, is encoded twice. Symbols $9, 10$ constitute a string of the escape symbol but are treated like any other string (MSB inverted). Symbol $12$, since it is from set B, is preceded by the escape symbol from set A (single occurrence), which causes the encoder to switch to state N. Three consecutive symbols from set B occur from symbols $14$ on (including a string which is treated as single characters), and then the encoder switches to state B where it remains until it encounters symbol $19$, again from set A and preceded by an escape character from set B.

---

**Bibliography**


---

Yitzhak Dishon is a staff engineer with IBM's General Products Div Laboratory. He holds a BS degree in electronic engineering from California State Polytechnic College and an MS degree in engineering from the University of Santa Clara, and has served as a visiting lecturer at Jerusalem College of Technology, Israel.
Introducing the GR 1795-HD logic circuit tester.

It's the board tester you've always wanted, if what you've wanted was a GR 1792-A. And who wouldn't.

With its unrivalled programming flexibility, fault simulation, and high speed automatic diagnostics, the 1792-A has been the industry's recognized leader.

And now, in the 1795-HD, you can get all this for 30% less money — with prices starting at under $50,000.

In addition to 1792 capability, the 1795-HD actually gives you even greater capacity. Thanks to its large hard disk storage and unique driver/sensor board design, it can handle boards with up to 480 pins.

Of course, if you want to save even more money, we still offer our original 1795 with floppy disk drives. And you can always upgrade the 1795 to a 1795-HD.

The GR 1795-HD. For a price you can afford, the board tester you've always wanted.

GenRad, Inc., Test Systems Div.,
300 Baker Ave.,
Concord, MA 01742.
617-369-8770,
ext. 273.

THE DIFFERENCE IN SOFTWARE IS THE DIFFERENCE IN TESTERS.
TURNKEY 620 SYSTEMS FROM NEFF
USING THE HP 9825 CALCULATOR...
the logical next step in data acquisition.

You're involved in a scientific, engineering, or industrial project that could use a high performance, low cost data acquisition system. But you know that system integration and software costs of most systems actually exceed the hardware. And your need is now, so you want a system that will take data immediately with minimum user training.

Our turnkey 620S was designed for you......

620S is a sophisticated data acquisition system with amplifier-per-channel or differential multiplexer analog signal processing and using the H.P. 9825 computing calculator for system control, data analysis and recording.

Neff systems are known for high performance and the 620S is no exception. Consider 0.1% accuracy with 50kHz channel scanning rate, fullscale input sensitivities from 5 millivolts to 10 volts, up to 256 channels or 2048 channels fully expanded, and 120dB rejection of common mode voltages up to 300 volts. Selectable data filters, simultaneous sample and hold and input signal conditioning are but a few of the many available features.

The Hewlett-Packard 9825 calculator provides the 620S computer performance with the operating convenience of a calculator. Programming is simple with HPL, an easy to learn, high level language designed for scientists and engineers. Standard features include a live-keyboard, alpha numeric printer and cassette recorder. Up to 24K memory is available. Plug-in peripherals include floppy disk, line printer, x-y plotter, and tape punch. It also attaches to H.P. Interface Buss.

A complete, integrated data acquisition system thats easy to use — thats our turnkey 620S.

Like to know more? Call us today at 213-357-2281 or write for our free brochure.

The Instrument Corporation
1088 E. Hamilton Rd., Duarte, Calif. 91010
Tel: (213) 357-2281 TWX 910-585-1553
CIRCLE 49 ON INQUIRY CARD
Unexpected benefits can be derived from using memory components known to have defects. This approach permits manufacture of high density components with less penalty from low yield and provides users with cost savings, reliability improvements, and power savings and system size reductions.

The Case For Using Partially-Good Memory Devices

Robert H. F. Lloyd*
National Semiconductor Corporation
Santa Clara, California

Techniques have been implemented that use memory components with known defects in the manufacture of memory systems, and have provided some unexpected benefits. However, to realize these benefits requires a change in the thinking of component manufacturers and users. Because the benefit is most obvious to the system manufacturer, the pressure for adopting this system must begin there.

The particular approach discussed in this article involves using partially good memory chips in which at least three-quarters of the memory array is known to be good. This approach is easy to implement and takes advantage of inherent cost savings. It divides components into five classes: one in which all bit positions are good, and four in which one of its four quadrants contains defects (Fig 1). These components are mounted on two types of memory cards: one with only all-good components, and one with a mixture of all-good and partially-good components. Both cards appear identical at the card connector.

Cards of the second type are organized [Fig 2 (b)] so that they can accommodate any one of the four types of partially-good chips. Normally two address lines define any one quadrant of the chip. When partially-good components are used, a modified chip-select is derived from two of the address lines; it translates an address that would normally go to a defective portion of a chip to an all-good chip at the top of the card. Programming jumpers define the translation for the particular type of partial component, a, b, c, or d, and allow all cards to be interchangeable.

This concept makes sense immediately after the introduction of new high levels of large-scale integration, when yields are likely to be low. At that time it permits more of the devices produced to be used. Later, as yields improve, the concept is less advantageous—however, it can

*Mr Lloyd is currently serving as president of Conver Corp, San Jose, Calif.
be applied reasonably for as much as 75% of a product's economic life. Toward the end, when production yield is high, most of the cards produced will carry only all-good components. Since the cards have been designed to carry either only all-good or a mixture of all-good and partially-good components, this end-of-life card production represents a penalty in packaging density. The beginning-of-life advantage, however, more than compensates for the penalty.

Today the partially-good concept might be profitably applied to memory systems using 16k-bit chips. Not too many years ago 1k chips were just making semiconductor memory systems economical; at that time the concept would have been profitable, but not today, as those chips are being phased out. Nevertheless, 1k chips will be used to illustrate how the concept works.

Ordinarily a memory card with a capacity of 4k bytes would consist of 32 of these 1k chips, logically and perhaps physically arranged in four rows of eight, plus supporting electronic circuits. Twelve address lines would come onto the card; 10 of these would go in parallel (except for buffering) to all 32 chips. The other two would be decoded into four chip-select lines that would go to the four rows. (Alternatively, chip-select decoding is sometimes on the chip, which has two chip-select inputs.) Collectively, therefore, the 12 address lines would select a single byte of data whose eight bits would come from eight chips in a row.

To make use of partially-good chips, the card would be redesigned to hold five rows of eight chips. If one lot of 32 all-good chips was obtainable, the chips would be inserted in the four lower rows, the top row would be left empty, and the card would operate the same way as the conventional design. Otherwise, 32 partially-good chips, all with defects in the same quadrant, would be used, together with eight all-good chips. The two high order address lines would be decoded as before to give four chip-select lines for the four rows of partially-good chips. The next two address lines, the highest order of those that conventionally go to all chips on the board, instead would go to the programming jumper terminals, by which the logic states of those two lines would be routed instead to a special decoder circuit.

When a cell in a good quadrant of the chips is addressed, operation is conventional; when a cell in the bad quadrant is addressed, the special decoder disables the main array of chips and enables one quadrant of the all-good cells at the top of the array (the fifth row
of chips). One of the four all-good quadrants corresponds to the defective quadrant in each of the four partially-good rows. Clearly, only minimal electronics overhead is required on the card to accommodate partial components—two convertors and the modified chip select decoder.

The basis for computing the yield improvement resulting from using partially good chips is the yield equation

\[ p = e^{-ND_{oa}F} \]

where
- \( N \) = number of mask sets in the process
- \( D_{oa} \) = defect density of the process and mask
- \( F \) = fatality factor (percentage of defects that make devices inoperative)
- \( A \) = area for which yield is being computed, ie. area that must be free of defects
- \( p \) = probability that a chip has no fatal defects

This equation predicts very well the yield to be expected for various die sizes using metal-oxide semiconductor (MOS) processing.

If a memory chip is divided into five areas (Fig 3), the yield (probability) can be expressed separately for each area; \( p_s \) is the yield of the support circuits, and \( p_a \) is the yield of one-quarter of the storage array. The yield for that chip is the product of the five yields, or probabilities: \( p_s \times p_a^4 \). Yield of the chip when one quadrant of the array contains a defect is the probability that the rest of the chip is good times the probability of one quadrant being bad, or \( (1 - p_s) \). Since one quadrant of the chip can be bad four ways, combined yield for all four types of chips with one defective quadrant is

\[ 4p_s p_a^3 (1 - p_a) \]

Curves shown in Figs 4, 5, and 6 are calculated for a memory component design in which one bit-cell has an area of 4 square mils and the support circuits are collectively 8100 mils² plus 0.1 of the array area (for additional decoding and sensing in larger arrays). It is also assumed that 10 fatal defects are found per square inch. This is the product of \( D_{oa} \times F \), and represents the typical level of cleanliness and mask quality for MOS processing a year ago. These figures are used to compute the yield at wafer probe testing. Yield at final test of packaged parts was a constant 80%. This is typical of the industry and to a first-order approximation is independent of the number of bits per chip.

To measure the value of yield improvements, a preliminary study is required of the cost make-up of a memory system as represented by each component within

---

**Fig 3** Calculating manufacturing yield. To determine manufacturing yield of three-quarters good memory components, the yield is computed separately for the area of the chip containing support circuits, \( p_s \), and each quadrant of the memory cell array, \( p_a \).
that system. Normalized cost per bit at each of three levels—die, package, and system—shows a distinct minimum when plotted against chip capacity (Fig 4) for a given technology, a given set of design rules, and a given level of manufacturing art. However, as the number of bits per chip increases, other benefits accrue in addition to cost reduction.

Among these benefits are increases in density of the total system and in reliability, and reduction in power dissipation—the last since a large amount of the power in the system is required at the interface between the chip and the second-level packaging. Reliability, or its inverse, the failure rate, of integrated circuits (ICs) is nearly independent of the number of elements in the component because of the overriding effects of interconnection, manufacturing process, and packaging on the failure rate. In a memory with internal decoding, the number of input/output connections increases very slightly for very large increases in density. Therefore, increasing the density achieves dramatic improvements in reliability.

The cost/capacity curve (Fig 4) shows the minimum cost per bit at the systems level for a particular example at approximately 6k bits/chip. Keeping in mind the previously mentioned benefits and the fact that as the technology matures and the manufacturing process improves the minimum point moves to the right on the graph, the optimum design point is more likely 10k to 12k bits/chip. At this level a very large portion of the total cost per bit is the die cost; therefore, a very significant improvement in overall system cost results from reducing die cost.

Using system cost built up from die cost, but reflecting the use of partially good components, as described previously, the combination (Fig 5) currently has a minimum point at 10k bits/chip, without waiting for a mature technology. Furthermore, at this density, the cost difference between the two approaches at the system level is almost 2 to 1. As the technology matures, this difference becomes less pronounced; eventually, there is no cost difference (as Fig 5 shows for a 2k-bit chip) at this manufacturing state of the art. Thus, the benefits of using partially-good components can be realized only when working at an optimum design density as defined by minimum cost.

Because the card types are interchangeable, the user is not constrained to use any particular mix of all-good and partially-good components or any particular mix of any certain type of partially-good components. This is an important consideration because the relative yield of three-quarter-good and all-good chips changes dramatically with the density level. At very low densities the yield of partially-good chips falls off sharply (Fig 6), because good chips occupy most of the available sites on the wafer.

This same diagram could also represent the relative yields of all-good and partially-good dice versus defect density for a particular bit density. As defect density decreases, yield of partially-good chips relative to all-good chips decreases. Since processing improves as time passes, causing the defect density to decrease, the diagram shows how yield changes with time, provided the horizontal (time) axis is read backward, from right to left.

Therefore, the mix of components at a certain density shifts with time from primarily partially-good to primarily all-good. Since the user can accommodate any mix of all-good or partially-good components, he should be able to order on a bit basis and accept any mix that is optimum for the manufacturer—who, in turn, can ship whatever distribution of parts reflects his manufacturing process. His risk of an occasional bad production run is therefore minimized. Also, as the product matures and the cost benefit of using partially-good chips diminishes, the supply of partially-good chips also diminishes.

The advantages of using partially-good chips include a cost saving of approximately 30%, reliability improvement of approximately 20%, and power savings and system size reduction of approximately 15% each. There is also an approximately 60% increase in wafer fabrication capacity. In addition to all this, the approach places no new burdens on component manufacturing or system manufacturing.

To achieve these benefits, both the semiconductor manufacturer and the user must change their ways. The manufacturer must agree to design a memory chip at a density level much higher than his previous ground rules would dictate; that is, he must design a memory component with an anticipated yield that would be unsatisfactory if only 100%-good chips were to be sold. The user, similarly, must be committed to use partially-good components; if he does not, when the parts are announced, the manufacturer may have nothing to sell.

The level of benefit achieved is also related to the size of the array relative to the size of the support circuits. The preceding example was based on the 3-transistor memory cell, no longer widely used. As the memory array size gets smaller, the manufacturer must build to higher densities to achieve the same advantage. Furthermore, in many cases, today's designs are close to the maximum power level that dual in-line packages can dissipate. Thus, to take full advantage of this approach, more emphasis must be placed on reducing power in memory components to allow the much higher densities to be achieved. These are not new requirements; they must be done anyway as memory density increases. However, to a certain extent they conflict with the goal of ease of use.

For example, using a differential current-sensing output with an external sense amplifier causes the memory array chip to dissipate much less power (and is also faster), but it is a little less convenient to use. To fully exploit the scheme at today's processing technology and circuit design level will probably require some compromises in speed to reduce the total power dissipation. However, the increase in density would reduce the signal delays in the interconnections at the second, third, and fourth levels of packaging—board, panel, and system, respectively—partially and perhaps fully compensating for the compromise in speed.

Robert H. F. Lloyd holds the BS degree in electrical engineering from Tufts University and has done post-graduate work in solid-state physics at Stevens Institute of Technology and at Syracuse University. Currently president of Convex Corp, his experience includes work in the areas of circuit design, semiconductor design, and in solid-state technology and computer electronics.
One way or the other, you're going to profit from plugging a Plessey 32K memory card into your PDP-11.

One way

The Plessey PM-1132.
32K words of non-volatile core memory on a single plug-compatible card that occupies just two slots in your PDP-11 mainframe. Compatible with either the standard or the new modified UNIBUS backplane. Available with and without parity.

The other

The Plessey PM-S1132.
Up to 32K words of high-speed NMOS semiconductor memory on a single plug-compatible card that occupies only a single slot in your PDP-11 mainframe. Choose a full-complement 32K word card, or one of 7 depopulated versions, then expand in 4K increments as your data storage needs increase. Available with and without parity.

Plessey Microsystems

Either way, you get reliable high-density storage at a refreshing low-density price.

If that's more memory than you need, we also have a full range of 8K and 16K plug-in cards that are fully compatible with your DEC, Data General and Interdata minis. All supported with the backplanes, cables and expansion chassis you need.

And all available now. Contact us today.


Microprocessor Restroom Robot

Claude A. Wiatrowski
Colorado Springs, Colorado

Especially useful in large buildings, this microprocessor system saves both water and the energy needed for pumping it and treating waste, while also reducing construction costs and improving maintenance.

Conservation of natural resources is of increasing importance and the microprocessor can assist in this goal in ways that are sometimes quite unusual. This application conserves water, the energy to pump it, and the energy to treat waste water. A microprocessor-implemented algorithm controls the commodes in a medium to large building to minimize the necessary water supply and resultant sewer loading. Considerable expense and increasingly scarce raw materials could be saved in new construction by the associated reduction in the size of pipes and pumps required. A maintenance monitoring feature is particularly useful in large buildings.

Most of us are familiar with the mechanical timers that flush urinals or commodes on a regular schedule. The microprocessor system, using one 4040 with 1k bytes of ROM per restroom, and one 8080 per building, improves on the mechanical timers by implementing a flushing schedule based on several inputs rather than just on elapsed time.

1. The microprocessor measures the elapsed time since the last automatic or manual flush, eliminating automatic flushing directly after a manual operation.
2. It flushes commodes sequentially to reduce loading on the feedwater supply and sewage system. Optionally, a multidrop serial link synchronizes several restrooms to further reduce loading on the building’s systems.
3. The microprocessor lengthens the flushing cycle if feedwater pressure

Drawing illustrates various input sensors that microprocessor relies upon to provide improved maintenance and to implement a flushing schedule which conserves water and energy.
drops below a preset value due to excessive loading.
4. It will not flush a commode that has been flushed since the last opening of the restroom door as there is obviously no need.

5. Optionally, flushing delays could be modified by the time of day and unusual loading, such as a large meeting. This avoids flushing commodes at night in an empty office, while simultaneously allowing unusual loadings such as a John Denver concert in the ground-floor auditorium. A simple day/evening schedule might be appropriate for a small installation while a multidrop serial link could adjust delays dynamically...
"Restroom robot," especially useful in large buildings, comprises a 4040 microprocessor for each restroom, and an 8080 for each building. Each 4040 uses 1k bytes of ROM.

This same central microprocessor would also act as a maintenance monitor. Each feedwater pipe would be equipped with a simple flow/no flow sensor to verify proper valve action, while a bowl level sensor on commodes would detect clogged drains. Failure conditions could then be sent to the central microprocessor located in the maintenance office to be displayed on an alarm panel. Also, stall doors of malfunctioning commodes could be locked by solenoid and opened by a maintenance key (locked from the outside only, so that a computer cannot trap anyone inside with an overflowing commode).

Other additions are possible, such as routing the manual flush signals through the microprocessor to allow delaying manual commands when too many commodes would be flushed simultaneously. The above description contains many functions, some of which are duplicative. For clarity, the system detailed in the diagrams and flowcharts is a representative subset of these functions.
Everyone totally happy with their head-per-track discs may go on to the next page.

Aha, just as we hoped. You’re not as satisfied with your head-per-track disc supplier as you’d like to be. As you have a right to be.

Who knows what isn’t quite right. Maybe your current supplier can’t supply on time. Maybe what he’s supplying doesn’t measure up to the specs you thought you were buying. Maybe he’s conducting his business as if these were the last few days he’s going to be in the business.

But what can you do? You’re locked into existing designs and production deadlines. And changing suppliers in midstream could put you up that proverbial creek without a paddle, right?

Wrong.

Now you can make a change for the better with very little change to what you’re doing right now. By changing to AMCOMP.

That’s because our 8400 and 8500 Series Disc Memory Systems come complete with the interfacing that makes them readily-adaptable to your present controller.

And our systems aren’t just readily-adaptable; they’re better systems to adapt to. Performance that’s engineered in before production, and quality that’s maintained throughout manufacturing. It’s a part of what’s making AMCOMP the new standard by which the industry judges itself.

Judge for yourself. Just contact your nearest AMCOMP office, or AMCOMP, INC., 686 West Maude Avenue, Sunnyvale, CA 94086, phone (408) 732-7330.

Now, aren’t you happy you didn’t turn the page?
Synchronous Adapter Reduces Complexity of Floppy Disc Controller

Mark E. Eidson* and Larry A. Parker
Motorola Semiconductor Products, Incorporated
Phoenix, Arizona

Adapter for communication channels works just as well relaying data to and from a small peripheral device, and is especially suitable in a microcomputer system

Until recently, the task of designing an input/output controller for a microprocessor-based system was difficult, because development of the necessary signals required many integrated circuits. These took up much space on the printed circuit board (and cost much money).

Now, however, such controllers have been substantially simplified because of the availability of an integrated circuit (IC) designed primarily for interfaces with binary synchronous channels. Design of a typical controller for a flexible disc is outlined here. With small modifications, it may be applied to such devices as tape cassettes or cartridges, or other types of data communication channels than bi-sync. External hardware requirements for most applications are minimal, because the IC has two synchronizing signals, the function of which in other systems usually requires many additional ICs. The IC is a synchronous serial data adapter (SSDA) designated MC6852, part of the M6800 microprocessor family.

Among other advantages of the adapter are two 3-level first-in first-out (FIFO) registers, in the transmit and receive sections respectively, which allow double-byte transfer loops and faster data transfer while the microprocessor remains free for other tasks.

Basically, the adapter interchanges bit synchronous serial data in both directions with bus organized systems. Its bus interface includes select, enable, read/write, and interrupt logic, and it automatically inserts and deletes fill characters, and checks for errors. Its functional configuration is programmed from the data bus during system initialization. Programmable registers control variable word lengths, transmission, reception, synchronization, and interrupts. Status, timing, and control lines connect it to the peripheral device or modem.

Device Operation
At the bus interface, the adapter appears as two addressable memory locations. Internally, it contains seven registers (Fig 1): two for status and incoming data, two for sync code and outgoing data, and three control registers. Serial input/output (I/O) lines have independent clocks; there are also four peripheral/modem control lines.

Outgoing data are transferred directly from the data bus into the transmit data register, a 3-byte (FIFO) unit. Availability of the input to the FIFO is indicated by a bit in the status register; the first byte moves through the FIFO to the last empty location, and then is automatically transferred from the FIFO to the transmitting shift register as soon as the latter becomes available. If data are not available from the FIFO at this time (underflow con-
tion), the shift register is automatically loaded either with a sync code or with 1s.

Incoming serial data are accumulated in the shift register under external or internal synchronization, parity is optionally checked, and data carried through the receiver FIFO to the last empty location. Availability of a word at the FIFO output is indicated by a bit in the status register, as is a parity error.

This circuit operation and status bits, in conjunction with such I/O lines as clear-to-send and data-carrier-detect, are ordinarily applied to data communication. They are also useful when the unit at the far end of the line is actually only a few feet away (in which case no data carrier is employed). However, two additional lines, called transmitter underflow (TUF) and sync match, permit the adapter to work with higher speed serial synchronous devices.

For example, its application to a controller for a floppy disc drive is economical because the drive and microcomputer are easily synchronized with the aid of these two lines (Fig 2). The controller design is completely flexible, defining all recording characteristics and the disc format in software. Double-density and minidisc formats can be made compatible by appropriately changing the system clocks, and data recovery and formatting circuits.

**Recording Format**

Format of the data recorded on a flexible disc is controlled by the host system. In one approach, compatible with the IBM 3740, data are recorded on the disc using double frequency encoding, in which each data bit, whether 1 or 0, is preceded by a clock bit, almost always 1. The system may record one long record or several shorter records in a single track. A physical index pulse and an index address mark start each track, and a unique recorded identifier, or address mark, precedes each record.

These address marks are the only places on the disc where clock bits are sometimes 0—namely, in bit cells 2 and 4 of the index address mark and in bit cells 2, 3, and 4 of the record identifier and data address marks.

Gaps separate the data records from their identifiers. The number of records per track and their lengths are established by the format pre-recorded on the track, which can be altered by software. All tracks on a single disc have one track format (ie, record size and gap size), but different discs can have different track formats.

IBM compatibility requires data to be transferred most significant bit first, while standard data communication protocol transfers the least significant bit first. The adapter's design is compatible with the latter, but it can be rendered IBM-compatible by simply reversing the order of the data bus lines at the adapter. This also reverses the bit positions of the
data control and status registers of the adapter from those shown in the data sheet. Since parity bits are not used in flexible disc interfaces, the reversal creates no new problems; however, it must be used with caution in other systems requiring parity.

Data Recovery Circuit

Data recovery in the SSDA-based controller generates timing pulses at regular 2-µs intervals and separate data-only signals on a parallel line, also at a 2-µs rate. These rates are maintained regardless of small departures from the nominal 2-µs rate in the data being read from the flexible disc, which are inevitable in high density recording, while tracking larger, slower changes caused by failure of the revolving disc to maintain an absolutely constant speed. Recovery is governed by a voltage-controlled oscillator (VCO) with a nominal frequency of 8.0 MHz.

The circuit comprises, in addition to the VCO, four D flip-flops, two divide-by-16 counters, a detector and filter, and an 8-bit shift register. Flip-flops generate a clock signal derived from incoming data, stretch it into a pulse representing the data more accurately timed, and translate it into an NRZ format—which is also run through the shift register to delay it and thus permit synchronizing bytes to pass through the error-checking logic ahead of it. One of the counters, preset to 9 by every clock pulse, and counting VCO pulses from that point, generates a carry at count 16; the other counter, not present, generates a carry routinely after every 16 VCO pulses. The detector compares these two carries in frequency and phase; if they drift relative to one another, the detector and filter adjust the VCO frequency to compensate for the drift.

Read Operation

When the disc is spinning at its nominal speed, and when the seek operation has been completed and the head pressed down against the disc, a continuous stream of bits and clock pulses arrives at the controller, waiting to be recognized. A read command from the system places the first half-byte of the address mark in the sync code register, one of the seven registers in the adapter previously mentioned, and enables the receiver section. Contents of the sync code register are continuously compared with the bits in the data stream. Both data and clock bits are monitored, at a nominal rate of 500 kHz. When register bits match stream bits, the sync match line comes up, and the second half-byte is checked in the receiving FIFO. Both halves of the address must match before data transfer can begin; if they do not match, the search sequence is restarted.

Upon recognition of the full address byte, the external circuits switch the clock rate to 250 kHz so that thereafter only data pulses are recovered for transmission to the system. The external circuits also control the error-checking circuits, if any (most disc formats include two cyclic error-checking code bytes at the end of every data record and every record identifier).

External logic includes circuits that respond to the system's read command, a latch to store the sync match signal from the adapter, and a latch to gate either 250 or 500 kHz to the adapter. Control signals originate in the system peripheral interface adapter (PIA), also part of the external logic. Meanwhile, the data recovery circuit separates the read data and generates the 500-kHz clock pulses to the read data logic. Recognition of the record identifier, as described previously, causes sync match to rise and read data to enter the receiving FIFO in the adapter. This record identifier comprises the bit pattern 1111 1110 plus the interspersed clock bits, which have not yet been switched out of the data path; the complete pattern is therefore 1111 0101 0111 1110, expressed in hexadecimal notation as F5 7E. This pattern includes the three 0 clock bits that are characteristic of the record identifier. Sync match rises when F5 has been recognized in the adapter, but eight more clock pulses arrive and store the pattern 7E in the FIFO before the clock rate switches to accept only data bits. These enter the FIFO; when its second and third locations are full, the status register bit indicating receiver data available is turned on, and data can be read by the system.

Write Operation

The TUF signal is generated once every eight clock pulses—that is, once
And you've got the new ROLM 1603A

Drop in an extra 16K, cut the price in half...

And what a computer for the price! In one rugged chassis you can now have 32K of memory, up to six I/O interfaces, a real-time clock, extended arithmetic unit and semiconductor ROM. In addition you get the most extensive software available for a rugged computer.

The 1603A is the new version of ROLM's popular AN/UYK-27 computer and you can have it at half the price of the earlier 32K model. Just $15,500 for the 1603A with 32K of memory. With 16K of memory, prices now start at $9,500.

How can ROLM improve performance and cut the price? Advanced technology, of course, plus value engineering. And the 1603A, like all ROLM computers, meets demanding military environmental specs: MIL-E-5400, Class II and MIL-E-16400, Class I.

1603As are now on the shelf, ready for delivery, and already in use by customers. If you're ready, call or write ROLM CORPORATION, 18922 Forge Drive, Cupertino, CA 95014. (408) 257-6440, TWX 910-338-0247. In Europe: 645 Hanau, Muehlstrasse 19, Germany. 06181-15011, TWX 418-4170.

Stated prices for domestic single unit quantity.
every 16 μs—when the transmitting FIFO register and transmitter shift register are both empty. Upon receipt of a write command from the system, the gap pattern, both clock and data bits, is stored in the sync code register and the transmitter section is enabled. At this point, the SSDA begins to transmit the gap pattern and emit TUFs, which repeatedly reset a divide-by-16 counter also driven by the 500-kHz clock. About two-thirds of the way through the gap, the write gate turns on, writing the six bytes of continuous gap prior to the address mark of the data record being updated. While TUFs are being generated, the clock is running at double frequency as at the start of the read operation—so 12 TUF pulses count off enough space in the gap to hold six bytes. At this point, the first half of the address mark is stored in the transmitting FIFO and moves into the shift register.

This stops the sequence of TUF signals, permitting the divide-by-16 counter to continue counting. Its output consists of four lines labeled Q_0 through Q_3, which count the input signal in binary—Q_0 at half the clock frequency, Q_1 at one-quarter, and so on. The lowest frequency line, Q_3, did not have a chance to rise as long as TUFs kept resetting the counter; but when the TUFs cease, Q_3 rises, enabling the error-checking logic, and via several logic stages directs the half-frequency clock (250 kHz) to the adapter. As this happens, the second half of the address mark enters the FIFO. Data to be written on the disc follow close behind, and are gated also to the CRC circuit, which generates the error-checking bytes to be written at the end of the record. Two dummy bytes are stored in the FIFO as the error-checking bytes are written.

**Conclusion**

Thus all necessary functions of a floppy disc controller can be implemented with about 30 to 35 ICs in addition to the basic synchronous adapter. All are conventional small- and medium-scale ICs available from many sources, and can be easily laid out on a single relatively small printed circuit board.
Ball introduces the industry standard in CRT monitors. Again.

Accepts wider range of horizontal input pulse

IC regulated power supply on AC models

Electronic horizontal video centering

Electronic H and V linearity control

Improved vertical linearity

100% silicon circuitry

Now with advanced features you’d never expect in a general purpose data display!

Check out Ball’s TV-Series direct drive monitors. The improved performance. The advanced circuitry. The new benefits engineered into our field proven line that’s already world famous for high reliability and maintainability.

As before, our specially selected CRT gun and deflection components deliver bright, well defined characters with low geometric distortion. And of course Ball’s rugged wire frame and simple subassembly construction offer maximum component cooling and accessibility.

Best of all, our improved TV-Series monitors are completely interchangeable in form, fit and function with first generation designs. You can upgrade right now without interface problems.

**Compare life cycle costs. You’ll have a Ball.**

Call your nearest Ball representative. He’ll be glad to introduce you to an old friend. The 2nd generation TV-Series monitors.

Ball Brothers Research Corporation      Electronic Display Division
P.O. Box 3376, St. Paul, Mn. 55165 (612) 786-8900, TWX: 910-563-3552

General Sales Offices:
Addison, Illinois (312) 279-7400              Santa Clara, California (408) 244-1474
Ocean, New Jersey (201) 922-2800             Upland, California (714) 985-7110

Ball Electronic Display Division
Battery Backup for Minicomputer Semiconductor Memories

Jerry Washburn
Computer Automation, Incorporated
Irvine, California

Since data loss cannot be tolerated in most minicomputer applications, battery backup for primary power failure has taken on increasing significance with the advent of low cost, but nonretentive, semiconductor memories. Some decision-making guidelines are offered for matching memory retention needs to available battery types.

Unlike magnetic core, semiconductor memories are volatile and have no data retention when power is interrupted or removed. In many cases, a power failure can be disastrous when operating in a real-time environment due to loss of intermediate results that cannot be regenerated without complete reruns from the last checkpoint. Solution to this memory retention problem is to provide battery backup capability in case primary system power is interrupted. However, while the battery backup solution seems simple enough, it often raises more questions than answers.

Many potential applications of semiconductor memory remain dormant due to the mystery and misunderstanding of battery backup. To clarify this situation, the user should ask the following questions about battery backup: What type of battery do I purchase; what voltage; what size; how long will it last; what type of battery charger is needed; is the battery protected, or is it switched automatically during a power failure; and what is the total cost?

Since minicomputer manufacturers are not primarily in the battery business, they cannot effectively cope with the many different electrical and packaging considerations that are dependent on the user’s application. Most manufacturers provide auxiliary terminals on their memory products for connection to the user-supplied backup battery. A few manufacturers incorporate a small onboard battery to provide minimum retention power for certain types of semiconductor memory. While this is useful when system power is momentarily interrupted, it is not ideal for all applications. Each user must accurately define individual power backup requirements from power application, site, servicing, and environmental points of view to assure optimum backup battery selection.

Battery backup for semiconductor memory has been jokingly related to attaching several old car batteries, associated electronics, and cabinetry, and transporting the system to the local service station once a week for a checkup. However, in reality, a proper backup battery is effective, economical, and reliable. To assist the user in making the correct choice, brief descriptions are offered that cover semiconductor memories, battery types, battery charging, and additional support options.

Memory Types
Semiconductor memories are available in both static and dynamic MOS, and each type requires different backup battery considerations. Static

If you recognize optimum price/performance value when you see it, you should see our new SLASH 6. It outperforms most 32-bit minis, at a price that's better than many 16-bit minis.

The Harris Slash 6 costs only $17,900*. You get 600 nanosecond cycle time; 48KB of MOS memory with error correction; hardware multiply, divide, and square root; 8 priority interrupts; and a turnkey control panel.

You get building-block architecture that lets you expand your systems as your needs expand. And sophisticated real-time software that no other machines offer in this price/performance range.


*Volume discounts available.
memories normally require a single voltage source for memory retention, while dynamic memories are more complex and require up to three different voltages to operate their timing, logic, and refresh circuits.

Typical backup power requirements for an 8k by 16-bit dynamic memory module is approximately 5 W, while a typical 8k by 16-bit static memory module requires four times as much power. Some manufacturers provide onboard power-saving circuits for static memories that reduce power to the 4-W range.

Battery Types

Although many battery types are commercially available, such as LeClanche, alkaline manganese, mercuric oxide, zinc air, silver zinc, lead acid, and nickel cadmium, only the latter two types have gained wide industrial acceptance in uninterruptible power systems. Standard commercial lead acid batteries are rechargeable, are available in sealed and unsealed configurations, and have expected battery lifetimes of three to five years. Cost is $15 to $60 depending upon exact specifications. The most popular lead acid battery is sealed gelled electrolyte type, which requires no adding of liquid or checking of liquid levels. This type battery is small, compact, and mountable in any physical position, such as tilted or inverted. Most lead acid batteries are temperature tolerant, and usually exceed environmental requirements of the computer system. However, adequate ventilation must be considered for unsealed batteries during fast charging, as hydrogen and oxygen gases frequently are released and could cause an explosion if a spark is introduced. Also, lead acid batteries need undervoltage protection to prevent irreversible battery damage during excessive or deep discharge.

Nickel cadmium (Ni-Cd) batteries are effectively utilized where long battery life is required; they generally are small in size and have a battery lifetime of nine to 12 years. This battery is maintenance free, emits no gas during operation, and can be installed in any physical position without affecting its performance. However, the price of Ni-Cd batteries is much higher than that of conventional lead acid batteries.

The most popular backup battery voltage is 6 V, which is used in most semiconductor memory applications. Full environmental and application data can be obtained from most battery manufacturers.

Power Calculations and Battery Charging Methods

Ampere-hour rating of a battery can be determined for a specific requirement by multiplying the number of desired hours of memory retention life by the memory standby (or retention) current requirements in amperes; then, to provide a safety margin, the next larger commercially available size should be selected. Small commercial battery chargers are available for as little as $12, if not supplied by the minicomputer manufacturer. However, commercial chargers cannot be used indiscriminately; for instance, a Ni-Cd battery requires a slow charge by a constant current source. A simple diode and resistor constant current source is shown in Fig 1. Proper charge rate is determined by dividing by 10 the current drain rate that will discharge the battery in one hour. This type of slow charger normally can be left connected to the battery for long periods of time without damage.

Faster charging is possible using a split-rate charge technique, as follows. The battery is initially charged at a fast rate. Then, at an appropriate time (generally when the battery goes into overcharge), charging is switched to a low rate. This low, or trickle, rate must be chosen so that the battery can withstand being charged indefinitely at this rate. The fast charge technique is ideal for applications requiring many partial or complete discharges per day.

Fastest and most efficient method for charging lead acid batteries is with a constant voltage source. Magnitude and current capabilities of this source dictate the period of time needed to charge the battery. A simple constant voltage source is diagrammed in Fig 2. Battery manufacturers usually supply application notes for all types of chargers, complete with schematics and parts lists. Commercially available automotive battery chargers should not be used because they do not include a voltage regulator and could cause severe memory damage or reduced battery life.

A typical example of a backup battery for a demanding application is a lead acid battery rated at 300 Ah. This battery would provide a 4k by 16-bit memory module with emergency power for five to six weeks, and would have sufficient capacity to withstand short power interruptions, as well as brownouts and blackouts.

Generally sufficient for most memory applications is a backup battery capacity of 6 Ah. This lead acid battery occupies less than 2 x 3 x 3" (5.08 x 7.62 x 7.62 cm) and pro-

![Fig 1 Schematic of simple resistor-diode constant current battery charger for a Ni-Cd battery. Value of resistor and dc source voltage determine charge current rate, and diode provides source isolation. For slow charging, charge rate is 1/10 of current drain rate that will discharge battery in 1 hour.](image)
Logic Probe 1 is a compact, enormously versatile design, test and troubleshooting tool for all types of digital applications. By simply connecting the clip leads to the circuit's power supply, setting a switch to the proper logic family and touching the probe tip to the node under test, you get an instant picture of circuit conditions.

LP-1's unique circuitry—which combines the functions of level detector, pulse detector, pulse stretcher and memory—makes one-shot, low-rep-rate, narrow pulses—nearly impossible to see, even with a fast scope—easily detectable and visible. HI LED indicates logic "1", LO LED, logic "0", and all pulse transitions—positive and negative as narrow as 50 nanoseconds—are stretched to ½ second and displayed on the PULSE LED.

By setting the PULSE/MEMORY switch to MEMORY, single-shot events as well as low-rep-rate events can be stored indefinitely.

While high-frequency (5-10MHz) signals cause the "pulse" LED to blink at a 3Hz rate, there is an additional indication with unsymmetrical pulses: with duty cycles of less than 30%, the LO LED will light, while duty cycles over 70% will light the HI LED.

In all modes, high input impedance (100K) virtually eliminates loading problems, and impedance is constant for all states. LP-1 also features over-voltage and reverse-polarity protection. Housed in a rugged, high-impact plastic case with strain-relieved power cables, it's built to provide reliable day-in, day-out service for years to come.

**CSC's Multi-Family Logic Probe 1.**

At $44.95, it digs up a lot of information without burying your budget.

**PULSE LED**—Lets you know what's going on—and off. Indicates positive and negative pulse and level transitions. LP-1 stretches pulses as narrow as 50 nanoseconds to full ½ sec. (5Hz pulse rate)

**PULSE/MEMORY Switch**—Pulse position detects and stretches pulses as narrow as 50 nanoseconds to ½ sec. Switch to MEMORY and it stores single shot and low-rep-rate events indefinitely; HI/LO LED's remain active

Logics Family Switch—TTL/DTL or CMOS matches logic "1" and "0" levels, for greater versatility. High Input Impedance—100K virtually eliminates circuit loading problems and is constant in both "0" and "1" states. CMOS position also compatible with HTL, HINIL and MOS logic

CONTINENTAL SPECIALTIES CORPORATION

See your CSC dealer or call 203-624-3103 (East Coast) or 415-421-8872 (West Coast)

9 AM to 5 PM local time. Major credit cards accepted. Add $2.50 for shipping and handling in the U.S. and Canada on direct orders of $50.00 or less; $3.00 for orders over $50.00. On all foreign orders add 15% to cover shipping and handling.

See us at NEWCOM Booth # C42 and C44

CIRCLE 58 ON INQUIRY CARD
Fig 2 Schematic of simple constant voltage charger operating from 120-Vac source. Circuit can charge lead acid batteries. Rectification is accomplished using two diodes; transistor provides regulation with constant potential of 7.35 V. Regulator should provide charging current of six times current drain rate that will discharge battery in 1 hour.

Fig 3 Block diagram of typical battery backup option for minicomputer dynamic semiconductor memories. Option usually provides several minutes of memory data retention when power is interrupted or removed. Backup capabilities can be expanded to increase desired memory retention time by adding external battery and charger.

Battery Backup Options
Several minicomputer manufacturers now offer battery backup options to support their semiconductor memory products. A small Ni-Cd battery with automatic electronic switching and charging circuits is commonly mounted on the memory module. On-board options may also contain circuits to detect and notify the minicomputer when the memory receives insufficient power from both primary and battery backup sources. Terminals are sometimes provided for external batteries when greater backup capabilities are required.

Multiple memory modules can be configured to operate from a single battery if the battery is capable of supplying the total current requirements. This battery option provides a minimum of two to 16 minutes of memory retention power and contains undervoltage protection and power-saving circuits. The latter circuits include a power oscillator to reduce backup power requirements. This is accomplished by a 10 to 20% duty cycle of pulsed power, which is sufficient to retain memory data while reducing normal power consumed by 80%. Using this technique, battery size and cost are both significantly reduced. This backup battery draws less than 0.5 A when primary power is off, and no current when primary power is available. On-board battery backup capability can be expanded by connecting an external 6-V battery and charger. Ampere-hour rating of the external battery is determined by multiplying the number of backup or standby hours required by 0.5. External battery charging considerations are similar to those previously described.

Dynamic metal-oxide semiconductor random-access memories typically require three voltages for refresh cycle operation: 5, 12, and —5 V. To meet these increased demands, a dc-to-dc converter and regulator can be incorporated to reduce the number and type of batteries required. In this manner, a single common 6-V battery supplies all voltage and current requirements. An option of this type can be installed within the computer power supply to save costly equipment space. This option provides a minimum of three minutes of memory retention power for 16k words of memory and six minutes for 8k words of memory. It includes a small, internal Ni-Cd battery complete with charger, electronic switching, and external expansion capability. When it is desirable to utilize the external expansion capability, users can connect any size 6-V lead acid or Ni-Cd battery. To add rechargeability, a battery charger can be connected externally as shown in Fig 3.

It is recommended that backup battery options be utilized, even when an external battery and charger must be added to extend basic memory retention time. This is because power saving, voltage sensing, failure detection, and automatic switching are difficult to mechanize externally to semiconductor memory modules and related minicomputer equipment.
Our readers make light work.

Decitek photoelectric punched tape readers were all designed with state-of-the-art reliability—a fiber optic light distribution system and a beautifully simple patented dual-sprocket drive, which eliminates the need for level switches, tape guides and keepers. Since fewer actual parts go into our readers, greater performance comes out. It also gives us the lowest spare parts volume in the business. Decitek has, in a few years come from nowhere to such a strong penetration of the market that we are now the number one supplier to the photo-typesetting OEM industry and gaining in the machine control and mini-micro computer field. We got where we are purely because of performance, quality, reliability and price.

We will work with you to make your equipment work better.

The more you know about punched tape equipment, the better you read us.

DECITEK
A DIVISION OF JAMESBURY CORP.
250 CHANDLER STREET, WORCESTER, MASSACHUSETTS 01602, U.S.A. (617) 798-8731
SELF-STUDY MICROCOMPUTER TRAINING

The best hands-on microcomputer training system is now available to you.

Now you can benefit from ICS comprehensive, vendor-independent courses without leaving your desk. The ICS microprocessor courses which have been attended by over 5000 engineers and managers worldwide are now recorded live on audio cassettes. Each self-study audio cassette course includes both:

- 300-500 page course book
- 5-9 hours of instruction on easy-to-use audio tape cassettes keyed to the course book.

One 6 hour course: $135
One 9 hour course: $185

$10 discount on any additional course

COURSE BOOKS:

All eight course books are available without audio cassettes if desired. Each book contains 300-500 pages of up-to-date ICS course notes fully illustrated with system diagrams, flow charts, circuit diagrams, code, etc... vital information to save you weeks of research.

One Course Book: $99.50 Any additional Course Book: $89.50

COURSES AVAILABLE:

101: A MANAGER-LEVEL OVERVIEW OF MICROPROCESSORS AND MICROCOMPUTERS (240 pages/5 hours)

113: MICROPROCESSOR PROJECT MANAGEMENT: Design, Manufacturing, QA and Field Service (220 pages/5 hours)

102: MICROPROCESSORS/MICROCOMPUTERS: A Comprehensive Technical Introduction and Survey (420 pages/9 hours)

156: SOFTWARE DEVELOPMENT: TOOLS AND TECHNIQUES FOR MICROCOMPUTERS (320 pages/9 hours)

187: BIT-SLICE MICROPROCESSORS, PLA'S AND MICROPROGRAMMING (310 pages/9 hours)

202: MILITARY AND AEROSPACE MICROPROCESSOR SYSTEMS (420 pages/9 hours)

205: MICROPROCESSORS AND LSI IN TELECOMMUNICATIONS APPLICATIONS (400 pages/9 hours)

220: MICROPROCESSORS IN MANUFACTURING AND INDUSTRIAL CONTROL (325 pages/9 hours)

TO ORDER Please Write:
Integrated Computer Systems, Inc.
Self Study Training Dept.
4445 Overland Avenue
Culver City, Calif. 90230

Or Call: (213) 559-9265

THE FINEST UNBIASED MICROCOMPUTER TRAINING

- In your home or office
- At your own pace
- Tested, cost-effective techniques

SELF-STUDY MICROCOMPUTER HARDWARE/SOFTWARE TRAINING COURSE

COURSE 126

This new ICS Hands-On Training System is the first and only HARDWARE/SOFTWARE SELF-STUDY COURSE. The ICS Training System includes a fully-assembled 8080 microcomputer and built-in educational monitor program together with a coordinated 400-page workbook/text. The System is ready to use in your office or home (with its built-in keyboard/display, no expensive teletype or CRT terminal is required). You will learn the details of both programming and interfacing by actually performing scores of exercises on your own microcomputer - at your own pace, in your office or at home.

The Training Computer itself includes: the 8080 microprocessor, 5K CMOS RAM, 1K PROM, three parallel I/O ports, two serial ports, one DMA channel, and the on-board 8-digit display and 25-key keyboard.

The ICS Monitor program is stored in the PROM memory and is specifically designed to be easy to use. It provides many unique functions essential to efficient learning. Furthermore, many monitor routines are available for use in your own programs, including display and keyboard I/O, timing, cassette interfaces, etc.

Using the ICS Training System, you will first learn each 8080 instruction through simple exercises which illustrate its effective use. These exercises, which also teach you basic programming, then progress to more and more advanced techniques. Other exercises specifically teach how to debug your programs quickly and effectively. Furthermore, throughout the course, hardware interface design and implementation projects are coordinated with programming problems. (For example, as your first project you will build a simple interface to an audio-cassette recorder.) Thus, you will learn both hardware and software design techniques and how to make HW/SW tradeoffs by actual hands-on experience.

KEY TOPICS COVERED IN COURSE:

- Introduction to the training system
- Hardware fundamentals
- Software fundamentals
- The 8080 instructions - one by one
- Using the keyboard/display to load and check programs
- Programming - parallel/serial
- Using a programmable I/O device
- Interrupt handling (vector/priority)
- Organizing data in program (PROM) and data (RAM) memory
- Subroutine structures
- Real-time program design
- Interfacing to a programmable I/O terminal
- Using the keyboard/display
- Computer interface design
- Advanced routines (trig, logs, floating point)
- Advanced I/O - block data and DMA use
- Interfacing to a real-time processor
- Annotated work sheets for designing and implementing your own application

Introductory Offer - $450.00 (Valid until May 1977 - $496 thereafter)

INCLUDES: 8080 Training Microcomputer, educational monitor, coordinated 400-page Programmed Learning Workbook with exercises, software, flowcharts, block diagrams and schematics. The only thing you supply yourself is a small power supply: 5V-1A, +12V-0.2A.

These Products Also Available in Europe

Please Contact: Integrated Computer Systems, Inc.
Boulevard Louis Schmidt 84, Bte 6
B-1040 Brussels, Belgium
(02) 756 6003

COMPUTER DESIGN / APRIL 1977
Introducing a lot of little differences.  
By Memorex.

Our new Model 550 Flexible Disc Drive. Different in a lot of little ways. Because with everyone building drives to an industry standard, it's the little things that mean a lot.

Little things like our unique fiberglass reinforced polyester chassis which contributes to the 550's strength, compact size and low weight.

Our new fail-safe door latch: it won't close if the disc is improperly inserted. Or our programmable door latch (optional): it prevents inadvertent media removal.

And our exclusive new disc clamping mechanism—which virtually eliminates the possibility of "nipping" the disc mounting hole.

Little things like our power saver circuit, that cuts power to the stepping motor by 95% when it's not in use, to cut down on heat generation.

Our special chassis design that allows two units to be mounted horizontally side-by-side or four units vertically in a standard rack.

And the fact that our 550 will record IBM compatible format, or double density, with no change to the unit; and with a remarkable 9,000 hour MTBF.

See your Memorex Representative—locations in principal cities worldwide—or contact our OEM Division, San Tomas at Central Expressway, Santa Clara, CA 95052. Phone (408) 987-2928.

Memorex 550. The big difference is a lot of little differences.
Most microcomputers manipulate information eight bits at a time. For example, the 8080A chip can move eight bits from internal register to internal register, from internal register to memory, and between the accumulator and an external I/O device. It can also perform arithmetic and logical operations, the former including add, subtract, and compare, and the latter including AND, OR, exclusive-OR, and complement. This month's column will cover logical operations.

Basic rules governing 1-bit logic operations are truth tables. A truth table can be defined as a tabulation that shows the relation of all output logic levels of a digital circuit to all possible combinations of input logic levels in such a way as to characterize the circuit functions completely. * Truth tables for the AND, OR, exclusive-OR, and complement operations are:

<table>
<thead>
<tr>
<th>AND</th>
<th>OR</th>
<th>Exclusive-or</th>
<th>Complement</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>A</td>
<td>Q</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

These are 1-bit truth tables because the data words A and B each contain only a single bit.

It is useful to employ Boolean symbols when discussing logic instructions. Such symbols originate from the subject of Boolean algebra, which is the mathematics of logic systems. Alphabetic symbols such as A, B, C, ... Q represent logical variables, and 1 and 0 represent logic states. Originated in England by George Boole in 1847, this particular form of mathematics did not become widely used until 1938, when Claude Shannon adapted it to analyze multicontact networks for telephone networks.

Basic Boolean symbols are used in Boolean algebra computations, and thus all digital logic. These symbols include:

- + which means logical addition and is given the name OR
- * which means logical multiplication and is given the name AND
- @ which is given the name exclusive-or or XOR
- A which means negation and is given the name NOT

The negation symbol is a solid bar over a logical variable such as A, B, ... Q. Thus, the Boolean statement for a 2-input AND gate is Q = A * B, or simply Q = AB, where the equality symbol ( =) means that variables or groups of variables on either side of the = symbol are the same, ie, both are in the same logical state. It is useful to summarize the symbol operations for the three gates under consideration:

<table>
<thead>
<tr>
<th>AND</th>
<th>OR</th>
<th>Exclusive-or</th>
<th>Complement</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 • 0 = 0</td>
<td>0 + 0 = 0</td>
<td>0 @ 0 = 0</td>
<td>0 = 1</td>
</tr>
<tr>
<td>0 • 1 = 0</td>
<td>0 + 1 = 1</td>
<td>0 @ 1 = 1</td>
<td>1 = 0</td>
</tr>
<tr>
<td>1 • 0 = 0</td>
<td>1 + 0 = 1</td>
<td>1 @ 0 = 1</td>
<td>1 = 0</td>
</tr>
<tr>
<td>1 • 1 = 1</td>
<td>1 + 1 = 1</td>
<td>1 @ 1 = 0</td>
<td>1 = 0</td>
</tr>
</tbody>
</table>

Multibit logic operations are treated as many 1-bit logic operations. No new principles of logic are involved. Corresponding bits of one binary word logically operate on corresponding bits of the second binary word to produce an overall multibit logic result. Length of binary words can be any number of bits: two, eight, 32, etc. Since the 8080A microprocessor performs multibit logic operations on 8-bit words, all of our examples will involve full bytes.

Consider the 8-bit logic variable A. Individual bits in this variable can be labeled as A7, A6, A5, A4, A3, A2, A1, and A0, with A0 being the least significant bit (LSB), the 27 bit, and A7 being the most significant bit (MSB), the 20 bit. Also consider the 8-bit logic variable B, with individual bits labeled B7, B6, B5, B4, B3, B2, B1, and B0. The logic operation, A • B = Q, involves the following eight 1-bit logic operations:

- A0 • B0 = Q0
- A1 • B1 = Q1
- A2 • B2 = Q2
- A3 • B3 = Q3
- A4 • B4 = Q4
- A5 • B5 = Q5
- A6 • B6 = Q6
- A7 • B7 = Q7

The result of the logic operation is the logic variable Q, which has an LSB of Q0 and an MSB of Q7. In other words, multibit logic operations are performed bit by bit via a series of 1-bit logic operations. It is easier to perform multibit logic operations if the multibit binary words are...
Listing of Logic Information for System of Eight Devices

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Device</th>
<th>Logic State Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 0</td>
<td>Pressure sensor</td>
<td>1 = pressure above setpoint</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = pressure at or below setpoint</td>
</tr>
<tr>
<td>Bit 1</td>
<td>Temperature sensor</td>
<td>1 = temperature above setpoint</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = temperature at or below setpoint</td>
</tr>
<tr>
<td>Bit 2</td>
<td>Velocity sensor</td>
<td>1 = velocity above setpoint</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = velocity at or below setpoint</td>
</tr>
<tr>
<td>Bit 3</td>
<td>Flow rate sensor</td>
<td>1 = flow rate above setpoint</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = flow rate at or below setpoint</td>
</tr>
<tr>
<td>Bit 4</td>
<td>Concentration sensor</td>
<td>1 = concentration above setpoint</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = concentration at or below setpoint</td>
</tr>
<tr>
<td>Bit 5</td>
<td>Valve A</td>
<td>1 = valve A open</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = valve A closed</td>
</tr>
<tr>
<td>Bit 6</td>
<td>Valve B</td>
<td>1 = valve B open</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = valve B closed</td>
</tr>
<tr>
<td>Bit 7</td>
<td>Power</td>
<td>1 = power on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = power off</td>
</tr>
</tbody>
</table>

placed one under the other. Thus, if \( A = 11011111_2 \) and \( B = 00100011_2 \), \( A \cdot B \) is

\[
11011111_2 \\
\cdot 00100011_2 \\
\hline
00000011_2
\]

or \( Q = 00000011_2 \). We have performed a logical AND, and have used the relationships \( 0 \cdot 1 = 0 \) and \( 1 \cdot 1 = 1 \) in deriving the final result.

One of the more important uses for multibit logic operations is in situations in which the on/off state of external devices must be monitored. Consider the system of eight devices listed in the panel. The group of eight bits can be called the status byte for our system of eight devices. At any instant, the status byte will have a specific value. For example, status byte \( 11100010_2 \) signifies that pressure is at or below the setpoint, temperature is above the setpoint, velocity is at or below the setpoint, etc.

The importance of logical instructions in a digital computer is that they permit the user to determine the following characteristics about the external devices previously listed.

- Which devices are on, open, or above the setpoint?
- Which devices are off, closed, or at or below the setpoint?
- Since the last time we checked, which devices have gone from on to off, open to closed, or above the setpoint to at or below the setpoint?

Since the last time we checked, which devices have gone from off to on, closed to open, or at or below the setpoint to above the setpoint?

In other words, by using logical instructions it is possible to determine not only the current state of the external devices, but also what changes have occurred since the last time that the devices were interrogated. Since it is not clear how this is done logically, we will discuss a specific example based upon the eight devices described above.

Assume that we have just interrogated all eight devices and have found the current status byte to be \( 11101010_2 \), where the LSB, bit 0, is on the far right. One second ago, the status byte was \( 11101001_2 \). We wish to know what the current state of each device is, which devices have changed state during the last second, and in which direction. Steps used to answer such questions are as follow.

Step 1 Examine the current status byte (CSB). Determine the status of each external device from the logic state of its status bit.

The CSB is \( 11101010_2 \). From this value, we conclude that pressure, velocity, and concentration sensors are all at or below their respective setpoints; temperature and flow rate sensors are above their respective setpoints; and valve A, valve B, and power are all on.
Quality, Convenience, Capability And Price Make HP's Low-Cost DMM's The Right Decision.

$225*—The HP 3476A—3½ Digits—Autoranging, automatic polarity and automatic zero. $225* for the "A" version with AC line operation or $275* for the portable "B" version with batteries and recharging circuit.

$375*—The HP 970A—3½ Digits—Handheld, autoranging, automatic polarity and zero. Readout can be inverted with a flick of your thumb for easy reading in any position.

$400*—The HP 3435A—3½ Digits—Autoranging or manual operation and wide-range operation, plus built-in batteries and recharging circuits. Option 001 gives you line operation only for $335*.

$500*—The HP 3465B—4½ Digits—µV sensitivity gives you performance you'd normally expect from 5½-digit's. Fully portable with Nickel-Cadmium batteries and recharging circuit. Dry-cell operation and rack-mount are available in the 3465A for as low as $425*.

Confidence in low-cost DMM's comes from knowing you've made the right decision. HP's quality and service let you rest assured. Contact your local HP field sales engineer or write today for more information. *Domestic U.S.A. price only.

HP DMM's... the right decision.

The logical operation to be performed is

\[ \text{PSB} \oplus \text{CSB} = Q1 \]

where \( \text{PSB} = 11101001 \), \( \text{CSB} = 11101010 \), and \( Q1 \) is the result of the exclusive-OR operation. We obtain,

\[ \begin{align*}
Q1 &= 00000011 \\
\text{PSB} &= 11101001 \\
\text{CSB} &= 11101010 \\
\text{Q1} &= 00000011
\end{align*} \]

and \( Q1 = 00000011 \). We conclude that only the pressure and temperature sensors have changed state.

Step 3 Perform an AND operation between \( Q1 \) and the PSB. A logic 1 in the result indicates a device that has changed state from logic 1 to logic 0.

The logical operation that we wish to perform is,

\[ \text{PSB} \cdot Q1 = Q2 \]

where \( \text{PSB} = 11101001 \), \( Q1 = 00000011 \), and \( Q2 \) is the result of the AND operation. We obtain,

\[ \begin{align*}
Q1 &= 00000011 \\
\text{PSB} &= 11101001 \\
Q1 &= 00000011
\end{align*} \]

and thus can conclude that the pressure sensor has changed from being above the setpoint to now being at or below the setpoint (logic 1 to logic 0 transition).

Step 4 Negate (or complement) \( Q2 \), then AND this complemented result with \( Q1 \). A logic 1 in the result indicates a device that has changed state from logic 0 to logic 1.

The logical operation that we now perform is,

\[ Q2 \cdot Q1 = Q3 \]

Since \( Q2 \) is 00000001, the complemented value of \( Q2 \) must be 11111110. The result of the AND operation is obtained as follows,

\[ \begin{align*}
Q2 &= 11111110 \\
Q1 &= 00000011 \\
Q3 &= 00000010
\end{align*} \]

The result, \( Q3 = 00000010 \), permits us to conclude that the temperature sensor has changed from at or below the setpoint to above the setpoint (logic 0 to logic 1 transition).

The reason for performing such a series of logical operations is to determine what type of corrective actions must be applied to the system if it is not operating properly. If the temperature is below its setpoint, we may have to turn on a heater. If the concentration of a reactant is too high, we may have to turn valve B off and temporarily halt the flow of reactant into the system. If the pressure is above the setpoint, we may have an emergency condition and must shut the power off to the entire system. With a properly interfaced microcomputer, all such decisions can be easily and quickly made under software control and the necessary corrective actions initiated. However, it must be realized that mechanical and electromechanical devices typically have response times that are much longer than the decision times for a microcomputer. These response times must be taken into account in software "design," and are important considerations in the field of digital controls. A discussion of response times is beyond the current scope of this column.

This article is based, with permission, on a column appearing in American Laboratory magazine.
Okidata introduces the best buy in disc drives

74 MB at $3,220*

Compare Okidata's standard, no-additional-cost features against your disc drive's.

Okidata 3300 Disc Drive

Moving-head and head-per-track storage in the same drive utilizing "overlap seek" capability

74 MB of moving-head storage for $3,220* with internal interface; capacities range from 12.4 to 74.4 MB

5.94 MB of head-per-track storage 10.1 ms access time; capacities from 2.97 to 5.94 MB

Simple rotary positioner, 38 ms average access time with two heads per disc surface; motor is field replaceable

Compact size, 7" high module mounts in 19" rack, weighs 65 lbs

Clean air package, air is recirculated every second through filter, eliminating 99.97% of particles larger than 0.3 micron diameter

High Reliability, fixed media, Winchester head and disc technology

No hidden extras; complete with power supply and slides, as well as data separation (NRZ data interface), direct track addressing, early/late data strobe, track offset, sector and index look-ahead, and direct track addressing

With optional CDC 9760 Storage Module, price in quantity 100 is $3,405

Best buy in disc drives

Okidata 3300 disc drives offer 7.33 data transfer rate, 18,560 bytes per track, up to 12 moving heads, and 339 addressable cylinders. And available now.

*In OEM quantities.

From Okidata. Working for the OEM...and the end user.

SEE OKIDATA 3300 DISC DRIVES, and the Okidata family of printers—132-col. matrix printer, 110 cps impact printer, and document/passbook printer

OKIDATA

Okidata Corporation
111 Gaither Drive
Mt. Laurel, NJ 08054
Tel: 609/235/2600
TWX: 710/897/0792

CIRCLE 62 ON INQUIRY CARD
Microprocessor System Design Center Functions as General-Purpose Development and Integration Tool

Designed for use with several types of microprocessors, the 8001 and 8002 microprocessor development systems are general-purpose tools for supporting hardware emulation and debugging, and for facilitating development of control software. Tektronix, Inc, PO Box 500, Beaverton, OR 97077 has manufactured the units to fully support system development using the 8080 and 6800 microprocessors. Support for additional devices will follow, as will support of new microprocessors as they are developed. The user is therefore free to make use of the microprocessor best suited to his system requirements.

The 8002 serves as an active tool for developing control software for microprocessor-based systems and for quickly integrating software with the hardware prototype. Control programs are entered into the 8002's disk memory via a terminal; this includes interactive editing of the program. Source code is assembled into object code for the particular microprocessor, and the assembled program is run under debug control on a slave CPU which emulates the chosen microprocessor. Errors discovered during the debugging process can then be easily corrected. The program in both source and object codes is stored on a floppy disc.

In-circuit emulation of the microprocessor and control memory occurs via an in-circuit emulation cable between the 8002 and the microprocessor socket on the prototype hardware. This aids software/hardware integration and checking of each section (I/O, memory, microprocessor) of the prototype. Any errors in the I/O portion of the program are corrected in source code and those routines are reassembled. The satisfactory program is programmed into p/ROMs which are inserted into the prototype. Once the memory portion of the prototype is checked, the emulation cable is disconnected, the microprocessor chip is plugged in, and the prototype is run as a separate unit.

Optional built-in p/ROM programming capability is available to save time by eliminating the need of transferring the program to another piece of equipment. Both 1702 and 2704/2708 p/ROMs can be programmed.

The development system itself is a complete microcomputer. Basic elements include a main chassis housing CPU, 16k dynamic RAM master memory, 16k dynamic RAM common memory (expandable to 64k), control, and interface cards; 2-spindle floppy disc drive with 10-ms access time per track; and interactive terminal (either the company's CT-8100 video terminal or the user's RS-232-C compatible terminal). In addition, TTY terminal, paper tape reader/punch, modem, and line printers can be added as needed.

Master/slave architecture supplies flexibility to accommodate several microprocessor types. A master CPU controls previously mentioned operations through a disc operating system (TEKOS). Up to three slave CPU cards can be plugged in at one time for emulating different microprocessor types, thus eliminating hardware reconfiguration when switching from one development project to another. Slave CPU cards can be swapped to accommodate additional microprocessor types. A separate CPU (also slaved to the master), used for program assembly, has an optimized design to shorten assembly time.

Software also is optimized. A table-driven relocatable macro assembler has two main features. A high degree of assembler commonality among microprocessor types is obtained; and when changes are made to the source code program, only affected routines have to be reassembled into object code, thereby saving time.

The 8001 system offers the same in-circuit emulation features as the 8002, without capabilities for source code entry and assembly of source to object code. This approach is valuable to established users who have facilities for program entry and assembly or to potential users who wish to minimize costs by renting time on a timesharing system. A ROM operating system replaces the disc. Common memory module is 16k dynamic RAM, expandable to 64k. Provision is made for entering object-coded programs directly into the emulator CPU's memory. With the addition of a master memory card, assembly CPU card, disc drive, and disc operating software, the 8001 can be upgraded at any time to an 8002.

Options available for both units include 8080, M6800, or Z80 slave CPU boards and slave CPU in-circuit emulation cables, which contain buffers and line drivers to isolate the slave CPU from the user's prototype hardware; 1702 or 2704/2708 EPROM programmer board with necessary logic and power supplies for programming; and 16k dynamic RAM expansion. Also available are a hardware trace board containing the P6451 logic probe and supporting hardware to provide real-time logic state display on the system peripherals selected by the operator, and maintenance front panel providing entry and display of addresses and data, as well as access to some internal bus controls.

Circle 170 on Inquiry Card

---

Containing a master memory card, CPU card, disc drive, and disc operating software, Tektronix 8002 is a complete software development aid which also integrates software with the hardware prototype. Both the 8002 and 8001—the in-circuit emulation portion of the system only—currently are designed for use with the 8080 and 6800 microprocessors.
Analog input...analog output.
Now they're both just this simple.

Meet the 16-channel MP20 and MP21 Analog Input Systems. They join our previously introduced MP10 and MP11 Analog Output Systems to give you a complete analog interface solution for your microprocessor based designs.

Now, instead of designing a complete data acquisition system, you simply plug in one of these units as if it were memory. That means big savings in design costs, and faster product introduction too.

For 8080A and SC/MP and Z80 type microprocessors, you need our new MP20. And for 6800, 650X and F-8 types, our MP21. Both of these bus-compatible Analog Input Microperipherals are self contained, requiring no external components.

Since these systems are treated as memory by your CPU, software implementation is simple too. Just assign one 8-bit memory location per channel, and use any memory reference instruction to access data. For example, one LDA instruction will acquire a channel of information when used with the 8080A. Alternatively, the units can be interfaced as an I/O port or on an interrupt basis.

Both the MP20 and MP21 have resistor programmable input ranges of ±10mV to ±5V full scale allowing you to handle low-level signals directly. They provide 8-bit resolution and throughput accuracy better than ±0.4% of full scale on the ±5V range.

With a price of just $140 (100's), it just doesn't make sense to design your own analog input solution. For complete details, write or call Burr-Brown, International Airport Industrial Park, Tucson, Arizona 85734. Phone (602) 294-1431.

CIRCLE 63 ON INQUIRY CARD
BURR-BROWN

Leaders in microcomputer I/O.
Our first DEC compatible memories for 1977!

**LSI-11 Memory**
16K words in a single quad slot (2 option slots)
Totally LSI-11 hardware and software compatible.
Selectable, on-board refresh modes:
1. Distributive refresh mode.
   (Monolithic Systems method)
2. Burst refresh mode.
   (DEC method)
One year warranty on parts and labor.
$1,195 single quantity. OEM discounts available.
Delivery from stock.

**PDP-8 Memory**
Requires 75% less power than equivalent core memories (8K words requires only 0.6A at +5 volts DC).
Nonvolatile, 8K words fits in a single OMNIBUS® slot.
Totally PDP-8 A, E, F or M hardware and software compatible.
One year warranty on parts and labor.
$995 single quantity. OEM discounts available.
Delivery from stock.

**PDP-11/04/34 Memory**
Up to 64K words, with or without parity, in a hex wide “SPC” slot.
Totally PDP-11/04/34 hardware and software compatible.
Expandable in 4K increments to 16K words, and in 16K increments to 64K words.
One year warranty on parts and labor.
$1495 (16K words) single quantity. OEM discounts available.
Delivery from stock.
Monolithic Systems is the innovator in DEC compatible memories. From our first PDP-11 memory in 1973, our line has grown to provide memories for PDP-8's, 11's and the LSI-11. Add-in's and add-on's.

In 1977, we will continue to be first with DEC compatible memories, taking advantage of the latest memory technology. And first in reliability, value and delivery.

The next first is yours. When you call us for DEC compatible memories.

**DEC compatible memories... from the first.**

Monolithic Systems corp
14 Inverness Drive East
Englewood, CO 80110
303/770-7400

DEC, LSI-11, PDP-8 & PDP-11 are registered trademarks of Digital Equipment Corp.

©1977, Monolithic Systems Corp.
Portable Microcomputers Contain Compiler and File Management System

A line of table-top 8080-based microcomputer systems, the Z/100 series, called "the personal FORTRAN machine," is comprised of three low cost models. Built around an 8080 CPU, all include 3k of p'ROM, a minimum of 33k bytes of RAM, expandable to 64k; and an IBM-compatible dual diskette drive, offering 512k bytes of online storage. A second dual drive can be mounted for a total 1M bytes of storage. Drives feature voice coil positioning and motorized loading and unloading of diskettes.

Announced by Realistic Controls Corp, 3530 Warrensville Center Rd, Cleveland, OH 44122, the complete systems contain a monitor; file management system; and FORT/80, an 8080 resident FORTRAN IV compiler (see Computer Design, Nov 1976, p 148). Z/110-1 is a timesharing replacement system, priced at $7995. It includes 36k bytes of RAM, dual diskette drive, and two EIA RS-232-C serial communications channels. One channel can be ordered with a 20-mA current loop interface.

The -2 includes 34k bytes of RAM, dual drive, 60-char/s bidirectional line printer (80-column friction feed standard, 132-column tractor feed optional), and keyboard. It costs $8995. Top-of-the-line -3, priced at $9795, includes 33k bytes of RAM, dual drive, keyboard/1920-char CRT display, and RS-232-C serial communication channel. An optional 300-line/min printer (either 80-column friction feed or 132-column tractor feed) is supported by this configuration.

Circle 171 on Inquiry Card

Complete Plug-In Floppy Disc Unit Boosts Personal Computing

Believed to be the first floppy disc system for 5½" diskettes, the model FD 2411 Microfloppy™ includes flexible disc drive, power supply, cabinet, controller/interface card, power cord, fuse, and all cables. Pertec Computer Corp’s ICOM Div, 6741 Variel Ave, Canoga Park, CA 91301 incorporates its FDOS-M software on diskette into the factory assembled and tested unit.

The system is 100% plug-compatible with the Altair 8800, Poly 88, IMSAI 8080, and other microcomputers which use the Altair bus format. A controller/interface card, using advanced MOS LSI and low power Schottky technology, contains all necessary electronics to interface the disc to the microcomputer. The card incorporates an LSI controller chip; it also features onboard ROM and RAM. Phase-locked loop techniques are used to improve accuracy and performance.

FDOS-M software includes a macro assembler, string-oriented text editor, and diskette initializer. A single diskette stores up to 175 named files or programs (with files as small as 128 bytes or as large as the entire diskette capacity). The company's 8k disc basic-M software is compatible with FDOS-M, assembler, and editor, and is supplied on the same diskette.

Using the Shugart Minifloppy™ disc drive (see Computer Design, Sept 1976, p 134), the unit has an average access time of <0.5 s; transfer rate is 125k bits/s. The diskette has sectors containing 128 bytes and features "write protect." In formatted mode, a total of 70k bytes are available on a single diskette.

Circle 172 on Inquiry Card

Combination of Two Technologies in µProcessor Saves Power

As powerful as the CPU of a small computer, the MAC-8 is claimed to be the first microprocessor able to execute several hundred different electronic logic, or "thinking," functions while using 0.1 W of power.

The device contains over 7k transistors fabricated on a single chip of silicon.

Using a combination of IC technologies known as CMOS and Pseudo n-MOS, Bell Telephone Laboratories, Research and Development Unit of the Bell System, Mountain Ave, Murray Hill, NJ 07974 designed the microprocessor to perform combinations of over 400 electronic instructions at a rate exceeding 100k per second, while using very little power.

Portions of the unit's circuitry use CMOS technology, which has inherently low power requirements. Other portions use Pseudo n-MOS, which minimizes the size of the silicon chip by allowing designers to pack circuit elements closer together. Power is conserved by switching the Pseudo n-MOS portions "on" only when their functions are needed. Combination of the two technologies allowed an extremely large number of circuit functions to be packed on a given chip area.

Memory capability is provided via a separate chip or chips designed to store instructions and hold intermediate results of computation. This "off-chip" memory provides potential for increased memory capacity and processing capability without additional circuit design.

Developed by Bell Labs engineers, an "address arithmetic unit" (AAU) on the processor chip, expedites communication between memory and the processor. The AAU is an electronic circuit that locates instructions and data in the off-chip memory while the processor simultaneously performs other tasks. Typical instructions are made up of eight bits, or basic units of "on-off" electronic information.

Processing functions are controlled by an extensive series of programs prepared by the company's system designers. As a result, off-chip memory units can be customized to enable the microprocessor to perform varied functions.

Singularly low power requirements and large instruction set make the device useful in telecommunications equipment and systems that are difficult to power or so compact that heat is a problem. It will form an integral part of Bell System equipment such as private branch exchanges and electronic switching systems.

Circle 173 on Inquiry Card

In-Memory Operating System Develops Microcomputer Programs

An exclusive software system, Quickrun is being offered by Microkit, Inc, 2180 Colorado Ave, Santa Monica, CA 90404 for their -8/16 universal microcomputer development system (see Computer Design, Sept 1975, p 114). As a memory resident microcomputer development concept for 8080 or 6800 microcomputers, the system runs in 32k bytes of memory.
We're offering Interdata CPUs... peripherals... and software on 60-90 day delivery, because fast delivery is important to you and your own customers. It makes sense, the more they buy from you, the more you'll buy from us. We know who butters our bread ...OEMs.

Check our fast delivery with the Interdata family of low-cost production hardware and software in configurations that exactly suit your needs. Like the new 5/16, and field proven 6/16 and 8/16. With plug-in options that can be field installed, and a raft of software to help you from development into production.

For high powered applications, take advantage of our 32-bit 7/32 and 8/32 thoroughbreds, addressing 1 MB of memory and offering performance you'll only find on large scale, more costly computers. Ask us about our OEM policy; with unbundled hardware and software pricing, and market protection via our comprehensive family of upward compatible minis.

Let's talk about your 1977 specs for OEMs.
which provides space for a 1000 statement source program, 4k-byte object area, and all system software. It consists of a monitor/debugger, editor, and assembler which are all co-resident in memory along with source and object code workspaces.

Program development is facilitated since changes are made directly in the source program; the user instantaneously switches from editing to assembling to debugging. Once software and source program are loaded, all subsequent processing is performed in memory, and virtually all I/O is eliminated.

Use of the microcomputer system’s 8k RAM modules with write protection registers allows each 1k page of memory to be individually protected and unprotected under program control. Nonvolatile storage of debugged programs (source and object) is also provided by the microcomputer’s cassette tape units.

Specific features of the software system include ultra high speed assembly and edit capability; user allocation of memory space as desired between source code, object code, and symbol table; symbolic debugging of object programs; and hardware memory protect which makes the system (source program) crash proof. Powerful screen-based interactive software—editor and monitor/debugger—is designed around a 20k-char/s CRT display. This allows the entire screen to be rewritten in 50 ms.

An in-circuit Microemulator option is also available. It provides in-circuit emulation, hardware breakpoints, single-step execution, trace execution, and 2708/2704 EPROM programming in addition to the software system’s development tools.

Expanded Single-Chip Family Replaces Custom Devices at Lower Cost

Six single-chip microcomputers have been added to the PPS-4/1 family which can be used to replace custom LSI TTL devices at lower cost to be the basic control system, and which also can be used as programmable peripheral controllers. Joining the MM77 microcomputer, which has 1344 x 8 ROM, 96 x 4 RAM, and uses a powerful 50-instruction set which allows more functions to be programmed in fewer ROM words, are the MM76 and MM78, both available immediately.

The -76 has a 640 x 8 ROM and 48 x 4 RAM, and contains slightly expanded instructions for special purposes; the -78, with a 2048 x 8 ROM and 128 x 4 RAM, also uses the 50-instruction set. All three have 31 I/O ports, many of which may be programmed for either input or output service. I/O options and two interrupt request input lines are the same as those of the original PPS-4/1 device.

Three other chips that Rockwell International, Microelectronic Device Div, 3310 Miraloma Ave, PO Box 3669, Anaheim, CA 92803 plans to produce as a part of the MM76 series are the -76C, -76D, and -76E. Each of these is identical to the -76, with certain additions.

Scheduled for the second quarter of 1977, the -76C contains a high speed counter (either one 16-bit or two 8-bit presetable up/down counters) with eight control lines. The -76D, with 12-bit ADC and six extra I/O lines added, will be available...
Megastore goes where a disk drive used to go.

More to the point, Megastore keeps going long after a disk drive quits. Without motors, bearings, heads or platters, there's nothing to wear out, burn out or crash. No moving parts.

Megastore is the astonishing new fixed-head disk memory replacement from Ampex that uses reliable cores instead of rotating media. In the long run it saves a lot of money.

Megastore provides increased throughput, increased system availability, increased system uptime and reduced maintenance costs. A vastly better return on investment.

Unplug your disk and plug in Megastore. You'll get a half-million to four million bytes of capacity (in half-megabyte increments) that your existing software can't tell from the disk it was designed for. The only difference you'll see is a major improvement in through-

put, because Megastore has a data access time that's anywhere from 1000 to 3000 times faster than the disk it replaces.

Megastore. Ready now as a software-transparent replacement for Novadisk (Megastore 1223) and DEC's RJS03/RJS04 Disk (Megastore 11). Also available as Megastore 4666 for users who wish to provide their own controller. Other versions on the way. Contact Ampex Memory Products Division, 200 North Nash Street, El Segundo, California 90245. Phone (213) 640-0150. Ask for Megastore. The disk that doesn't spin.

AMPEX

Novadisk is a trademark of Data General Corp.
during the third quarter of 1977. Containing an expanded ROM capability of 1024 x 8, the -76E is available 16 weeks ARO.

An economy single-chip computer, designated the MM75, is also planned for the second quarter. It has the same ROM and RAM capacity as the -76, but has only 22 I/O lines. It is packaged in a 28-pin DIP, while the other units come in 42- or 52-pin quad in-line packages.

All seven chips are compatible with other LSI devices and use the same system development aids. Shared features include provision of clocked, simultaneous serial I/O capabilities; and cascading of PPS-4/1 microcomputers. Other features are the same as those for the original PPS-4/1 member (see Computer Design, June 1976, pp 120, 122).

PPS-4/1 instruction sets are similar to those of the multichip PPS-4/2 and -4 systems. This permits upward and downward expansion of designs while using the most cost-effective microcomputer.

To facilitate production testing of programmed microcomputers, an on-chip design scheme enables complete testing of all functions, including user's ROM patterns. An "assembler" system development tool is also available for converting assembler to machine language, and for editing. Circle 177 on Inquiry Card

Floppy Disc System for 8080 Microcomputer Is Ready to Use

The FDS-2 floppy disc system designed for S-100 based 8080 microcomputers contains all hardware and software necessary for immediate use. Fully tested system comes with a customized diskette to meet the end user's specifications for I/O ports (if nonstandard) and machine.

Rugged IBM-compatible drives and controller of the iCOM Frugal Floppy™ which has an executive system, text editor, and assembler are combined synergically with the company's "executive handler" to form the system announced by Synetic Designs Co, PO Box 2627, Pomona, CA 91766. The executive handler provides for all I/O vector assignments, I/O device handlers, user's CPU initialization, and program relocation requirements, all of which are done transparent to the operating system. A source copy of the handler allows the sophisticated user to build a more complex disc operating environment.

Diskettes can store up to 256k bytes of any number of files of any length containing program source, program object, or user generated data. One to four drives can be operated from the same controller for total online storage capacity of over 1M bytes. Motor shuts down on load and unload to protect the diskette, and disc head and pressure pad are retracted when not performing a read or write operation in order to increase media life.

Data format is IBM 3540 and 3740 compatible allowing future system expansion or multiprocessor correspondence. Aluminum cabinet, measuring 8.75 x 17 x 20" (22.23 x 43.18 x 50.8 cm), includes power supplies, RFI filter, fan, and all cables and connectors needed to support the floppy system which includes two disc drives, interface board and cable, and controller boards with cables.

Circle 178 on Inquiry Card

Z80-Based Single-Board Computer Offers 16k Bytes of RAM

A standalone microcomputer designed around the Z80 microprocessor family, the Software Development Board (SDB-80) is claimed by Mostek Corp, 1215 W Crosby Rd, Carrollton, TX 75006 to contain more onboard firmware and RAM than any other single-board microcomputer. Offering the features of the Z80, the board uses the company's 16k dynamic RAM technology.

The board is available without firmware for OEM applications. For software development, it may be purchased with a complete package of system firmware in five 2k x 8 ROMs located on the board. This 10k-byte package enables the user to generate, edit, assemble, execute, and debug Z80 programs. RAM is therefore available for user's programs.

The development package also includes interface cables for EIA/RS-232 terminals and model 33 teletypewriters, documentation, and 4k or 16k bytes of RAM. System expansion is possible with optional add-on circuit boards. RAM-80 provides 16k bytes of additional RAM; AIM-80 (application interface module) adds in-circuit emulation; MKS-80 permits Intel MDS systems to be interfaced with the SDB-80 on a port-to-port basis; and FLP-80, which includes software drivers, interfaces the SDB-80 to a dual floppy disc drive.

Single unit quantity price of the OEM configuration with 16k bytes of RAM is $995. Total package is priced at $1195 with 4k bytes of RAM, or $1395 with 16k bytes of RAM.

Circle 179 on Inquiry Card

Relocatable Software For Z80 µProcessor Is Powerful and Versatile

Inherent power of the Z80 microprocessor has been combined with outstanding design by Technical Design Labs, Inc, Research Park, Bldg H, 1101 State Rd, Princeton, NJ 08540 to create what is claimed to be the most powerful and versatile software developed for a microprocessor. Features of the Zapple™ line of software are that it is relocatable (ie, it may be loaded and run at any memory location), and all software (except for the macro assembler) may be placed in ROM and operated from ROM without first moving it into RAM.

Hardware independence is achieved because all I/O drivers for all of the software are contained only in the monitor program. Thus, once the monitor is configured for a certain hardware I/O configuration, all software is immediately compatible with that system.

Five software packages currently available are the monitor, text editor, relocating macro assembler, BASIC, and SCRIPT. Monitor occupies 2k of RAM and offers 27 instructions including full program debug capability, I/O handling, and modular...
Could you simplify system design with 128K bytes, ECC, timing and control all on a single memory card? Intel has.

Introducing Intel's versatile new MOS-RAM memory card, mu-3000. It gives you your choice of 16K, 32K or 64K by 16 to 22 bits. That's up to 128K bytes on a single card. Plus the added advantages of on-board error correction coding, system interfaces, timing and control.

Imagine the design economies and efficiencies that makes possible. You can replace up to four conventional single board semiconductor and core memory cards with one mu-3000. And in addition to unprecedented density, Intel's semiconductor technology delivers improved speed and reduced power and cooling requirements.

The mu-3000 is compatibility-engineered to make it easy for you to use as the new best choice for mini and midi mainframe memory, add-on memory systems and specialized memory packages. Or use to upgrade existing single board semiconductor and core memory systems.

When you design with mu-3000, memory capacity starts where competing memory cards leave off. Go from 16,384 words up to 65,536 words. Variable capacity and field expandability are simplified by the complete plug compatibility of Intel's random access memory elements.

ECC provides 10 to 25 times higher data reliability than typical memory systems. Six check bits are added to each word during write operations. Then, during read-out, single bit errors are detected and automatically corrected. And the host processor is notified of any multi-bit errors.

To accomplish longer word lengths and larger system capacity, up to four mu-3000 cards can be combined in a single 5/4" high system chassis. The chassis provides room for Intel's microprogrammable self test card and a custom interface card, too.

Clip the coupon to get detailed data on the mu-3000. Or, if you would like an Intel system specialist to show you how mu-3000 can improve your package, give us a call.

Intel Memory Systems, 1302 N. Mathilda Avenue, Sunnyvale, California 94086. Phone (408) 734-8102.

In Europe call Intel International in Brussels (02) 6603010.

 Intel delivers.

CIRCLE 66 ON INQUIRY CARD
As a low cost solution to analog input and output interfacing requirements for both system development and production units, the 4216 (16-channel input board) and 4102 (2-channel output board) analog I/O systems are electrically and mechanically plug-compatible with Pro-Log 4- or 8-bit microcomputers. Interfacing involves plugging the single-board unit into the card file, wire-wrapping the card file bus connector, and making connection to analog inputs, outputs, and ±15-V supplies.

Systems which are treated as memory or I/O are easy to program. The boards from Burr-Brown, International Airport Industrial Park, Tucson, AZ 85734 can be treated as memory by the CPU, with each channel requiring one 8-bit memory location. The address block occupied by each board is strap selectable; thus they can be located anywhere in memory.

Intended primarily for industrial control or test equipment applications, each input board is a 16-channel differential-input system. Flexibility allows selection of input ranges between ±10 mV and ±10 V. Process current-loop input signals are handled by adding series dropping resistors.

Analog inputs are converted with 8-bit resolution and with throughput accuracy ranging from ±0.5% of full scale reading on the ±10-V range to ±0.7% on the ±10-mV range. Conversion time is 60 μs.

Output boards each contain two channels; they are jumpered at the factory for ±10-V operation (2's complement coding). Boards can be altered to provide 0- to 10-V operation (straight binary coding). Output resolution is 8-bit, with throughput accuracy of ±0.4% of full scale reading.

Paper Tape Reader Loads Programs Into µProcessors

Microleru is a low-cost, hand-driven paper tape loader which uses the Simser asynchronous serial link for an almost direct connection to most serial interface circuits (UART, ACIA, USART, etc.). The Simser IEEE standard, suited to microprocessors, is similar to the 20-mA and EIA/RS-232 standards. Because the clock is transferred with the data, no precise, expensive clock is required at each end of the link. In applications other than those involving this paper tape reader, the clock line is under control of the receiver, providing a possible handshake between receiver and transmitter.

Stoppani Electronic, CH-2105 Travers, Switzerland has developed the small, high-performance device to load programs in small microprocessor applications. Because of simple handling, programs smaller than 1k bytes are read as fast as with any other paper reader. With a 10k-baud transmission rate, the tape can be pulled as fast as the hand can move.

Measuring 70 x 60 x 20 mm, the unit features 4.6- to 5.3-V, 40-mA maximum Vcc, serial data out; and any length connecting wires with a maximum resistance of 4 Ω. Clock frequency is 16 times the data frequency (baud rate) with any phase shift between these two signals. For each character read on the paper tape, a start bit, eight data bits, and at least two stop bits are transferred.
4 years, 17 patents, and 60,000 installations back every Shugart Floppy disk.

No wonder two out of three OEM's specify Shugart floppy disks. They get more exclusive features, more product support, and more responsive delivery schedules. So can you.

A SA800/801 diskette storage drive gives your system more salable features:  □ Single density, or double density for the same price.  □ A patented diskette clamping/registration design that prevents diskette damage from misregistration over 30,000 interchanges.

□ A proprietary ceramic read/write head that extends media life to over 3.5 million passes per track with a head life exceeding 15,000 hours.  □ Extras like patented pop-out diskette retrieval, drive activity indicator light, and die cast cartridge guide and base plate.

If your systems needs more data storage, you can easily convert from single to double density on the same drive. And you have a wide selection of product configurations—standard or compact “skinny” drive options, controller kits, and complete storage sub-systems.

Need less storage capacity? Try our new SA400 minifloppy™ drive. This little half-pint delivers one third the data storage of a standard floppy in a package the size of a cassette tape drive. Same proven Shugart technology.

Shugart gives you more responsive daily support—systems design, technical service, documentation and applications help.


"minifloppy, minidiskette and ministreaker are Shugart trademarks

The leader in low-cost disk storage."
cial and industrial applications where environmental protection is desired. In addition to meeting normal 5-, -5-, and 12-V requirements of the 8080 system, the supply provides 500 mA for other TTL components in the system.

Announced by Calex Manufacturing Co, Inc, 3305 Vincent Rd, Pleasant Hill, CA 94523, the supply has outputs of 5 V at 1.25 A, 12 V at 225 mA, and -5 V at 20 mA. Load regulation is ±0.02% and line regulation is ±0.05%. Output voltages are set to an accuracy of better than 1%, and output noise and ripple of all three outputs is <1 mV rms.

Supplies are protected against short circuits by foldback current limiting. Operating temperature range is 0 to 70°C. Packaged in a 1.56 x 2.5 x 3.5" (3.96 x 6.35 x 8.89 cm) case with gold-plated pins for PC board mounting, the supply has two threaded 4-40 inserts in the cup to secure it to the board.

The difference is operational reliability

- 75 IPS Industry Compatible
- Controllers for Minicomputers
- NRZ-800 BPI/PE-1600 BPI
- FLOATING SHUTTLE™ RESULTS:
  No tension arms/vacuum columns
  No down time/noise
- 300 IPS REWIND
- LOW POWER
- SOFTWARE COMPATIBILITY
- LOW COST

For more information on the Model TDX, call Leon Malmed, Sales Manager

Ruggedized µProcessor Combines 16-Bit Length With IIL Technology

Covering the full -55 to 125°C ambient temperature range, the SBP 9900 16-bit monolithic CPU is believed to be the first produced with bipolar integrated injection logic (IIL) technology. The 64-pin ceramic DIP microprocessor was developed by Texas Instruments, Inc, PO Box 5012, Dallas, TX 75222 to extend the performance capability of their 9900 family into severe operating environments.

Key features include parallel 16-bit word length; multiple 16-word register files residing in memory; seven addressing modes; and separate I/O, memory, and interrupt bus structures. Directly addressing up to 64k bytes (32k words) of memory, the unit has 16 prioritized hardware interrupts; word, byte, and bit data handling; 16 software interrupts (KOPS); and DMA capability.

Parallel I/O is achieved via separate data and address buses; serial I/O is via the communications register unit. The device is software compatible with other 9900 family members, and shares a common body of hardware/software with the 990 minicomputer family.

Speed versus power performance is variable, depending upon user-selection of the supply current. Typical clock frequency range is from dc to 3 MHz. IIL technology provides for fully static operation, a single non-critical dc power supply, and directly TTL-compatible I/O plus static logic implementation which eliminates the need for special clock and interface functions.

Benefits of faster execution times, savings in program coding, increased efficiency in interrupt handling, and reduction in memory bit requirements over 8-bit microprocessors are derived from a 16-bit instruction word and full 16-bit data precision, an advanced memory-to-memory architecture which supports multiple memory register files, and a full minicomputer instruction set which includes multiply and divide.
The concept and design of the Printronix 300 Impact Matrix Line Printer/Plotter offers you several remarkable cost/performance advantages.

Like dramatic savings in service costs from modular construction.

You might expect a precision 300 lpm line printer that produces print quality others can't match, and doubles as a plotter, to be a monster to service.

Actually, when compared to servicing other printers, it's easier and faster. Because of its modular design, the maximum MTTR is 30 minutes. With the exception of the main motor, all functional modules can be quickly removed without removing the shroud, as shown in the photos of the front cover raised and the back cover open. But that's only one reason why maintenance and service costs will be far lower than with other printers.

A Printronix 300 never requires character alignment or hammer flight time adjustment like other printers. Even the hammers and/or coils can be field replaced. And its mechanical simplicity extends MTBF so far that less servicing is required. That's why we've offered a one-year warranty from the beginning. Write for our brochure. You'll see why you'll have less downtime and fewer service calls. In short, a lower cost of ownership.

Printronix Inc., 17421 Derian Ave., Irvine, CA 92714. (714) 549-8272.

PRINTRONIX 300
It's your best buy!
Much of the concentration at the 1977 IEEE International Solid-State Circuits Conference was on various facets of state-of-the-art semiconductor memory. Separate sessions covered MOS, high speed, and programmable read-only memories. Because of the scope involved, only a portion of the details can be reported here.

**MOS Memories**

One paper, for instance, described a static MOS RAM\(^1\) which operates at 5 V, and has a typical access time of 150 ns and read/modify/write (R/M/W) cycle time of 260 ns. Operating power is 80 mW, and standby power is 8 mW.

This 4k device includes memory arrays, column decoders, internal clock circuitry, sense amplifier, and address and data I/O buffers on a 136 x 184 mil (3.45 x 4.67 mm) chip. Small chip size and the extremely low standby power are attributed to use of a new type of static cell in the matrix and dynamic circuit techniques in the clock generators, row and column decoders, and output buffers.

Fig 1 shows the typical timing requirements under nominal operating conditions for a chip having 150-ns access time. Each read, write, or R/M/W operation must be preceded by a minimum precharge time of 75 ns and is initiated by the negative-going edge of CE. The input addresses must remain valid for only 70 ns past the negative edge of CE. In the case of a read cycle (not shown), CE may be returned to a high level as soon as data out becomes valid or may be held low for as long as 100 μs. Data out goes open circuit approximately 25 ns past the positive-going edge of CE. If the cycle is to be R/M/W, CE must be held low until the write operation is also complete. This is accomplished by holding both WE and CE low for at least 35 ns. Input data must be valid within 10 ns after the negative edge of WE and must remain valid 10 ns past the positive edge of either WE or CE, whichever comes first. A write cycle (not shown) is accomplished by bringing WE low no later than 80 ns past the negative-going edge of CE. Data out will then remain open throughout the entire cycle permitting straightforward common I/O memory systems. The timing requirements of CE, WE, and D\(_{in}\) are otherwise the same as in the R/M/W cycle.

Fig 1: Read/modify/write timing diagram for 5-V, 4k static RAM.\(^1\) Values (in nanoseconds) shown are for a 150-ns access time chip under nominal operating conditions.
Here's how Data General's NOVA 3/D system stacks up against the competition.

Systems Software:
Multitasking real-time disc operating system, FORTRAN IV, Extended BASIC, ALGOL, SORT/MERGE, and Utilities.

NOVA 3/D Processor:
Hardware-protected dual partitions, 700-nanosecond arithmetic operations, 48K-word MOS memory with parity, RTC, and APL.

Video Display:
1920-character screen, upper/lower case characters, detached keyboard, numeric keypad, programmable function keys and character highlighting, display rotates on two axis.

Cabinet:
72-inch high, holds all rack mounted components.

DASHER
Terminal Printer:
60/30 cps; 132-columns; typewriter keyboard, upper/lower case.

Diskette Subsystem:
315KB for program/data interchange, diagnostics and software distribution; convenient, industry-standard offline storage.

Cartridge Disc Subsystem:
10 megabytes (5 fixed, 5 removable); 50 ms. average access time, shares controller with diskette.

$37,610
List*

The facts speak for themselves. For $37,610, Data General's new NOVA 3/D gives you more system, software and support than any comparable computer. And we deliver in 60 days.

Any way you look at it, it all stacks up in your favor. For more information and our brochure, call or fill out and return the coupon.

*Quantity and OEM discounts available.

Data General
It's smart business.

Data General, Westboro, MA 01581

Sounds like smart business. Send me more information.

NAME

TITLE

COMPANY

ADDRESS

CITY

STATE

ZIP


CIRCLE 70 ON INQUIRY CARD
storage nodes. There is also a cross-coupled pair of transistors and a pair of address transistors with their gates connected to the poly word line.

In another application, a 5-V, 4k-bit static RAM2 has 45-ns typical access time and 500-mW power dissipation. High performance of this n-channel MOS memory was achieved by combining MOS device scaling with on-chip substrate bias generation. Reducing the physical parameters of the MOS device by a fixed scaling factor enabled circuit density and performance to be increased while active circuit power decreased.

Memory element is a basic 6-transistor cross-coupled flip-flop. Internally, the cell, shown schematically in Fig 3, uses depletion load transistors to obtain full supply voltage while maintaining a typical cell current of 1 µA.

Low diffusion capacitance allows the memory cell to drive the output sense amplifier directly, without the aid of a column sense amplifier. The output sense circuit is a simple differential amplifier with dc feedback to provide for process and temperature compensation.

Powerdown mode is controlled by chip enable. During powerdown (CE high), the memory array is completely deselected and the column and I/O bus is reset to a threshold below supply voltage. By balancing the internal circuitry during powerdown, it is possible to overcome the additional chip enable powerup delay and obtain a powerup access time equal to the address access time. A summary of the device characteristics is given in Table I.

### TABLE 1
Summary of 4k Static RAM Characteristics

<table>
<thead>
<tr>
<th>DC</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>5 V</td>
</tr>
<tr>
<td>Active power dissipation</td>
<td>500 mW</td>
</tr>
<tr>
<td>Standby power dissipation</td>
<td>35 mW</td>
</tr>
<tr>
<td>I/O levels</td>
<td>TTL</td>
</tr>
<tr>
<td>Output sink current (V&lt;sub&gt;e&lt;/sub&gt; = 0.45 V)</td>
<td>25 mA</td>
</tr>
<tr>
<td>Output source current (V&lt;sub&gt;e&lt;/sub&gt; = 2.4 V)</td>
<td>15 mA</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AC</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Address access time</td>
<td>45 ns</td>
</tr>
<tr>
<td>Chip select access time</td>
<td>45 ns</td>
</tr>
<tr>
<td>Powerdown time</td>
<td>30 ns</td>
</tr>
<tr>
<td>Read cycle time</td>
<td>45 ns</td>
</tr>
<tr>
<td>Write cycle time</td>
<td>30 ns</td>
</tr>
<tr>
<td>Write pulse width</td>
<td>7 ns</td>
</tr>
</tbody>
</table>

**High Speed Memory**

A bipolar 4k-word, fully static RAM<sup>3</sup> compares favorably with state-of-the-art MOS static RAM cell size. Chip size is 23,650 sq mils; memory cell size is only 3 sq mils/cell. Parasitic capacitances are reduced,
We’re offering you a chance to evaluate Gould switching power supplies without obligation for two good reasons: (1) you know good design, and (2) only you know what your system needs.

You’ll find that our switchers achieve maximum efficiency in the least space at a minimum cost. As a result, our line offers you a lot of benefits for your system:

• off-the-shelf delivery
• 36,000 hours MTBF
• switching at 33 kHz
• 5 year warranty
• 28 m/sec hold-up time
• 0.1% line/load regulation
• full output at 50°C ambient
• remote sensing and voltage programming
• less than 50 mV peak to peak ripple

But the truth is, you really have to test one of our switching power supplies yourself to appreciate how well our switcher works with your design.

So tell us what you need to fully evaluate our capabilities. Our salesman will deliver the appropriate unit from stock without any obligation to buy.

For information contact Gould Inc., Power Supply Dept., 3631 Perkins Ave., Cleveland, Ohio 44114.

For brochure call toll free at (800) 325-6400 Extension 77
In Missouri: (800) 342-6600

CIRCLE 71 ON INQUIRY CARD
improving memory performance. The cell has an emitter base capacitance of 0.05 pF, collector base capacitance of 0.09 pF, and collector substrate capacitance of 0.255 pF.

Architecture is conventional (Figs 4 and 5). A chip select input is provided for logic flexibility. Read and write operations are controlled by the state of the active low write enable, WE. With WE held low and the chip selected, the data at pin are written into the addressed location. To read, WE is held high and the chip selected. Data in the specified location are presented at the data output.

Word line discharge circuitry provides fast word line switching. Each bit line current sink is shared by 4-bit line pairs to reduce power. Performance of developmental samples manufactured to date shows typical address access of 35 ns, chip select access of 20 ns, minimum write pulse-width of 20 ns, and power of 185 mA (summarized in Table 2).

A 1k ECL RAM described has typical address access time of 7.5 ns; write cycle time of 10 ns and write-enable pulse width of 3.5 ns are considered possible. Memory consists of four blocks, each 256 words x 1 bit, which can be independently selected by four block select terminals. It therefore may be used as either a 256 words x 4-bit or a 1024 words x 1-bit device.

The decoding circuit links a feedback loop from the collector circuit to the base of the multi-emitter transistor in each AND gate to equalize the current distribution to these gates via a single current switch. Current mode operation, through driving of plural AND gates by condensed switching current, results in a very short delay time of 2.5 ns from address input to word driver output, according to computer simulation. Common-base-mode transistor switches connected between bit lines and sense circuits and cross-coupling between truth and complement in each sensing circuit reduce the undesirable effects of stray capacitances, resulting

---

**TABLE 2**

Summary of 4k RAM Power Allocation

<table>
<thead>
<tr>
<th>Component</th>
<th>Power (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory array</td>
<td>64</td>
</tr>
<tr>
<td>Address gates (12 each)</td>
<td>12</td>
</tr>
<tr>
<td>X decode/driver</td>
<td>60</td>
</tr>
<tr>
<td>Y decode/bit line current sink</td>
<td>14</td>
</tr>
<tr>
<td>Output buffers</td>
<td>8</td>
</tr>
<tr>
<td>CE, DI, WE</td>
<td>3</td>
</tr>
<tr>
<td>Others</td>
<td>24</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>185</strong></td>
</tr>
</tbody>
</table>

---

A 4k TTL RAM described has typical address access time of 7.5 ns; write cycle time of 10 ns and write-enable pulse width of 3.5 ns are considered possible. Memory consists of four blocks, each 256 words x 1 bit, which can be independently selected by four block select terminals. It therefore may be used as either a 256 words x 4-bit or a 1024 words x 1-bit device. 

Current mode operation, through driving of plural AND gates by condensed switching current, results in a very short delay time of 2.5 ns from address input to word driver output, according to computer simulation. Common-base-mode transistor switches connected between bit lines and sense circuits and cross-coupling between truth and complement in each sensing circuit reduce the undesirable effects of stray capacitances, resulting
You won't find a better family of printers for the price.
It's that simple.

The New Centronics 700 Series.
Now, the features that make our model 700 the best, lowest-priced serial printer are available in a family of seven models: uncomplicated modular construction; the reliability of fewer moving parts; high parts commonality; and low price. All of which means a lower cost of ownership. The new 700 family covers a full range of serial printer requirements: 80- and 132-column format; 60 to 180 cps speed range; bi-directional and logic-seeking operations; and 110-300 baud KSR and RO teleprinters.
Like all Centronics printers, the 700 family is better because we back them with a wide choice of customizing options and accessories. More than 100 sales and service locations worldwide. Centronics' financial stability, and dependability proven by more than 80,000 printers installed. Simplicity of design, full range capabilities, and better back-up make our 700 series printers simply better.
Centronics Data Computer Corp., Hudson, N.H. 03051,
Tel. (603) 883-0111. Or Centronics Offices in Canada and throughout the world.

CENTRONICS® PRINTERS
Simply Better

CIRCLE 72 ON INQUIRY CARD
in a high sensing speed. A bit line clamping circuit is effective in quick recovery of bit line potential.

**Programmable Read-Only Memories**

For the first time ISSCC devoted an entire session to p/ROMs. No radically new memory concepts were presented, but several proven approaches were expanded.

One word-alterable 4k p-channel ROM can also be used as a block erasable p/ROM. Erase and write times are variable depending on the application and data retentivity required. All address, data, control, and clock lines are TTL compatible with pullup resistors to 5 V. Input address, data, and control lines are latched. Data outputs hold for the duration of the Chip Enable clock and then return to an open circuit condition for operation on a common data bus. Access time is 650 ns.

Four operating modes can be selected: read, write, word erase, and block erase. Circuits are provided to prevent writing or erasing of stored data during power supply application or failure.

A 336-bit MNOS EAROM, designed for 10-yr non-volatile storage of data, is fully decoded and all voltages required for erasing, writing, and reading the MNOS transistors are totally controlled on chip in a manner that eliminates circuit threshold drops. All data input-output pads and all control pads are compatible with 15-V CMOS.

Memory is divided into two block-erasable banks, each containing 8 words by 21 bits. The flag is an additional MNOS nonvolatile flip-flop which selects one memory bank for reading and the other for erasing and writing. Data are entered serially to a shift register, transferred in parallel to a buffer, and then written to memory. The reverse order occurs during reading. In addition to control signals, –15 and –36 Vdc must be supplied to the chip.

Two MNOS transistors/bit are used with differential sensing. Both 2- and 3-level control circuitry are required to operate the chip.

An electrically erasable buried gate memory for moderate speed applications is programmable at a much lower voltage than present p-channel floating gate memories because of the inclusion of an internal voltage multiplication technique which creates over 35 V at the selected bit for writing, but requires only a 25-V input voltage. This results in only 750-mW/chip power dissipation when programming at 1 ms/bit.

Erase time is typically 5 s at 60 V. The memory cell consists of a selection transistor, a bootstrap MOS varactor, and the memory transistor containing the buried gate.

A high performance 8k-bit erasable p/ROM has been developed to meet requirements of second-generation microprocessors. Design goals of density and speed have been achieved through the development of an n-channel stacked-gate cell combined with novel peripheral circuits. Small cell size (1 mil²) and fast memory access (450 ns max) extend EPROM performance beyond the levels established by the well-known p-channel approach.

The memory is organized 1024 x 8 bits and is fully decoded; all address and data lines are TTL compatible. Chip size is 134 x 189 mils. Within the memory array, the common-drain column lines perform the y-select function, and the top-gate lines act as x-select. Programming is accomplished by raising the selected column and the selected gate lines to a voltage of approximately 25 V. Program inhibit of unselected cells is insured by column pullup circuits plus careful design of off levels delivered by the decoders.

One paper described an 8k-bit n-channel EAROM featuring single transistor cell, standard operating voltages, and single high voltage pulse for programming and erasure, 24-pin package, TTL-compatible input/output for read and programming, static, no clock required, and low standby power. SIMOS (stacked-gate injection MOS) memory transistor accomplishes simultaneous erasure of all bits by Fowler-Nordheim emission (FNE) of electrons from the floating gate. To favor FNE instead of avalanche breakdown, a thin oxide at the erase overlap (50 nm) and a voltage ramp for erasure were used. Organization is 1024 x 8; the eight bits of a word are accessed in parallel.

A fused-link CMOS p/ROM is claimed to overcome earlier limitations. Basic problem in the design is to provide the large currents needed to blow the fused-link while retaining reasonable speed for the read operation. The memory matrix and programming circuitry is p-channel, allowing the use of 30- to 35-V levels in the fuse path during programming. All other circuitry is CMOS for speed and low power.

During programming, the n-channel devices must be isolated from the high voltage levels in the fuse path. For the column lines, this requires one extra transistor per column. In the row drivers, the n-channel device is isolated by two p-channel devices when the row is not being programmed. When the row is being programmed, the n-channel device is turned on hard to limit the drain to source voltage. The source and substrate of the n-channel device can be pulled negative because they are tied to ground through a 5k resistor.

**References**

3. W. Herndon et al., “A 4096 x 1 Static Bipolar RAM,” *ibid*, pp 68, 69, 237
4. H. Mukai and K. Kawarada, “Ultra High Speed 1K-Bit RAM with 7.5-ns access time,” *ibid*, pp 78, 79
7. C. A. Neugebauer and J. F. Burgess, “Electrically Erasable Buried Gate PROM,” *ibid*, pp 184, 185
9. R. G. Muller et al., “Electrically Alterable 8192 Bit N-channel MOS PROM,” *ibid*, pp 188, 189

Abstracts of papers plus use of diagrams courtesy L. Winner, Editor/Publisher ISSCC 77 *Digest of Technical Papers*. Copyright IEEE.
There's only one way
to get 500 Kbytes
on a Micro-Diskette.

Wangco's way.

1. EXTRA TRACK RECORDING
Wangco's Micro-Floppy reads and records 40 tracks of data on a diskette side providing data capacity of 124.7 Kbytes per side.

The new standard for 5¼ inch floppy disk capacity has been established—500 Kbytes of data on a single micro-diskette made possible by extra track capacity, dual sided recording and double density. The new standard is only available on the Wangco Micro-Floppy Disk Drive™, the first diskette drive that can truly replace cassettes. Only the Micro-Floppy offers the combination of high speed random access (track to track access is only 30 ms), data reliability of $1 \times 10^9$ and volume data capacity up to 2 Mbytes in a four drive daisy chain system—all in a unit of comparable size and price to cassette drives. When you can have capacity at low cost and a lot more, why settle for less?

Get full details from Wangco, Inc., 5404 Jandy Place, Los Angeles, California 90066. (213) 390-8081.
In Europe: P.O. Box 7754, Building 70, 1st floor, Schiphol-OOST, Netherlands. Phone: (020) 458269. TWX: 844-1882 WANGCO NL

2. DUAL SIDED CAPACITY
An exclusive standard feature of the Micro-Floppy permits "flip-side" recording. Using both sides of a 5¼ inch diskette, data capacity is 249.4 Kbytes.

3. DOUBLE DENSITY
Only the Micro-Floppy Disk Drive permits use of MFM or M²FM encoding techniques to double the bit density and increase data capacity to 249.4 Kbytes per side or 498.8 Kbytes per diskette.
4k Dynamic Bipolar RAM Offers High Performance, MOS-Competitive Price

A dynamic bipolar 4k-bit RAM using a single 5-V supply is available with maximum access time faster than the highest speed MOS 4k memories, at competitive prices. The part incorporates fast paging, controllable data latch, and two chip selects.

The standard version 93481, organized as 4096 x 1 bits, has maximum access time of 120 ns with 280-ns cycle time, both over the 0 to 70°C range with a 5-V ±5% supply. All pins meet standard TTL specifications. Power consumption is 350 mW active, 70 mW standby, and 500 mW in page mode at 5 V. A faster version, the 93481A has maximum access time of 100 ns with a 240-ns cycle time.

Page mode access and cycle times are 75 ns for the 93481 and 65 ns for the 93481A. The part provides seven addresses, ground and power, enable, and a single timing control input.

Fairchild Camera and Instrument Corp, LSI Group, 464 Ellis St, Mountain View, CA 94042 uses their Isoplanar Integrated Injection Logic (IIL) process in the design. It provides die size of 11,700 mil², using a single layer of metal.

A 16k-bit, 16-pin RAM with pin assignment identical to the 4k is expected to be available for prototyping in the last half of 1977. Users of the 4k RAM will not need to make board changes since both RAMs will work in the same sockets, thereby enabling a quadrupling of memory density at the board level. Speed and power for the 16k RAM will be within the range of the 4k RAM.

Available in standard 16-pin ceramic DIPs, the 93481 is priced at $24, and the 93481A is $31.20, in 100 quantities. Prices at 10k and 50k pieces for the 93481 are $8.78 and $5.40, respectively.

Program Lowers Cost of Custom LSI Development

Six years of experience in developing more than 300 custom microcircuits is the basis for REACT (rapidly evaluate and apply custom technology). The low cost system enables development of custom LSI circuits in from three to six weeks and at a cost of $18k to $38k.

Based on a repertoire of optimized logic functions rather than a library of gate arrays, cells, or mask-programmable chips, the system is expected to help improve designs of microprocessor-based portable electronic equipment. Micro Power Systems, 3100 Alfred St, Santa Clara, CA 95050 states that its HD/C MOS process will be predominately used in the program.

Although efficient, the system will not solve all problems. Some special requirements will still incur substantial development costs.

ADC and Controller Form 2-Chip 12-Bit Data Acquisition System

Two announced IC chips—a monolithic analog-to-digital converter building block and a digital controller—which combine to form a low cost, high accuracy 12-bit (plus sign) binary data acquisition system are claimed to be industry firsts. The LF13300 ramp or integrating type A-D device is said to be the first to combine junction field effect and standard bipolar transistors on the same chip; and the AD1200P controller is the first 12-bit converter in volume production using p-MOS metal gate processing. Both parts are available from National Semiconductor, 2900 Semiconductor Dr, Santa Clara, CA 95051.

The analog chip, fabricated by the bi-FET process, combines bipolar op amps with j-FET input stages and j-FET analog switches with bipolar drivers to form high impedance unity gain buffer stage, integrator, and 9-element analog switching stages. It features 570-mW power dissipation, ±5- to ±18-V power supply range, ±11-V analog range with ±15-V power supplies, automatic offset correction, and compatibility with both CMOS and transistor-transistor logic. The 18-pin device includes automatic zeroing in its integrator, comparator, and buffer amplifiers, and provides an input impedance of >1000 MΩ. Slew rate of the on-chip op amp is 28 V/µs; bandwidth is 3 MHz, and open loop gain is 7 V/mV. Response time of the on-chip comparator is typically 2.5 µs.

The 110 x 110-mil digital controller building block, on a 28-pin DIP, provides all the necessary control functions plus such features as auto zeroing, polarity and over-range indication, and continuous conversion. Other features include either serial or Tri-State parallel outputs, TTL compatibility, and 100% over-range capability. It requires 5- and -15-V power supplies and is capable of operation at clock frequencies up to 500 kHz.

Together the devices operate at a conversion time in the 30 to 40 ns range on a clock frequency of 250 kHz. The 2-chip system has a nonlinearity of ±3% LSB max. Gain error drift is ±1 ppm/°C and zero reading drift is only ±0.5 ppm/°C.

Active Filter Modules Function With Low Speed IC Modems

Series 207C300 transmit and 207C400 receive active filter modules, when used with an appropriate modem, will provide all necessary filtering for originate only, answer only, or answer/originate operation. They may be employed with either user...
Our 100/200 megabyte OEM disk drives.
Best for you. Best for your customers.

The new ISS 733-10/11 disk drives are the most advanced random access storage devices ever designed for the OEM market. With features that benefit you and your customers.

For example, exceptional speed in head positioning and start/stop times. Compactness. Quietness. Easy waist-high pack loading.

The big news, however, is their field-upgrade capabilities. The 100-megabyte 733-10 can be easily field-upgraded to 200 megabytes. Or you can have 200 megabytes immediately with ISS 733-11. And both can be ordered with, or field-upgraded to, dual port.

Advanced interface design
Our interface permits functional compatibility between ISS 733-10/11 and most current 40, 80, 100, 150, 200, and 300-megabyte drives. This means minimal controller modifications, if any.

Performance features
Integral power supply. Tolerates wide power variations, reduces susceptibility to cycle sags and brown-outs.
Module select plug. Permits flexibility in disk address assignments in multi-drive systems.
Data separation and write data precompensation. All data encoding/decoding is performed in the drive.
Absolute cylinder addressing. Disk addressing done in the drive, not the controller. Simplifies programming.
Industry standard media. 3336-1 and 3336-11 or equivalent disk packs.
Programmable sector mark. Allows user to select sector size to fit his application.
Rotational position sensing. Signals the system when the desired sector is approaching the read/write heads. Increases system throughput.
Daisy chaining. Greatly reduces cabling.

Important options
Dual port. ISS 733-10/11 can be upgraded from single to dual port in the field. Or dual port can be installed prior to delivery.
Address mark format. Permits variable record lengths.

Round-the-clock ISS support
ISS maintains a complete support facility. Not just spares, but also technical assistance is available round-the-clock. Just call.
Transmit modules include a 6-pole active filter to suppress output sidebands and to reduce harmonic distortion. Type 207C300 is switched between answer and originate modes by means of a mode signal which can be obtained from standard low level digital logic, 207C301 is a low band module designed for originate only applications, and 207C302 is a high band module designed for answer only applications. Each device has an input buffer amplifier with jumper-selected gains of 0 or 20 dB. Intermediate gains may be user-selected via an appropriate external resistor.

Receive modules include a 10-pole active filter to eliminate noise and local carrier signals. Type 207C400 also accomplishes answer/originate switching with a mode signal, 207C401 is a high band module designed for originate only applications, and 207C402 is a low band module for answer only applications. These devices also include the input buffer amplifier with selectable gains between 0 and 20 dB, and feature a symmetrical output limiter to provide equal half-cycle periods to the demodulator.

Absolute maximum ratings for the devices, manufactured by Sprague Electric Co, North Adams, MA 01247, include supply voltages of 18, -18, and 5.5 V (VCC, VEE, and VDD, respectively); and temperature ranges of 0 to 70 and -40 to 125°C (operating and storage, respectively).

**Op Amp Has 3 Times Unity-Gain Bandwidth**

Characteristics and package options of the MC4558/MC4558C dual operational amplifier are fully compatible with the "industry standard" MC1558/MC1458—and can be plugged directly into sockets of existing designs—but the newer device has three times as much unity-gain bandwidth. Features include 2.8-MHz guaranteed unity-gain bandwidth, internal compensation, short circuit protection, gain and phase match between amplifiers, and low power consumption.

Maximum ratings of the device from Motorola Semiconductor Prod-
Perhaps you don't realize that you have an alternative to expensive disc storage capability with NO software changes.

Introducing DIVA's COMPUTROLLER V, a new addition to DIVA's intelligent line of disc controller systems.

The genius of this design provides you with the following benefits:

- Microprocessor Technology
- Total Software Transparency
- Full Error Correction—Completely Self-Contained
- Built-In Self-Testing Diagnostics
- Expandable 240 Word FIFO Buffer
- Interfaces to DEC, DG, and Interdata Minicomputers
- Dual Processor Support

- Compatible with all Ampex, CDC, Calcomp and ISS Drives
- Cost Effective Mass Memory Storage (5 m/bytes to 300 m/bytes per spindle)
- Eight Spindles per Computroller

DIVA for mass storage...
"The original mini-maximizer"

For complete technical specifications and pricing information—call or write us today—
DIVA INC., 607 Industrial Way West, Eatontown, N.J. 07724 (201) 544-9000;
Los Angeles (213) 991-0321; Chicago (312) 956-0688; Phoenix (602) 991-4141; Boston (617) 275-5430; Washington D.C. (703) 435-1299; New York/New Jersey (201) 542-8093.
Schottky RAMs Provide Improved Speed vs Power Performance

Each of four low power Schottky RAMs features fully static operation, low current pnp inputs, industry standard pinouts, and fully static operation. SN74LS214 and -314 are, respectively, 3-state and open collector 1024 x 1 devices with 0.2-mW/bit power performance and 75-ns access time. 74LS200A and -300A, 3-state and open collector, respectively, are 256 x 1 devices with 1-mW/bit power performance and 35-ns access time.

In 16-pin plastic DIPs from Texas Instruments, Inc, PO Box 5012, Dallas, TX 75222, the 214/314N sell for $17.60 each in lots of 100 or more; the 200A/300AN sell for $3.60. All devices are available in ceramic packages.

Prices of the MC4558 and MC4558C, respectively, in 100 to 999 quantities are $2.20 and $.90 for metal packages and $2.10 and $0.90 for ceramic. A plastic version of the MC4558C is available at $.80.

Circle 354 on Inquiry Card

8-Bit D-A Converter Features Improved Performance

As a very high performance grade of the DAC-08 series 8-bit multiplying DAC, the DAC-08H from Precision Monolithics, Inc, 1500 Space Park Dr, Santa Clara, CA 95050 has a settling time of 135-ns max, nonlinearity of ±0.1% (±1 LSB) max, and output current which is matched to the reference input current within ±1 LSB to eliminate the need for calibration. Complementary current outputs with -10- to 18-V operating ambient temperature ranges of -55 to 125°C (MC4558) and 0 to 70°C (MC4558C); and storage temperature ranges of -65 to 150°C for metal and flat ceramic packages and -55 to 125°C for flat plastic packages.

The DAC-08 has recently been second-sourced by four other IC manufacturers. This is claimed to establish the fast, low power, high compliance device as the first "industry-standard" DAC.

Circle 356 on Inquiry Card

1k and 2k Bipolar p/ROMs in Two Versions

Industry standard bipolar 256 x 4 and 256 x 8 programmable read-only memories—the first available from this company—have been announced by Raytheon Semiconductor, 350 Ellis St, Mountain View, CA 94040. Both are designed with nichrome fuses. The 1k device in a 24-pin configuration (designated 29660 and 29661 for open collector and 3-state versions, respectively) has access time of 70 ns for a 0 to 70°C range commercial version and 80 ns for a -55 to 125°C range military type. Power dissipation is 400 mW.

The 2k 29600 and 29601 (open collector and 3-state, respectively) have 70-ns access time at 25°C with 400-mW power dissipation. Both 20- and 24-pin versions are available.

Circle 357 on Inquiry Card
TAKE A CLOSE LOOK AT THESE BURROUGHS PLASMA DISPLAY BREAKTHROUGHS.

The new Burroughs SELF-SCAN® II single register gas plasma panels are breakthroughs in visibility and readability, making them ideal for all types of applications - from audience information displays to instrumentation applications. They are digitally addressed to interface easily with microprocessors and computers.

Only 15 connections are required. These new units complement Burroughs’ standard line of single register 16 and 32 character plasma displays.

The Burroughs SELF-SCAN II 1 x 20 and 1 x 40 displays. Certainly worth looking into.

Burroughs Corporation, Electronic Components Division, P.O. Box 1226, Plainfield, New Jersey 07061. Telephone (201) 757-5000. SELF-SCAN displays are available nationwide through our distributors, Hamilton/Avnet and Cramer Electronics.

You can see the difference

Burroughs

SELF-SCAN is a registered trademark of Burroughs Corporation.

On display at Electro '77 Booth Number 2643

CIRCLE 76 ON INQUIRY CARD
**RAM Useful for Systems With Battery Back-Up**

SYS5102, a 1k x 1 CMOS static RAM, is a pin-replacement for the industry standard SY2102. When not enabled, it remains in standby, dissipating only 1 mW at full 5-V power conditions and eliminating the need for expensive power-down circuitry. Even when operating, its power consumption is said to be low.

Because it will maintain memory at 2 V, it can be used for systems that have battery back-up for non-volatility. A 16-pin ceramic DIP, SY5102-3, with an access time of 650 ns, is available from Syntek, Coronado Dr, Santa Clara, CA 95051 at $13.45 each for 100 pieces.

Circle 358 on Inquiry Card

---

**Decoder-Driver Controls Large Area LCDs**

A p-MOS BCD-to-7-segment decoder-driver with latch is claimed to enable an inexpensive technique for controlling and driving large area liquid crystal devices. The circuit, from Ashley-Butler, Inc, 208 U.S. Highway 200S, Somerville, NJ 08876, permits drive voltages of at least 50 V to be used with displays having digit sizes ranging from 1.5 to 6" (3.8 to 15 cm) or larger.

It will interface directly with CMOS and TTL and has the same pin assignment as the Motorola MC 14543. Limited alphanumeric capability is provided using the normally not allowed BCD codes.

Circle 359 on Inquiry Card

---

**EPROM Prices Cut By More Than 50%**

American Microsystems, Inc, 3800 Homestead Rd, Santa Clara, CA 95051 has reduced prices on three of its EPROM (erasable/reprogrammable read-only memory) by more than 50%. New 100 to 999 quantity prices are $9.95 for the S5204A and S6834-1 circuits and $10.95 for the S6834. According to the company, these prices provide cost-per-bit-of-memory storage at far less than for competitive devices.

---

**Small S-D Converter For Adverse Conditions**

A thick-film LSI hybrid, described as the industry's smallest synchro-digital 14-bit converter, the HSDC-14 is designed for operation in environments in which conventional discrete converters cannot hold up. It has a dc velocity output signal and requires only a 15-V power supply in addition to a logic voltage. Power requirement is 750 mW.

The converter consists of two 0.8 x 1.9 x 0.21" (2 x 4.81 x 0.53 cm) 36-pin DIPs and is SEM-compatible, meeting MIL-STD-883 level C, with level B optionally available. Accuracy is ±4', ±0.9 LSB worst case error.

Separating the solid-state control transformer and error processor permits greater flexibility for such S-D functions as ECDX and 2-speed conversion. ILC Data Device Corp, Airport International Plaza, Bohemia, NY 11716 claims the unit is the ideal converter for remotely located, difficult-access equipment where high MTBF is required.

Circle 361 on Inquiry Card

---

**Multiplier and ADC Receive DoD Awards**

A high speed multiplier and an analog-to-digital converter circuit have been selected by the Dept of Defense Advisory Group on Electron Devices as two of the ten most significant technical achievements of 1976. Both of these LSI circuits were developed by the TRW Defense and Space Systems Group's Microelectronics Center, 1 Space Park, Redondo Beach, CA 90278.

Just over 0.25" (0.64 cm) square, the 16-bit bipolar multiplier silicon chip contains more than 17,000 electronic components. It can multiply two 16-bit numbers to produce a 32-bit answer at better than 32M times/s. As a commercial device it is sold by the Electronic Systems Div for under $300.

The ADC is a higher performance, radiation-hardened version of a device that won a similar DoD prize for 1975. It samples and converts random analog changes at the rate of 10M/s. Commercial devices are expected to be marketed early this year.

Circle 363 on Inquiry Card
The Best Things in Life Last

Like the Zentec 9003 Microcomputer Terminal System. Our intelligent solution to the growing volume of information that confronts you daily.

The 9003 offers you assurance of a system that just won't be obsoleted. Because of special features like user programmability and flexible bus architecture. A system that does exactly what you want, the way you want it done. User customized functions may even be added...in either software or firmware.

And the 9003's flexible bus architecture lets you add up to 64K bytes memory, telecommunications interfaces, our printer and flexible disk subsystem. Even your own customized interfaces. The Zentec 9003 Microcomputer keeps right on growing as you do.

It all adds up to operating flexibility. And you can count on that because of our long and strenuous Dynamic Testing. Each unit that we ship is already proven.

You'll find the 9003 used for text editing, key data entry, police and hospital information systems and standalone applications...wherever there's a growing distributed processing need.

At Zentec we offer the intelligent solution: the one that lets you stay a step ahead. The Zentec 9003 Microcomputer Terminal.

2400 Walsh Avenue Santa Clara, Calif. 95050

Call us for information:
Santa Clara (408) 246-7662 • TWX 910-338-0572
Southern Calif. (805) 498-9791
Boston (617) 879-7520 • TWX 710-380-0105
New York (914) 949-6476 • TWX 710-568-1335
Philadelphia (215) 688-7325 • TWX 510-668-2995

Washington (301) 656-3061 • TWX 710-824-0093
United Kingdom (0442) 61266 • TLX 851-825629
West Germany (0611) 590711 • TLX 841-413822
Austria 425451 or 421675 • TLX 847-74737
Switzerland 041-831043 • TLX 845-72231

CIRCLE 77 ON INQUIRY CARD
Single Architecture Terminal
Combines Graphic and Alphanumeric Capabilities

An intelligent terminal that not only combines alphanumeric and graphics display capabilities but also allows the user to choose between color and black and white in a single unit has now been introduced. The user can employ the same hardware/software set to solve both alphanumeric and graphics problems, thereby saving a considerable portion of software development costs.

Commonly, intelligent alphanumeric terminals have combined an ASCII byte memory with an on-the-
fly character generator to drive a raster scan video display. Bit-per-element graphic display systems, on the other hand, have used a bit plane of memory in which each memory element corresponds to a raster scan display element. The Micrographic™ terminal introduced by Ramtek Corp combines both architectural approaches.

**Functional Description**

Internal operations of the terminal are completely controlled by a Z80 microprocessor which operates at a 2.8-MHz rate and activates or inhibits visual display of any of three graphic bit planes as well as the on-the-fly character generator. When the three 16k-byte graphic planes are not being displayed, they may be utilized as page buffer storage for the alphanumeric display, providing 24 pages of buffer memory to the display when used as an intelligent alphanumeric terminal.

Z80 software is contained in up to 16k bytes of p/ROM. Character input buffer and temporary program storage for the Z80 are supplied by 4k bytes of RAM (expandable to 16k bytes).

Two cursors are provided, one for control of alphanumeric entry and the other for use as a crosshair cursor in the graphics mode of operation. Three RS-232 serial ports for connection to the host computer, a cursor control mechanism, and other serial peripheral devices such as line printers are offered.

The keyboard is made up of a 61-key typewriter layout, a 12-key cursor/function pad, and a 12-key numeric/function pad. In addition, 16 special function keys may be assigned for optional features. Special N-key rollover and auto repeat features are provided.

Special video mixing logic combines the three graphics bit-per-element planes with the on-the-fly character generator. These mixing circuits allow the microprocessor to control which planes are displayed and to cause various colors to blink under software control.

Note on the block diagram that all of the terminal functions are on the Z80 processor bus. This microprocessor monitors the three RS-232 ports for transmissions from the host CPU and interprets the ASCII input for loading either the text/alphanumeric cursor generation memory or a combination of the three color graphics memories. Text and graphics memories form a part of the microprocessor address space.

Video mixing circuits mix text, color, alphanumeric characters, graphics cursor, and the three color graphics memory planes. These circuits provide the red, green, and blue drives to the color graphics monitor; the text black and white output, which can drive a black and white monitor; and a hardcopy output, to drive a video printer. Therefore, the color monitor within the case can be driven simultaneously with a separate black and white monitor and video hardcopy printer.

The microprocessor contains an instruction set for manipulation of 16-bit address quantities as well as instructions which assist in DMA transfers. It also provides the dynamic RAM refresh function which reduces the amount of logic required.

All internal functions of the terminal are either memory or peripherals to the microprocessor, facilitating generation of software self-test diagnostic capability which can isolate malfunctions down to the card level. A self-test indicator on the keyboard tells the operator that the terminal is operating when power is turned on.

Users can choose either the graphics interpreter language supplied by the terminal manufacturer or write specific software for the microprocessors in order to optimize the terminal for particular applications. The graphics interpreter language allows users to draw graphic entities such as boxes, vectors, and conics; and associated editing and debug features enable users to generate and modify complex graphic pictures. To minimize software development costs, packaged portions of the interpreter language can be used along with the specialized software.

**Specifications**

The bit-per-element graphics display memory comprises up to three planes of 256 lines by 512 elements (2000 bytes), while the on-the-fly alphanumeric display memory consists of 25 lines of 80 ASCII characters/line. Alphanumeric characters are in a 5 x 7 font (7 x 10 matrix including cursor control). Black and white screen size is 14" while color is 13" diagonal. Refresh rate is 60 Hz.

Cursors for alphanumeric and graphics have separate controls. Each alphanumeric character may have color specification, blink, visibility, and cursor.

Communications capabilities are synchronous or asynchronous, 110 to 9600 baud program selectable, full or half duplex, and character or block mode. Parity is odd, even, or none; characters are 10 or 11 bit; interface is RS-232-C; and three serial ports are provided.

The terminal can be provided either encased or as a stripped down rack-mounted chassis. Size is 20.75 x 17.5 x 32.5" (52.7 x 44.5 x 82.55 cm) including detached keyboard.

Power requirements are 11/220 Vac ±10%, 50/60 Hz. Operating temperature range is 5 to 40°C, 10 to 90% relative humidity, noncondensing.

**Price and Delivery**

Basic Micrographic systems start at $5150 each for color and $4495 for black and white. OEM quantity discounts are available. Deliveries are scheduled to begin in July. Ramtek Corp, 585 N Mary Ave, Sunnyvale, CA 94086. Tel: (408) 735-8400.

For additional information circle 199 on inquiry card.
Multifunctional Floppy Disc Drive Provides Instant Switch Selection of Features

Affording flexibility in the selection of six built-in operational modes, the 142M floppy disc drive contains a 6-position rocker switch built into the drive's PC board. Selectable functions include hard or soft sectoring, gating of "write protect" or "ready" with select, stepper motor power control, and separation of data and clock. Enabling use of either IBM 3740 or user-selected formats, the unit performs as a single (243k bytes) or double (650k bytes) density drive requiring no additional control logic. LSI technology provides increased reliability. Plug-compatible with the firm's 140 (single density) and 142 (double density) floppy disc drives, this 6400-bit/in, 48-track/in unit has an access time of 6 ms track-to-track. Transfer rate is 500k bits/s. Other features include a range of power choices, signal line terminator connector in the drive, and an auxiliary power connector. California Computer Products, Inc, 2411 W La Palma Ave, Anaheim, CA 92801. Circle 200 on Inquiry Card

Independent System for Digital Data Communications Networks Records in Real-Time

The DATATAPE recording system which records data in real-time at switch-selectable rates from 50 to 19,200 bits/s can accept ASCII, EBCDIC, SDLC, or any other async, bisync, unisync, or isosync line discipline. In the usual operating mode, the unit records full-duplex data and up to six control or status signals at up to 9600 bits/s. Signals, derived from a standard RS-232 interface, can be eliminated at higher data rates. Full tape cartridge capacity is 23M bits of unformatted data. Switch-selectable playback rate permits slow down or acceleration for analysis and troubleshooting operations. The portable instrument weighs 25 lb (11.25 kg) and measures 5 x 20 x 17.5" (12.7 x 50.8 x 44.45 cm). RS-232 plug-compatible with mainframe and terminal equipment, the unit can easily be installed in the system; other interface adapters and accessories are also available. Unit operates on either 110 or 220 Vac (±10%) at 47 to 63 Hz. Epicom, Inc, Altamonte Springs, FL 32701. Circle 201 on Inquiry Card

Programmable Printer Combines With Keyboard/Display in Reconfigurable System

Dedicated to specific materials handling applications and easily reconfigured as requirements change or new applications develop, the IPS-7/KD programmable printing system combines a compact data input station with a 120-char/s printer configured around a microcomputer with 10k bytes of memory. Input station consists of a 32-char gas discharge display and 64-char ASCII-compatible keyboard. Linked to the printing system via a 5-ft cable, station permits direct communication with a central computer, data access via keyboard, or message receipt on the display. Station adds system backup potential and interactive communications capability to earlier IPS-7 versions. System has processing power to operate in a standalone mode, or in a local or remote mode within an online system. Double input and output buffering is a std feature which can increase printer throughput up to 50% when used in a serial communications mode. Dataroyal, Inc, Nashua, NH 03060. Circle 202 on Inquiry Card
Meet the Plessey MIPROC 16, a 16-bit computer-on-a-card that's faster than any other mini- or microcomputer made.

The MIPROC 16 is available in three versions, with throughputs of 2, 2.85 and 4 million instructions per second. With 82 powerful 16-bit instructions that eliminate costly, time consuming microprogramming and hardware design and debugging. With an optional 10 MHz DMA channel.

And with all the software and hardware support you need for your high speed signal processing, FFT analysis, process control and communications systems, including ruggedized versions for military applications.

With all this, the Plessey MIPROC 16 is available for as little as $500 in quantity.

What are you waiting for? Get the details today.
WHY A NEW DATA TABLET/GRID DIGITIZER...

...AND AT LOWER COST*

Because there are...

- No loose wires
- No wire tension aging problems
- No surface pressure problems
- No temperature, humidity, dialectic or sonic noise problems

Because NEW means significant performance and cost benefits over other data tablets to the OEM or end user, resulting from the unique DATATIZER design principle (patent pending).

Check out the advantages of GTCO's electromagnetic absolute coordinate approach. For simplicity, accuracy, stability, reliability and low cost it can't be beat.

The DATATIZER uses a free cursor/stylus to convert all types of maps, drawings, charts, graphic documents, etc., into digital form. X-Y coordinates are electronically generated many times each second allowing the cursor to be lifted and the work surface to be unobstructed for unrestricted operational freedom.

If you are using or plan to use a tablet or grid digitizer for any graphic data or interactive CAD application, you will appreciate the widest range of optional features now available and the flexibility of the new all GTCO DATATIZER.

Size: 11" x 11" to 42" x 60"
Resolution: .010" or .001", inch or metric
Coding: BCD or Binary
Cursor: Crosswire or stylus
Origin: Absolute or re-locatable
Design: All electronic, no adjustments
Display: X-Y plus sign
Mode: Point, line and remote

Add-Ons: Keyboard, stand, format programming, calculations, special sizes

Interfaces: Parallel, serial, RS232, key punch mag tape, mini, calculator, paper tape, terminal, cassette, etc.

Construction: Modular, printed circuit tablet, 4 basic plug-in boards for ease of repair, stand alone, includes all necessary power supplies and cables.

Power: 115-220V, 47-63 Hz

*Basic OEM unit, qty. 25-49 prices, 11" x 11" - $1600, 20" x 20" - $1900, 30" x 35" - $2800, 42" x 48" - $3100, and 42" x 60" - $4200.

PRODUCTS

SOLID-STATE UPS MODULE

Compact, portable 910 module supplies a constant dc voltage for up to 2 hr to any electronic instrument (within its power rating) that uses an offline switching-regulator power supply in the event of line-voltage deterioration or outright failure. Operating from a 100- to 130-Vac or 200- to 260-Vac, 47- to 450-Hz power line, the unit provides a dc voltage in the 120- to 170-V range at 0.2 A for 80% duty cycle, or 0.8 A for 20% duty cycle. Dranetz Engineering Laboratories Inc., 2385 S Clinton Ave, South Plainfield, NJ 07080. Circle 203 on Inquiry Card

TEST SOCKET FOR LEADLESS ICs

The R-N family of sockets permits testing of single ICs packaged in leadless ceramic substrates without soldering them to a motherboard. Zero force connections between IC contacts and solid pins occur when ICs are in place. Said to be the fastest way to test hermetically sealed ICs at temperatures up to 220°C, sockets are available from 18 to 64 contacts. Beryllium copper contacts are mounted inside to prevent damage during repeated use. They handle packages ranging from 0.250 x 0.250" (0.635 x 0.635 cm) to 0.700 x 0.700" (1.778 x 1.778 cm) in size. Robinson-Nugent, 800 E 8th St, New Albany, IN 47150. Circle 204 on Inquiry Card

SINGLE-, DUAL-, AND 3-OUTPUT POWER SUPPLIES

Series of g-p supplies offers single outputs for basic circuit application, dual tracking modules to power op amps, and 3-outputs for A-D-A conversion. Specs include input voltage of 105 to 125 Vac, 50 to 400 Hz; storage temp of -55 to 85°C; and input isolation of 100 MΩ in parallel with 100 pF. Units are accuracy adjustable via external pot, overvoltage protected, encapsulated, and plug-in. SGR Corp, Neponset Valley Industrial Park, PO Box 391, Canton, MA 02021. Circle 205 on Inquiry Card

OPTICAL BADGE READER

A credit card/badge reader which meets personnel access-control requirements, model 4110 is designed to avoid read-out errors caused by motion variables during insertion and withdrawal of badges. Incorporating a single PC board, device reads type IV badges [3.25 x 2.328" (8.26 x 5.91 cm)] containing up to 10 columns by 12 rows of punched holes. As the badge is removed, the holes are scanned optically and the resultant reading is produced digitally (character serial, bit parallel). Taurus Corp, Lamberville, NJ 08530. Circle 206 on Inquiry Card

MULTIPLE OUTPUT SWITCHING POWER SUPPLIES

PM2675, and PM2676, and PM2677 with power levels of 575, 600, and 750 W, respectively, provide regulated output at full-rated load overvoltage ranges of 92 to 138 Vac for the 115-Vac input units, and 184 to 250 Vac for the 208/220-Vac input units. Operation continues for several minutes at inputs as low as 70 to 140 Vac; if input voltage falls below 30%, output voltage held up for 30 ms min to allow orderly system shutdown. Output voltages range from 2 to 48 V. Pioneer Magnetics, Inc, 1745 Berkeley St, Santa Monica, CA 90404. Circle 208 on Inquiry Card
Now, a memory system that doesn't forget the future.

Semiconductor technology changes as fast as greased lightning sliding down a buttered barber's pole. That's why we built our new NS-3 memory system with one eye on today and one eye on tomorrow.

NS-3 is a completely self-contained memory system built around four 32K x 22 bit memory cards.

It's fast (access times up to 270 nsec), inexpensive, and flexible (we can add more memory card capacity, options such as error correction, parity generation or double word control, and custom interface).

But we've also made room for some future improvements.

Unlike other memory systems, the NS-3 is designed to be compatible with future components technologies as they come along. For instance, we're now building NS-3 using 4K RAMs. But when we introduce 16K RAMs we'll build them into NS-3. Systems houses will be able to use the newer, advanced-technology NS-3s with no new interfaces to design, no changeover costs or hassles.

It's the memory system you could live happily ever after with.

Semiconductor Memory Systems
Why did Motorola choose Wintek 6800 micro software?

For the same reasons as:

Tektronix
Bendix
Union Carbide
Hewlett Packard
U. of California
NASA
Baldwin Electronics
Robert Shaw Control
Digital Communications

PL/W Cross Compiler $1000.00
Cross Assembler $600.00
Simulator $600.00
Linking Loader Free

All software written in Fortran IV for PDP/11, NOVA, etc. Also available on Tymshare.

For more information on why you should choose Wintek, call or write:
WINTEK
Wintek Corporation
902 N. 9th St.
Lafayette, IN 47904
317/742-6802

The 9872 microprocessor-based, A3-sized (11 x 17", 27.9 x 43.2 cm) plotter automatically, under program control, selects any of four different colored pens. Designed for use with the 9825 and 9831 desktop computers, the unit's 4-color plotting, seven dashed-line fonts, five built-in character fonts, user-defined characters, and symbol mode plotting combine to produce clear, easy to read plots in applications where curves and plots are difficult to distinguish. 38 instructions built into the microprocessor provide point digitizing, labeling, and character sizing directly through the plotter's HP-IB interface. Stepper motor drive system provides addressable moves as small as 0.0025 mm; resolution is 0.008 mm. Writing speed can be varied from 10 mm/s to 360 mm/s in 10-mm/s increments. Hewlett-Packard Co, 1501 Page Mill Rd, Palo Alto, CA 94304.

Circle 209 on Inquiry Card

OPTO-ISOLATORS
Developed to permit direct operation from an ac input, units use two IREDs (infrared emitting diodes) connected in inverse parallel in the input circuit to facilitate an ac input to the isolator. The inverse parallel connection constantly provides an IR light source in accordance with the input of the ac voltage wave. All four units have IREDs in the input circuits. CLl-25 and -26 use phototransistor outputs and provide a guaranteed min current transfer ratio (CTR) of 20 and 40% at 30 mA and 5 and 10% at 1 mA, respectively. CLl-27 and -28 use photodarlington outputs and deliver CTRs at 10-mA dc forward current of 400 and 600%, and of 50 and 100% at the 1-mA level, respectively. Clairex Electronics, a div of Clairex Corp, 560 S Third Ave, Mount Vernon, NY 10550.

Circle 210 on Inquiry Card

MILITARY-QUALIFIED LINE PRINTERS
Tempest 2200 series, designed for use in any data system which handles either classified or sensitive information, is packaged in rfi-tight enclosures to meet requirements of NASGEM 5100 and MIL-STD-461. The units provide full 136-col printing at speeds of 300 (model 2237), 600 (2267), or 900 (2297) lines/min. Servo-controlled ribbon and paper systems eliminate complicated mechanisms while achieving precise control with minimal maintenance. The hammer mechanism requires a single adjustment, and electronics consist of only five types of PC boards. MTTR is <45 min. Each printer is equipped with a std paper shelf to facilitate forms stacking, and a static eliminator to enhance forms handling under low humidity conditions. DataProducts Corp, De-Soto Ave, Woodland Hills, CA 91364.

Circle 211 on Inquiry Card
epic data:
simple, practical, flexible terminals
and
network controllers
for data collection applications.

The EPIC DATA Model 1647 data collection terminals and
1648 system control units (SCUs) are designed to help the
OEM quickly provide systems for such data collection appli-
cations as time and attendance recording, library circulation
control, inventory reporting, access control, job costing and
maintenance management. And to allow the OEM to
market systems at prices considerably below those of
competitors.

simple. EPIC DATA terminals, with RS232C interface
(ASCII), are simple to use and deploy. No computer knowl-
edge is required. Maximum use of preformatted data re-
duces entry errors.

All models include an 8080 microprocessor; the user can
program terminals to provide customized input, output and
processing of data. In addition, programmability prompts
the user through entry steps, validates data and enables off-
line operation.

EPIC DATA terminals weigh only 8½ pounds. They can hang
on a wall, sit on a desk, and are easily exchanged during
maintenance.

practical. EPIC DATA terminals are designed with
permanence in mind. Environmental tests conducted in con-
formity with MIL-STD-810 plus in-depth, on-site testing as-
sure reliable operation over a broad spectrum of hostile,
industrial environments. Simple design and rigorous testing
have resulted in a demonstrated MTBF of 19,000 hours.
MTTR is only 30 minutes.

flexible. Choose the terminal and options which
best meet your application. EPIC DATA terminals can opti-

cally read punched badges and 80-column ANSI cards.
User-defined keys are available for inputting variable data.
Key entry data or time of day is displayed and LEDs are
available for prompting.

Options. All terminals may optionally scan bar codes
and magnetic strips or accommodate through the RS232 ports
other peripherals. Display options include additional numeric
displays, up to 15 LEDs for prompting and a 32-character
alpha/numeric display. A low-speed modem and serial
asynchronous or synchronous communications ports with
either RS232 or line driver I/O may be added. Both PROM
and RAM memories are expandable.

SCUs. Each Series 1648 SCU polls up to 100 terminals,
assembles transactions, formats data, appends time and date,
and stores and forwards collected data to the host.

Let Epic Data help you penetrate the data collection market
with simple, practical and flexible terminals and SCUs.

OEM quantity (100) prices start at $995. Contact your Epic
Data representative today. Or write:

epic data corporation

12728 15th Place, N.E., Bellevue, Washington 98005.
Phone (206) 332-8724. Telex: 04-355701.
**INSTRUMENT-TO-TELETYPewriter INTERFACE**

A permanent record of instrument readings can be generated automatically with the CC 1200 code converter, which accepts 10 digits of parallel BCD data from any digital instrument (spectrophotometers, position encoders, A-D converters) and transmits the reading in serial ASCII to teletypewriters, CRT terminals, or other data equipment. Data inputs are TTL/DTL compatible, buffered for up to 80-V logic (either negative or positive). When the log command button is pressed (or the remote control activated) the device strobes input data into memory and sends them out in serial ASCII. An isolated 20-mA loop output is std with selectable even or odd parity. After seven loggings, the unit automatically generates a carriage return, line feed, and rubout. **Nationwide Electronic Systems, Inc, 1556 Brandy Pkwy, Streamwood, IL 60103.**  
Circle 212 on Inquiry Card

**DATA ACQUISITION MODULE**

DT5702 acquires and digitizes signal levels from 10 mV to 10 V, allowing users to connect signals from transducers such as thermocouples, pressure sensors, or strain gauges directly to its input. Compatibility with the DATA II series allows analog I/O system interface boards for DEC's LSI-11, Intel's SBC-80, Computer Automation's LSI series, and National Semiconductor's PACE series to measure and process 10-mV signals. Functional elements include 16-channel input multiplexer, instrumentation amp, high speed sample/hold amp, 12-bit high speed A-D converter with 3-state outputs for direct connection to microcomputer buses, and all control and programming logic. Instrumentation front end permits signal amplification gains of 1000 at throughput speeds of 3 kHz. Module has 12-bit resolution, ±1/2 LSB linearity.  
**Data Translation Inc, 23 Strathmore Rd, Natick, MA 01760.**  
Circle 213 on Inquiry Card

**MICROPROCESSOR COMMUNICATIONS CONCENTRATOR**

VOTRAX MC-1 is a compact, solid-state microprocessor-powered peripheral system which provides multiline Touch-Tone™ input handling capabilities for virtually any computer. The system can service up to 32 telephone lines, utilizing an on-board microprocessor to control all functions of the communications data sets and to decode and convert incoming Touch-Tone signals. It supports communications data sets including the Bell 407A, 407B, and several 403-type units, plus Bell Transaction™ Telephone, automatic call distributor, and call director. System controller can simulate operation of an asynchronous terminal (RS-232-C) on the host computer's communications adapter. All transactions between controller and host computer are conducted using standard data formats.  
**Federal Screw Works, Vocal Interface Div, 500 Stephenson Hwy, Troy, MI 48084.**  
Circle 214 on Inquiry Card
MEET AT

DESIGN ENGINEERS' ELECTRONIC COMPONENTS SHOW MAY 16-18
Stouffer's National Center Inn
Arlington, Virginia

The DEEC Show 77 will be bigger and better than ever. It offers a unique opportunity for OEM Design Engineers to meet with engineers and technicians from leading component manufacturing companies.

It's the only Show created especially for a one-on-one discussion between design engineers and component technical people. It's your opportunity to meet the leaders of the component industry and to seek solutions to your specific design and application requirements.

Sponsored by the EIA Parts Division, the DEEC Show is held in conjunction with the Electronic Components Conference - the industry's most comprehensive technical forum on new concepts in active and passive components and electronic materials.

For advance registration information, fill out the coupon below and mail to: Tyler Nourse, Electronic Industries Association, 2001 Eye Street, N.W., Washington, D.C., 20006, (202) 457-4930.

I'll be there! Send me a cost-free advance registration form and additional details, including list of exhibitors.

NAME
TITLE
COMPANY
ADDRESS CITY, STATE, ZIP

ONE ON ONE
New 1½" servo motor for as little as $8.10

Clip your check, money order, or P.O. number to this ad, and we'll deliver this new Econo-Mile 15 motor (designed for economy and high production) at our 1,000-lot price.

At 12 v.d.c., torque constant is 2.7 oz. in./amp and no load speed is 5200 rpm. Dimensions 1½" dia. by 2"/max. Specify 6, 12, or 24 v d.c.

Free technical data. TRW Globe Motors, 2275 Stanley Ave., Dayton OH 45404. See us in EEM.

TRW GLOBE MOTORS
Distributed by Hall-Mark, Hamilton/Avnet, Rampart

CIRCLE 83 ON INQUIRY CARD

HIGH RESOLUTION SINGLE TURN OPTICAL ABSOLUTE POSITION ENCODERS 2¹⁷ thru 2²⁰ 690 & 1190 SERIES

- Dual readout stations compensate for bearing error and shaft loading.
- Compensation for changes in supply voltage or temperature.
- Field replaceable lamp assembly with no recalibration required.
- Solid, through or 6" I.D. hollow shaft configurations.
- Natural binary outputs at TTL levels.

BEI Electronics, Inc.
CONTROL AND INSTRUMENTS DIVISION
1101 McAlmont Street, Little Rock, Ark. 72203
Telephone: 501 372 7351 TWX: 910 722 7364
EXCLUSIVE MANUFACTURERS OF THE BALJWYN ENCODER

CIRCLE 84 ON INQUIRY CARD

PRODUCTS

RANDOM-ACCESS, SOLID-STATE VOICE RECORD/PLAYBACK SYSTEM

A re-recordable random access voice playback system, using an all solid-state electronic memory system rather than a mechanical transport device, the VSU/600 uses a proprietary voice processing technique and allows individual parts or sectors of memory to be recorded and played back in any order. Each sector is 625 ms in length and can contain a word or phrase in any language. A single module contains 16 sectors (words or phrases), but several modules can be operated in parallel to increase vocabulary size. Packaged in a 7 x 8 x 3/4" (17.8 x 20.3 x 2.2 cm) emi and rf shielded module, the unit interfaces with existing equipment. Connections are via a 20-pin ribbon type connector. Start, reset, record, and playback functions are controlled by CMOS-compatible logic signals. Individual sectors are addressed by 4-bit binary coding. Commod Systems, Inc, Executive Dr, Hudson, OH 44236.

Circle 215 on Inquiry Card

TERMINAL SERIALIZER SYSTEM

ASTRA-10 connects to the DECsystem-10 I/O bus, and supports up to 128 local (EIA or 20 mA) or dial-up terminals, providing an alternative to DEC's DC 76. Designed to use the ASTRA communications adapter, it requires no direct connection to host memory; all hardware and software are host compatible. Fully compatible with industry-standard terminals and modems at speeds from 110 to 9600 baud, the system provides automatic baud detection for 110- and 1200-baud terminals. Received and transmitted data characters are double buffered by the hardware. Each of 128 ports is separately programmable with various formats, and has a single LED indicator which shows ring, carrier, and data activity. Line connections for both EIA and 20-mA terminals are made to industry standard DB25S connectors.

Digital Communications Associates, Inc, 135 Technology Pk/Atlanta, Norcross, GA 30071.

Circle 216 on Inquiry Card

µP BOARD LOGIC TESTER

The 3040 Logicaster™ can apply user-defined test sequences at rates up to 1.5M input words/second, more than adequate to match the instruction execution speeds of available microcomputer boards and those not yet announced. Automatic sequences can be run at rates up to 5 MHz. Programmers can intermix both techniques, allowing a reduction in programming time and a higher test confidence. Interface and control capabilities for dynamic LSI logic include the ability to allow the unit-under-test to clock the tester and control the instant of test where appropriate. Sequence programs can be entered directly through a calculator-like program panel. Firmware editor/assistant is fully transparent to the test engineer. Program storage is on floppy disc, and the disc operating system is in firmware. Fluke Trendar Corp, 630 Clyde Ave, Mountain View, CA 94043.

Circle 217 on Inquiry Card
There is a variety of tape packages from which to choose. There is a RAYCORDER® for each.

You choose the media that best meets your cost/performance requirements, and Raymond has the Raycorder tape drive to fit. From the Mini Data Cassette storing 1 million bits at 2400 bits per second to the ¼” Data Cartridge storing 20 million bits at 48,000 bits per second, Raycorders will assure you of the consistent, reliable performance you demand.

You know that Raymond builds the world’s leading digital cassette recorder, our Model 6406 Raycorder. By now you probably also know that our Model 6409 Mini-Raycorder was the first to use the new Mini Data Cassette. You probably don’t know, however, that Raymond is one of the world’s leading manufacturers of drives for the ¼” Data Cartridge. Surprised? Let us tell you about our Model 6413 Cartridge Raycorder. It’s new to you, but it has a history thousands of units old.

Contact Raymond for all your small tape drive needs. We’re the experts!

See all the RAYCORDERs at the National Computer Conference, Booths 1820 & 1822

Raycorder Products Division
Raymond Engineering Inc.
217 Smith Street
Middletown, Connecticut 06457
(203) 632-1000
A subsidiary of Raymond Precision Industries

CIRCLE 85 ON INQUIRY CARD
**INTERFERENCE.**

**WE BUILD**

**THE SOPHISTICATED**

**"TROUBLE MAKER"**

Our model 510 Surge Transient Generator provides precise standardized repeatable test signals for determining capabilities of various equipment, components and systems for possible malfunction or damage caused by line transient surges. (Meets and exceeds IEEE Std. 472-1974/ANSI C37.90a 1974). Check our reader service card.

**velonex**

580 Robert Avenue
Santa Clara, CA 95050
(408) 244-7370

CIRCLE 86 ON INQUIRY CARD

---

**THE "MINIATURE" GEARMOTOR**

**THAT'S A LITTLE LARGER**

GM 9413 Series Gearmotors, now in production, offer d-c servo motor performance combined with a rugged spur gear reducer which provides five standard ratios from 5:9:1 to 728:1. Gear box diameter is 2". Overall length is 3.5", excluding output shaft extension. Output shaft speeds from 2 rpm to 1,000 rpm. Gears are sintered iron to precision tolerances, providing low backlash for computer peripheral, instrumentation and other demanding applications.

Many possible variations in armature windings permit tailoring of outputs to a wide range of performance requirements.

GM 9413 Gearmotors ensure value and reliability at a moderate price.

123R-3

---

** PRODUCTS **

**µP-CONTROLLED CASSETTE BUFFER**

MSR 3141, a microprocessor-controlled cassette buffer programmed for ANSI protocol, when used on the company's EDT 33s provides error-detection and correction advantages of the ANSI control procedure (X3.28) for 1200-baud operation on the dial-up network. The device writes, reads, rewinds, and performs limited editing under microprocessor control at the operator's command. The operator issues commands directly from the terminal's keyboard in simple English language. Line disconnects are reported by a message to the buffer's printer, advising the operator of the number of messages and blocks satisfactorily sent and received during each line connection. Equipped with three ports, the buffer can be used in a variety of terminal configurations or transmission networks. It uses tape cassettes with a storage capacity of >50k char. Western Union Data Services Co, 70 McKee Dr, Mahwah, NJ 07430.

Circle 218 on Inquiry Card

---

**SPEECH SYNTHESIZER**

A hardwired analog of the human vocal tract, the model 1000 uses various portions of the circuit to simulate vocal cords, larynx, and variable-frequency resonant cavity of the mouth, tongue, lips, and teeth. All information necessary to produce speech sounds of American English is programmed into ROMs which reside on the synthesizer board. Unit accepts a string of ASCII characters (each character representing a particular phonetic sound or phoneme) in exactly the same fashion as a printing peripheral. New programming information is required only at the end of each completed phoneme. Max information transfer rate is about 50 bytes/s (25 bytes/s typ). The unit is directly compatible with the Altair/Imai bus structure. At Cybernetic Systems, PO Box 4091, University Park, NM 88003.

Circle 219 on Inquiry Card

---

**PRECISION ISOLATION AMPLIFIER**

Featuring ±0.025% max nonlinearity, independent of gain, model 277 provides the versatility of a ±15-mA floating power output at ±15 V to permit transducers, front-end buffers, and auxiliary isolated circuits to be powered without the need for separate isolated dc-dc converters. A differential, uncommitted op amp input may be configured as inverting, noninverting, or differential. Both input and output stages can accommodate ±10 V of signal range. A pulse-width modulator/demodulator design within the device provides ±60-dB min dc common-mode rejection between input and output stages as well as ±120 dB min at 60 Hz. Isolation of ±5 kV pk (pulse) max is coupled with ±2.5-kV pk max continuous input-to-output CMV to facilitate reliable signal acquisition in harsh electrical environments. Analog Devices, Inc, PO Box 288, Rt 1 Industrial Pk, Norwood, MA 02062.

Circle 220 on Inquiry Card
HP 9830A/B* USERS.

You're closer to the world's best desk top computer than you think!

By adding INFOTEK's field proven accessories, your 9830A/B will out-perform any other general purpose desk top system.

Completely compatible with all 9830A/B conventions, our units give your system a combination of speed and versatility superior to any other desk top computer...any make...any model.

The cost is a fraction of what you'd pay for any other approach offering similar capabilities.

32,192-Byte Memory

Where more memory is important, the user area may be increased to 32K bytes with our EM-30...the first and only 16,096-word memory for the 9830A/B! Compared to newly introduced models equipped with commonly used ROM options, the 9830A/B with the EM-30 provides 8,192 bytes more user memory. A truly significant increase in capacity!

With the 9830A/B, the EM-30 provides 2,048 more bytes of memory, is priced right, and is fully warranted for a year.

FAST BASIC ROMS

Infotek's FAST BASIC ROMS add to the machine instruction set where HP left off. These ROMS provide spectacular increases in the work throughput of your 9830A/B. For example, you can process arrays at speeds of 40,000 words per second, attain an I/O capability of 10,000 bytes per second, greatly increase the power of a 9880A/B disk system, and print from a buffer while computing.

By providing 46 additional functions, statements, and commands, the FAST BASIC ROMS give your 9830A/B the most powerful BASIC language repertoire short of $200,000 systems.

If you need FAST BASIC but don't have enough unused ROM slots, don't give up! You can install our FAST BASIC ROMS without losing any present capability.

Contact us, we'll show you!

* A Product of Hewlett-Packard Company

NEW! The FD-30S low cost Slave Drive for the FD-30A. Multiple slaves can be used with a single FD-30A so you can increase on-line capacity in blocks of 305K bytes. Also, the FD-30S provides one minute disk duplication under program control or stand-alone.

NEW! BP-30 automatic buffered printing. Your '30 will continue program execution while driving a printer as a background task under interrupt control.

Save $2,100

In our Word Processing Package you get the EM-30, FD-30A, FAST BASIC I and III ROMS, and the CP-30, including software, for a special package price of $10,850.

Other 9830A/B Accessory Equipment

RS-30 High Speed RS 232C Interface. Provides seven crystal controlled Baud rates from 150 to 9600/sec.

TC-30 Real Time Clock. Provides time in 10-millisecond increments, is set or read via the OUTPUT and ENTER statements.

LP-30 Heavy Duty Line Printer. A 200 line-per-minute, 132-column printer (128 character set is standard). Comparable in every way to the 9881A, except the LP-30 is lower in price.

CP-30 Correspondence-Quality Character Printer. Provides 14 easily changeable fonts including scientific symbols, UK, German, Scandia, and Cyrillic. Prints and plots at 45 cps.

Contact us direct or through our representatives. Infotek products are sold and serviced through 33 offices in the U.S. and 11 in other countries.

Let us show you how to make your '30 the best desk top computer in the world.

HP 9830A/B with the Infotek FD-30 Mass Memory

Floppy Disk Memory System

The FD-30A provides 305K bytes of on-line data that can be searched 50 times faster than your present cassette system. Data throughput is actually four times faster than the 9880A/B Mass Memory. Best of all, no software modifications are required since the FD-30A obeys all cassette syntax.

The FD-30A is the optimum magnetic memory for the 9830A/B. It has the right capacity, speed, and price.

Prices that you'll appreciate

<table>
<thead>
<tr>
<th>Product</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>EM-30 Memory, 16K Words</td>
<td>$4500</td>
</tr>
<tr>
<td>Less trade-in of HP 8K Words</td>
<td>1100</td>
</tr>
<tr>
<td>FAST BASIC I ROM</td>
<td>675</td>
</tr>
<tr>
<td>FAST BASIC II ROM</td>
<td>525</td>
</tr>
<tr>
<td>FAST BASIC I &amp; II as a set</td>
<td>1050</td>
</tr>
<tr>
<td>FAST BASIC III ROM</td>
<td>525</td>
</tr>
<tr>
<td>FD-30A Mass Memory</td>
<td>3895</td>
</tr>
<tr>
<td>FD-30S Slave Drive</td>
<td>1780</td>
</tr>
<tr>
<td>FD-30D Dual Drive System</td>
<td>9500</td>
</tr>
<tr>
<td>RS-30 High Speed RS 232C Interface</td>
<td>950</td>
</tr>
<tr>
<td>TC-30 Real Time Clock</td>
<td>9500</td>
</tr>
<tr>
<td>LP-30 Heavy Duty Line Printer</td>
<td>9500</td>
</tr>
<tr>
<td>CP-30 Character Printer</td>
<td>3400</td>
</tr>
<tr>
<td>PS-30 Paper Tape Punch/Reader</td>
<td>3850</td>
</tr>
<tr>
<td>BP-30 Interrupt Service Printer I/O</td>
<td>525</td>
</tr>
<tr>
<td>FL-30 10K Byte/Sec TTL I/O</td>
<td>395</td>
</tr>
</tbody>
</table>

All Prices Are U.S. Domestic

Inquirie s

1400 N. BAXTER STREET • ANAHEIM, CALIF. 92806
(714) 950-9300 • TWX 910-591-2711

U.S. and Worldwide Distributor Inquiries Are Invited.

CIRCLE 88 ON INQUIRY CARD

163
"The Power That Be..."
TRIO LABS'

MAXI-POWER® 682
A 750 watt (5VDC at 150a) Switching Power Supply
that has so many features it surpasses comparison.

- Input 208VAC nominal (115VAC-Model 683).
- Low Line ~30% (146VAC).
- High Line +10% (229VAC).
- Ride through 35ms @ nominal.
- Efficiency up to 85%.
- Low Line -30% (146VAC).
- High Line +10% (229VAC).
- Overvoltage protection -
  - Ride through 35ms @ crowbar SCR.
- Overcurrent protection -
  - Foldback (standard) or constant current.
  - Crowbar SCR.
- Self Cooling
- Parallelable.
- Output 2-48VDC standard.
- U.L. recognized (approved).
- Power Out up to 800w (750w @ 5VDC out).
- 5x8x11" up to 2 watts/in³.
- Output voltage adjust.
- As low as 63¢/watt.

IRID MIII
The
80 Dupont St.
Switcher
Plainview, N.Y.
Source® (516) 681-0400

CIRCLE 89 ON INQUIRY CARD

Plug In
High Performance
$950.00
(same quantity)

Techtran 815 DATACASSETTE
Now For The First Time Anywhere...
A super low cost, plug compatible,
DIGITAL CASSETTE RECORDER!

Featuring:
- 145,000 character storage
- Terminal & Modem/CPU Interfaces
- Automatic send/receive

Call or Write Today!
Techtran Industries, Inc.
580 Jefferson Road
Rochester, N.Y. 14623 U.S.A.
Tel: 716-271-7953
TWX: 510-253-3246

CIRCLE 90 ON INQUIRY CARD
the Fastest Biggest Bipolar Multipliers you can buy

130 ns

8 by 8 Bits – Ideal for on-line multiply in micro and mini computers – operates directly on most data bus lines – consumes only 1.8 watts (typical)
Price $100 each in 1-9 quantities.

12 by 12 Bits – New size multiplier for data communications and Signal Processing – needs only 3-1/2 watts for room temperature operation – single TTL Clock – fully TTL compatible – Price $168 each in 1-9 quantities.


Features
• Two's Complement Multipliers
• Double Precision Products
• Single Chip Bipolar Design
• Asynchronous Multiply
• Single or Multi Bus Operation
• TTL Compatible Input/Output +5V

For detailed data, applications information and prices, call (213) 535-1833 or order direct with coupon. TRW LSI Products, One Space Park, E2/9085, Redondo Beach, Calif. 90278.

Order Samples or Literature Today
□ Send Data Sheets
□ Enclosed is check or purchase order

Name ________________________________
Title ________________________________
Company ____________________________
Div/Dept ____________________________
Mailing Code _________________________
Street ______________________________
City _________________________________
State __________________ Zip __________

More LSI Products from a Company Called TRW

CIRCLE 119 ON INQUIRY CARD
Alternate Timebase Display

Gives you the whole picture for $1395.*

Continuous indication of where DELAYED T.B. measurements are taken.

- Eliminate BACK-AND-FORTH SWITCHING
- Forget MIXED-SWEEP limitations

The PM 3214 is the latest addition to the Philips oscilloscope family. At 25 MHz and 2mV sensitivity, the PM 3214 incorporates all the triggering facilities found on the latest, most expensive oscilloscopes available: AC, DC, TV and an auto position that derives its trigger from the peak to peak signal input. Trigger selection from either channel, line and external sources as well as composite triggering for ASYNCHRONOUS signals. Composite triggering in A-B display derives its source from the differential signal, allowing measurement of signals riding on high AC or DC components.

The 18.5 lb. portable is double insulated and even has an internal battery option. Supplied with two probes and a protective front cover, the PM 3214 is a money saving solution to many oscilloscope requirements. If you don't need DELAYED TIMEBASE the economy priced PM 3212 has all the triggering and overall performance of the PM 3214 at only $1,155.00.*

For immediate detailed information utilize our toll-free Hotline number: 800 632-7172 (New Jersey residents call collect), or contact: Philips Test & Measuring Instruments, Inc.
In the U.S.: 85 Mc Kee Drive Mahwah, New Jersey 07430 Tel. (201) 529-3600
In Canada: 6 Leswyn Road Toronto, Ontario, Canada M6A 1K2 Tel. (416) 293-7188
* U.S. Domestic Price Only

For immediate need, Circle 91 on Inquiry Card
For information only, Circle 92 on Inquiry Card

DPD-100 enciphers messages for transmission by letter, telex, or to another -100 over the telephone lines, using a self-contained modem and acoustic coupler. The unit includes an alphanumerical keyboard and 32-position display, ac/battery power supply, and DPD-72A cryptographic system. More than 68 billion nonlinear codes are selectable by thumbwheel switches under a locked cover. On or offline operation is selected by a switch. The unit is packaged in a carrying case that measures 12 x 18 x 5" (30.5 x 45.7 x 12.7 cm) and weighs approx 10 lb (4.5 kg). Technical Communications Corp., 56 Winthrop St, PO Box 1070, Concord, MA 01742.

Circle 224 on Inquiry Card

BIDIRECTIONAL CODED SWITCHES

Mico series miniature switches mount in a 1.2" (3.05 cm) high opening, allowing a relatively large character size [0.315" (0.80 cm)] for better viewing distance. Available as decimal or coded 8421 BCD and BCD with complement, switches have heavy gold-plated contacts. Terminals are card-edge tabs for use with sockets but have holes for soldering. Extended PC board versions are available for component mounting. Features include snap-together assembly and mounting. Alco Electronic Products, Inc, 1551 Osgood St, North Andover, MA 01845.

Circle 225 on Inquiry Card

LOW COST KEYBOARD

Heart of the reliable keyboard and individual switches is a membrane molded of nonconductive silicon rubber, incorporating cup-shaped compartments with an integral disc fabricated of conductive silicon rubber. Keyboard is placed on top of a mating PC board. Pressure on the closed portion of the cup completes a circuit. Re-moving pressure returns it to the NO state. Positive snap action in both directions is insured. Keyboard is custom molded to specific numbers of keys and layout. Current Industries, Inc, 3359 Ocean Ave, Oceanside, NY 11572.

Circle 226 on Inquiry Card
**DISC STORAGE DRIVES**

Storage options for S100 and S200 computers are the model 5540, a 150M-byte storage module and controller, and the 5550, a 300M-byte storage module and controller. Additional storage module drives may be added to each of the two basic models to increase storage capacities. Std features include a data transfer rate of 1.2M bytes/s; avg latency of 8.3 ms; avg access of 30 ms; and alternate error sector flag addressing. Harris Corp., Computer Systems Div., 1200 Gateway Dr., Fort Lauderdale, FL 33309.

Circle 227 on Inquiry Card

**I/O TYPEWRITER**

Heavy duty Rotary II can serve as an IBM 735 replacement. It has a single element printing system and prints at 15 char/s. Its electronic keyboard has true N-key rollover; a 3-char buffer assures data integrity, even when burst typing speeds are used. In addition to the std alphanumeric keyboard, four extra keys can be customized to perform specific functions or generate specific control signals to the output plug. Interface is readily modified to meet most specific needs, and is available with ASCII character set as well as RS-232 emulation. CPT Corp., 1001 S 2nd St, Hopkins, MN 55343.

Circle 228 on Inquiry Card

**POSITIONING SYSTEM CONTROLLER**

Anomatic™ automatic controllers use a microprocessor for positioning up to four axes for combinations of linear or circular motion. A 12-V CMOS bus interconnects the microprocessor to all I/O devices; all logic and controls are CMOS, and the microprocessor, p/ROM, and ROM are TTL. Noise immunity is 4.8 V throughout. System can be programmed from internal memory, paper tape, cassettes, or magnetic cards; it contains a built-in p/ROM programmer to provide nonvolatile memory. Unit has full editing capabilities for stored programs. Anorad Corp., 115 Plant Ave, Smithtown, NY 11787.

Circle 229 on Inquiry Card

**DIGITAL COMPARATOR AND RATIO METER**

Digital comparator compares parallel 3½-digit BCD input data to a setting pre-selected by thumbwheel switches. Comparison outputs include a change in logic level and a relay contact closure. Digital ratio meter computes the ratio of two 3-digit parallel BCD inputs. Three ranges—199:1, 19.9:1, and 1.99:1—are switch selectable and are displayed by a ½-digit LED readout. Parallel 8421 BCD output is available. Both instruments operate on 115 Vac and are panel mounted. Servo-Tek Products Co., 1086 Goffle Rd, Hawthorne, NJ 07506.

Circle 230 on Inquiry Card

**CARTRIDGE RECORDER/21MX INTERFACE**

The 2011 interface occupies one card slot in the HP 21MX computer and connects to the company's 3000 digital cartridge recorder over a 40-wire flat cable. Interface uses two select codes: the lower is the command channel and the higher is the data channel. Unit services one formatter, which can then service up to four 3000 drives. Operation is in either programmed-channel or DMA mode. Data transfer between the computer and interface is 16- or 8-bit parallel. Tandberg Data, Inc, 4901 Morena Blvd, Suite 407, San Diego, CA 92117.

Circle 231 on Inquiry Card

---

**STOP**

**WAITING ON OUTPUT FROM YOUR µP DEVELOPMENT SYSTEMS**

You Are Wasting More In Program Development Costs Than This LINE PRINTER Sells For

**2400 LPM - 80 COL.**
**MODEL 8210 - $3000**

**1400 LPM - 132 COL.**
**MODEL 8230 - $3785**

---

For ordering information call or write:

**HOUSTON INSTRUMENT**
**DIVISION OF BAUSCH & LOMB**
**ONE HOUSTON SQUARE -- 1500 Camino Ranch Austin, Texas 78753**
**(512) 837-2820**
**TRX 910-874-2022**
**CABLE HINOCO**
**TELEPHONE**
**EUROPEAN OFFICE**
**Dallas 2140**
**Cable HINOCO**

*Domestic USA Prices, Qty 1, End User

---

CIRCLE 93 ON INQUIRY CARD 167
Dumb vs. Smart

It isn't exactly a fair contest. Their ADM-3A CRT terminal against our IQ 120.

While they have some good reasons for calling theirs dumb, we've got good reasons for calling ours smart.

For instance, the IQ 120 gives you absolute cursor control. It also provides block mode so you can transmit a line or a page at a time.

Of the two, only IQ 120 has field protection to prevent inadvertent overtyping of designated information. What's more, the IQ 120 comes with 73 key pendants of 59, including a numeric pad.

Other than that, they're pretty evenly matched. Check our price and then see why the smart money is on IQ 120.

Contact SOROC Technology Inc., 3074 E. Miraloma Ave., Anaheim, CA 92806. Phone (714) 630-2232, or one of their authorized distributors.

A Paper Tape Combo for your Terminal

DATA SPECIALTIES' SRP-300 connects, without modification, to any 300 baud teleprinter or CRT terminal thru the RS-232 connector and provides all the features of a conventional ASR. In addition, the Combo may be used as a stand-alone computer peripheral. This whisper quiet (58 db) unit is provided with full/half duplex, line/local, search/edit control, backspace, tape feed, remote control selection and switch selectable baud rates as standard features.

The Combo employs a photoelectric/LED reader and the revolutionary MODUPERF™ tape punch mechanism. The unit will reliably read and punch without readjustment or modification paper, MYLAR, rolled or folded tapes.

DSI, 3455 Commercial, Northbrook, IL 60062-Tel: (312) 564-1800

PRODUCTS

SINGLE BOARD INTERFACE CONTROLLER

Slot Saver™, a multicontroller interface board for Data General Nova™ and Eclipse™ computers, measures 15" (38.1 cm) sq, and contains interface controllers for low speed peripheral devices commonly used with minicomputers. Max configuration consists of controllers for CRTs or TTYs, real-time clock, paper tape punch, and line printer. It requires one CPU slot. The device is fully compatible with instruction sets and operating systems software supplied by Data General for specific peripheral devices. Custom Systems Inc., 2415 Annapolis Lane, Minneapolis, MN 55441.

Circle 232 on Inquiry Card

SERVOMOTOR

5100 series 5" (12.7 cm) dc permanent magnet servomotors and tachometers provide up to one-third better torque performance as a result of improved magnet design. The 5160 3/8 hp model can achieve up to 740 continuous torque (2400 oz-in, 16.8 N•m). Units range from 1/4 to 3/8 hp and can be used with the company's low tach ripple tachometer and/or an optical encoder. Both English and metric versions are available. Torque Systems, Inc., PO Box 588, 225 Crescent St, Waltham, MA 02154.

Circle 233 on Inquiry Card

MINIATURE DC-DC CONVERTER

Measuring 0.33 cu in (5.4 cc) and weighing <0.2 oz (5.6 g), dc 500 series converters are available in four models: 12, -12, 15, and -15 V out. All four have 0.5% typ regulation for 3- to 7-V inputs, 300-mW drive capability, and 60 to 70% typ efficiency. Line can be used from 3- or 6-V battery power and features output regulation of 12 V ±0.6 Vdc, and 15 V ±0.7 Vdc. Full temp range is 0 to 50°C, derated to 70°C. Elexon Power Systems, div of Elpae Electronics, Inc., 3131 S Standard Ave, Santa Ana, CA 92705.

Circle 234 on Inquiry Card
GRAPHIC INTERFACE FOR PROGRAMMABLE CALCULATORS

Using bistable storage CRT display units from Tektronix, 3040 series is hardware and software compatible with 9800 series calculators from Hewlett-Packard, and provides high speed simulation of HP-9862 plotter and 9866 printer. Designed to provide increased speed, versatility, and convenience to calculator users in plotting data output, program listing, and program generation, systems offer interactive capabilities that allow plots, graphs, or charts to be created, analyzed, or modified easily. K & W Electronics, Ltd, Vienna, VA 22180.

Circle 235 on Inquiry Card

FAST-SWITCHING INFRARED LEDS

High-output infrared LEDs, SE301A and SE302A, provide high radiated power (3 mW min) in a spectrally narrow hand peaking at 9400 Å. Waveform is closely matched to silicon sensors. Small GaAs devices are mounted on TO-18 hermetically sealed headers with glass lens (-301), or on lead frame and mold with clear plastic lens (-302). Rugged LEDs are useful in optical switch sources, optical choppers, and sense-source applications. NEC America, Inc, Electron Devices Div, 3070 Lawrence Expwy, Santa Clara, CA 95051.

Circle 236 on Inquiry Card

FIXED-HEAD DISC MEMORIES

Model 980 head-per-track units for use with most minicomputers are available in storage capacities ranging from 0.5M to 2.0M bytes, with larger capacities achievable by daisy-chaining. All units use Disc Cell II, an interchangeable disc cartridge with self-contained spindle, Winchester-type media, and R/W head assemblies. Cartridge is packaged and sealed for reliable operation in severe environments. Other features are integral dc power supply, flexible I/O, constant data rate and access time regardless of power sources equipment (115 V/60 Hz or 230 V/50 Hz), and 10 k MTBF. Dataflux Corp, 1195 E Arques Ave, Sunnyvale, CA 94086.

Circle 237 on Inquiry Card

PDP-11 PLUG-COMPATIBLE PRINTER

Through the use of a company controller, the family of printers can interface with DEC's PDP-11. Data General's Nova and Eclipse, Interdata, and Hewlett-Packard minicomputers. Speeds are 300, 425, 600, and 1000 lines/min with std 64-char set; 96-char sets are available. Using train technology, printers are fully buffered to enable the CPU to perform other processing tasks between printer line settings. Device operates under standard systems software. Business Systems Technology, Inc, 3015 Daimler St, Santa Ana, CA 92705.

Circle 238 on Inquiry Card

CURRENT SENSOR

Adjustable relay response time allowing preset levels of known system inrush current, transient voltage immunity of up to 2500 V peak (short duration), and full rated output at operating temperatures of 0 to 55°C without forced air or heat-sinking are features of CSI-220 series ac current sensors. Accepting 0.1- to 100-A signals from the company's ac current transformers, they provide precision current sensing protection and/or process control. Input voltage is 50 to 125 Vdc, 50 to 60 Hz. Guardian Electric Manufacturing Co of Calif, 4030 W Spencer St, Torrance, CA 90503.

Circle 239 on Inquiry Card

Without our software, we're just another flasher.

Let's face it. No microcomputer is worth a dime if you can't make it work. Even E&L's Mini-Microdesigner would be just a 'light flasher' if it weren't for our software system.

But the fact is that our tutorial software is the best in the business. Not just a pathetic rehash of chip manufacturers' specifications. But a clearly written, step-by-step instruction that teaches you all about the microcomputer. How to program it, how to interface it, how to expand it.

The teaching material is written by Rony/Larsen/Titus (authors of the famous Bugbooks). It's called Bugbook V. And it teaches through experiments designed specifically to get you up to speed on your Mini-Microcomputer (MMD-1). And you don't need any prior knowledge of digital electronics!

The best news? E&L's MMD-1 costs $422.50* in kit form, including all software and teaching material, OEM and educational discounts available.

*Suggested resale price U.S.A.

E&L INSTRUMENTS, INC.
61 First Street, Derby, Conn. 06418
(203) 735-6774 Telex No. 96 3536

Authorized Stocking Representatives

Order directly from one of our stocking representatives.

Los Angeles, Calif. (213) 377-3075
San Francisco, Calif. (415) 961-2826
Woodbridge, Conn. (203) 997-14351
Denver, Colorado (303) 934-1586
Orlando, Florida (305) 351-1781
Chicago, Illinois (312) 959-6890
Kansas City, Kansas (913) 649-8952
New York, N.Y. (212) 467-6958
Syracuse, N.Y. (315) 699-2651
Dayton, Ohio (513) 222-0011

Philadelphia, Pa. (215) 723-8733
Dallas, Texas (214) 328-5484
Fairfax, Virginia (703) 727-1803
Seattle, Washington (206) 938-4166

Canada
Edmonton, Alberta (403) 455-1422
Winnipeg, Manitoba (204) 774-6286
or 772-9295
Vancouver, British Columbia (604) 687-2621
A mag tape transport system which operates from 48-Vdc telephone system power sources. Mod 10/48 includes a tape transport, R/W head, R/W and control electronics, and a 48-Vdc power supply which is a dc-de conversion system. Line filter protects power bus from tape unit generated noise. Based on the company's Mod 10 digital tape drive, the system has a 9-track read-after-write head and records 800 char/in NRZ and PE (IBM-ANSI compatible) at speeds of 12.5 or 25 in/s (31.75 or 63.5 cm/s). System functions by direct reel drive. Wangco, Inc, 5404 Jandy Pl, Los Angeles, CA 90066.

Circle 240 on Inquiry Card

**COMPUTER/COMMUNICATION INTERFACE BOARD**

Combining four boards into one, the QuadAsync™ interface gives PDP-11 users four asynchronous EIA series communications channels while presenting only one load to the Unibus®. Board, which is completely software compatible with DEC DL11B and DL11D boards, consists of one quad board and four DEC-compatible male Berg connectors. Operation is full duplex with both transmitter and receiver for each channel operating at the same baud rate; seven selectable baud rates per channel range from 150 to 9600. Able Computer Technology, 1616 S Lyon St, Santa Ana, CA 92705.

Circle 242 on Inquiry Card

**48-VDC TAPE TRANSPORT**

A 4-output switching power supply features outputs of 5 V at 6 A, ±12 V at 1 A, and ±5 V at 1 A, with a maximum power of 50 W total. Input voltages are 90 to 130 V. Line regulation is 0.2%; load regulation is 0.5% for the 5-V output, and 5% for the other three outputs. Std features include overvoltage, overcurrent, and short-circuit protection. Switcher weights 14 oz (392 g), and measures 7.85 x 4.6 x 2.25" (19.94 x 11.68 x 5.72 cm). Boschert Associates, 384 Santa Trinita, Sunnyvale, CA 94086.

Circle 241 on Inquiry Card

**MULTIBAND COMPARATOR**

A universal multiband comparator with 9-band sorting is able to interface with any instrument having either 3½- or 4½-digit BCD output. SP3971 features a front panel indicator and open-collector logic level output for each of nine contiguous bands. Relay and solenoid outputs are also available. Option permits use with analog output instruments. Several limits can be set asymmetrically about the nominal. Designed with TTL logic, unit operates at 120 Vac. Electro Scientific Industries, Inc, 13000 NW Science Park Dr, Portland, OR 97229.

Circle 243 on Inquiry Card

**MDB SYSTEMS presents... The LSI-11 Connection**

GP Logic Modules • Peripheral Controllers • Communications Interfaces • Special Purpose Modules • Accessory Hardware


Here are some MDB Systems connections to LSI-11 microprocessors:

- General Purpose Interfaces:
  - Parallel for programmed I/O and DMA.
  - Do-it-yourself dual and quad wire wrap for any DIP design.
- Device Controllers for most major manufacturer's
  - Printers
  - Card equipment
  - Paper tape equipment
  - Plotters
- Communications/Terminal Modules
  - Asynchronous Serial Line
  - Synchronous Serial Line
- MDB Backplane/Card Guide Assembly (8 Quad slots)
  - Rack mount chassis 5¼" front panel.
- Special Purpose Modules and Accessories
  - System monitoring unit provides front panel switch addressing, power on/off sequencing, line frequency clock.

- Bus extenders/terminators.
- E-PROM and PROM modules.
- Bus connectors for backplane assemblies.

MDB Systems products always equal and usually exceed the host manufacturer's specifications and performance for a similar interface. MDB interfaces are software and diagnostic transparent to the host computer. MDB products are competitively priced; delivery is usually within 14 days ARO or sooner.

MDB also supplies interface modules for DEC PDP*-11 Data General NOVA® and Interdata minicomputers.

**MDB SYSTEMS, INC.**

1995 N. Batavia St, Orange, California 92665
714/998-6900
TWX: 910-593-1339

*TM’s Digital Equipment Corp. & Data General Corp.

CIRCLE NO. 113 FOR LSI-11; 114 FOR PDP-11; 115 FOR NOVA; 116 FOR INTERDATA

170 COMPUTER DESIGN/APRIL 1977
Providing multiline voice response output at low cost, the microcomputer-controlled 310 provides a simple interface to Touch-Tone® telephones, encoding incoming Touch-Tone signals to ASCII data characters for serial transmission to the host computer port. System’s natural sounding synthetic voice is based on an analysis of real speech. Outputs are highly compressed digital codes which operate in conjunction with a 40 series communications processor. Communication with the system is by asynchronous and synchronous protocols. Micom Systems, Inc, 9551 Irondale Ave, Chatsworth, CA 91311. Circle 244 on Inquiry Card

MINIATURE DRY REED RELAY

Available in monostable neutral and bistable polar versions with 1- or 2-make contacts, small size and standard 2.54-mm lead spacing of the relays makes them suitable for direct mounting on PC boards. Neutral, 1-contact relay has an operate time of <2 ms for an operate power of 100 mW; operate bounce time is 0.6 ms max and release bounce time is 0.1 ms max. Coupling capacitances between contact members of the open contact range from 1.7 to 4 pF. Siemens AG, Postfach 3240, D-8520 Erlangen 2, Federal Republic of Germany. Circle 245 on Inquiry Card

A 25-MHz dual timebase portable oscilloscope, the PM 3214 features alternate timebase display, allowing full screen display of both main and delayed timebases for both channels simultaneously, resulting in four traces. Main timebase triggering modes are auto, ac, dc, TV line, or frame and source selection from Channel A or B, composite, external, and from the line. Delayed mode is also ac or dc coupled with full level control and source selection with calibrated delay, Channel A, B, composite, and external source. Philips Test & Measuring Instruments, Inc, 85 McKee Dr, Mahwah, NJ 07430. Circle 247 on Inquiry Card

Measuring both starting and running torque of diskette cartridges within their protective envelopes, the model 200 is a readout and control instrument containing a floppy disc drive assembly which is used to make the required measurement. Torque is measured with the company's optical brushless torque transducer; running torque is displayed on a 0.4-digit panel meter. 0- to 10-Vdc analog output for torque is provided for use in recorders and oscilloscopes. Displays present data either in ounce-inches or Newton-centimeters. Vibrac Corp, 11 Alpha Rd, Chelmsford, MA 01824. Circle 248 on Inquiry Card

The 20-pin [on 0.300" (0.762 cm) centers] and 24-pin [on 0.400" (1.016 cm) centers] sockets have been added to the 500 series. The 20-pin socket is intended for microprocessors, interface circuits, and 4k RAM uses; the 24-pin socket is for use with Fairfield's TTI Macrologic® devices. Both are available in wire-wrap or PC terminations, with gold-plated machined contacts, and gold- or tin-plated machined sleeves. Augat Interconnection Products Div, Augat, Inc, 33 Perry Ave, PO Box 779, Attleboro, MA 02703. Circle 246 on Inquiry Card

DELAYED TIMEBASE OSCILLOSCOPE

20- AND 24-PIN SOCKETS

VOICE RESPONSE SYSTEM

FIELD PROVEN RELIABILITY • LOW COST • 30-DAY DELIVERY ARO

The Phoenix 45, for PDP-11 Users; and the Phoenix 35 and 40, for Nova and Eclipse Users; are microprocessor-based, embedded disk controllers featuring as standards:

- Write protect to the sector level
- Unique built-in self test
- 100% position verification
- Overlapped seek

Phoenix 45 is DEC RK11/RK05 compatible and Expandable up to 20 Mbyte in 2.5, 5 or 10 Mbyte increments.
Phoenix 35 and 40 are DG 4046 and 4234 compatible, and Expandable up to 40 Mbytes in 2.5, 5 or 10 Mbyte increments.
Phoenix 211 Mass Storage Controller for PDP-11 Users provides up to 1.2 billion characters: 40, 80, 200 or 300 Mbyte increments;
- software enables controller to be used as storage or system device for DOS/BATCH, RT11, RXS11M, RXS11D and IAS Operating Systems, and
- occupies one system unit (supplied) and one hex SPC I/O slot in computer or expansion box.
Phoenix 311 Mass Storage Controller for Nova and Eclipse Users provides up to 1.2 billion characters: 40, 80, 100 or 300 Mbyte increments;
- is compatible with 4231 Disk Subsystems when used with 100 or 200 Mbyte drives, and
- occupies one standard I/O slot in DG or equivalent computers.

For more complete details on Xylogics Phoenix Systems, telephone or TWX us TODAY!

Xylogics are trademarks of Data General Corp.
From Genisco leaders in the resolution revolution...

1024 X 1024 digital raster displays for under $17K!

Genisco's GCT-1024 — the first high performance ultra-high-resolution digital graphics display system available on a production-run basis — now takes the "stair step" appearance out of raster displays, to minimize distortion and give much greater density detail. What's more, it's the first system of such magnitude priced at less than $17,000 including a 21" monitor.

High Speed Graphics Manipulation A proprietary programmable microprocessor provides 51 mnemonic instructions — specifically designed for graphics manipulation — at 150ns cycle times. MOS/RAM refresh memories.

Field Proven Versatility Proven performance worthiness in a number of stringent-usage functions like: command and control process simulation, automatic data reduction, mapping, war gaming, crystallography, etc. And it is compatible with standard high-resolution monitors.

Expandable User-oriented options and accessories lets you go "on-line" at minimal cost and upgrade as needed. Included are: grey-scale video look-up tables, graphic tablets, keyboards, cursors and joysticks. You can even opt for systems with up to 16 grey scales.

So, when you want high resolution graphic displays at economically feasible costs, contact Genisco Computers, 1780 S. Sky Park Circle Drive, Irvine, CA 92714, (714) 556-4916. . . and ask for all the particulars.

*Price in volume production quantities

---

PRODUCTS

HERMETICALLY SEALED ADC

Featuring hermetic DIL packaging, the ADC-80 12-bit A-D converter is pin-for-pin compatible with other ADC-80 converters. It provides ±1/2 LSB linearity, and multiple input ranges. Supplied complete with internal clock, reference, and comparator, the device is factory laser-trimmed. Conversion rates of 40k conversions/s are specified for 12-bit accuracy, and truncation may be employed to achieve rates of more than 160k conversions/s for applications requiring 8-bit resolution. Micro Networks Corp., 324 Clark St, Worcester, MA 01601. Circle 250 on Inquiry Card

PRINTING DIGITAL VOLTOMETER

Model 700 combines a presettable digital timer and a drum printer using ordinary office machine paper tape; print time is selected by means of a thumbwheel switch on the front panel and is variable from 1 to 99 min. Interfaced with the printer, the DVM has a 0.6" (15 mm) LED display which is convenient for remote and continuous observation. When used as an independent controller, timer initiates the measurement process, but the printer prints only when an external print-ready signal occurs. Std range is 1.999 V; 100 mV, 10 V, and 10 V ranges are optionally available. Columbus Instruments International Corp., 950 Hague Ave, Columbus, OH 43204. Circle 251 on Inquiry Card

TIMESHARED OPERATING SYSTEM

Version 4B of the ETOS system for minicomputer PDP-8 computers including -8/A permits any single user system to run in a timesharing environment, with up to 16 users. Multi-user OS/8 has simultaneous FORTRAN IV, assemblers, the company's extended BASIC, and COBOL/8. Timesharing real-time tasks, and batch are provided simultaneously. OS/8 batch is also available. Features include printer and card reader spooling, support for detachable programs, private disc packs, and partial job accounting. Educomp, 196 Trumbull St, Hartford, CT 06103. Circle 252 on Inquiry Card

---

DATUM ART VIGNETTES

Single Source? Not the Mona Lisa!

She smiles like that whenever they give her a lot of general data about only buying her peripherals from the mainframe manufacturer. But she's never decked by it because she knows about buying tape and disk systems. She knows that, at DATUM, she can get immediate delivery of controllers for a wider variety of peripherals... and save a lot of money, too.

Only DATUM has designed, built and installed over 7000 controllers and systems for so many different minicomputers to interface with such a variety of peripheral devices.

Check these tape-controller features: Triple-density NRZI formatting. Dual-density PE/NRZI formatting. 200 ips for all existing interfaces. Single-source responsibility for all major tape drives.

For that Mona Lisa smile, write DATUM now for specifications and prices.

Datum also manufactures cassette and rotating memories, data acquisition systems and timing instrumentation.

Peripheral Products Division
1353 S. State College Blvd, Anaheim, CA 92806 (714) 533-6533 EUROPE: Datum House, Cranford Lane, Harlington, Middlesex, UK (01-897-0456)

---

GENISCO COMPUTERS

A division of Genisco Technology Corp. CIRCLE 99 ON INQUIRY CARD

CIRCLE 250 ON INQUIRY CARD
A 16-segment design, the 3947 module includes 0.5" (1.27 cm) high characters. Modules can be stacked side by side to make any alpha or numeric combination legend desired. Units are available in transmissive view mode with black characters on a clear background or with clear characters on a black background. Reflective and reflective modes have black characters on clear background. All LCDs are protected from humidity by a special coating; thermoplastic bonding provides maximum seal integrity.

**Circle 100 on Inquiry Card**

**ZERO INSERTION FORCE SOCKET**

Series 3944 24-position socket features self-ejection of LSI module, positive lock in loaded LSI position, and zero axial insertion force during loading cycle. Socket reduces danger of bending or breaking LSI leads during repeated insertions and withdrawals. The device accepts LSI lead spacings up to 0.625" (1.651 cm) max. and 0.155" to 0.217" (0.394 to 0.533 cm) lead lengths. 28-, 36-, and 40-position versions also are available. Molex Inc, 2222 Wellington Ct, Lisle, IL 60532.

Circle 256 on Inquiry Card

**FIBER OPTIC CABLE-TO-CABLE CONNECTORS**

"Fiberh eX" cable plugs and splicing sleeves for many fiber bundle sizes are precision machined for maximum coincidence of data carrying fibers at the interface, assuring lowest loss of signal. Fiber bundle is attached to the connector's bundle plug on the end of the cable. An interfacing threaded sleeve joins the two bundle plugs, aligning the interface. All parts of the connectors and interfacing sleeve are stainless steel to permit high torqueing for mating the two fiber bundles.

Sealectro Corp, RF Components Div, Mamaroneck, NY 10543.

Circle 257 on Inquiry Card

**μ-PROCESSOR-BASED MULTIPLEXING SYSTEM**

Transmission of control and feedback information between points up to 10,000 ft (3,048 m) apart is accomplished with the T-wire system that eliminates heavy conduit and field wiring. Operating in full- or half-duplex mode, basic system consists of two transmitter-receiver modules—one in the control area and one in the field area—connected by wire shielded cable or 3-wire cable (two for transmission, one for ground). 1/O cards up to a maximum of 128 inputs and 128 outputs can be added. Tenor Co Inc, 17020 W Rogers Dr, New Berlin, WI 53151.

Circle 258 on Inquiry Card

**LSI-11 Microcomputer Data Acquisition System**

The ADAC Model 600-LSI-11 is the first data acquisition system available for use with the DEC LSI-11/PDP-11/03 microcomputers. Both software and hardware compatible, the Model 600-LSI-11 A/D system plugs directly into the bus of the LSI-11/PDP-11/03 systems.

Features include a 12 bit A/D converter, high speed sample and hold circuit, from 16 to 64 channels of MUX, DC/DC power converter and bus interfacing. A/D system throughput rate is 35 Khz. Optionally available are: one or two 12 bit D/As and programmable gain amplifier with auto zeroing circuit.

Basic system price in single quantity is $895.

Send for full technical data on the Model 600-LSI-11 and other ADAC minicomputer data acquisition and control systems and modules.

ADAC Corporation, 15 Cummings Park, Woburn, MA 01801. (617) 935-6668.

GSA Contract Group 66.
### A New Standard of Keyboard Quality

**Grayhill 3x4 Keyboard Pads**

For data input and telecommunications

2 out of 7 coded output—
tested for millions of operations!
- ½" or ¾" button centers
- Excellent tactile and audio feedback
- Patented snap-action dome contact provides rugged, durable performance

These new Grayhill low-profile, 12-button keyboard pads feature a 2 out of 7 coded output, standard mounting dimensions, and are ready for top-side or sub-panel mounting. The contact system is life-rated for 3,000,000 operations per button, and is readily interfaced with logic circuitry. The new Grayhill Series 67 modules offer excellent audio and tactile feedback characteristics with total button travel of only .015". These durable keyboards are molded of tough ABS plastic, feature buttons with black on white molded-in legends as standard, and a variety of other legend options including clear snap-on caps for user legending. Complete specifications and truth table are provided in Bulletin #262, available free on request from Grayhill, Inc. 561 Hillgrove, La Grange, Illinois 60525. (312) 354-1040.

---

### PRODUCTS

**ADD-ON MEMORY SYSTEM**

The in-4011 semiconductor memory system for PDP-11 minicomputers stores 32k to 128k 18-bit words in a 7 x 19 x 17" (17.78 x 48.26 x 43.18 cm) unit and operates with cycle time of 650 ns and access time of 500 ns. System expands in 16k increments. Features include parity generation and checking, integral parity registers, interlace, and cabling. Interface is Unibus® compatible and includes parity error controls. Intel Memory Systems, 1302 N Mathilda Ave, Sunnyvale, CA 94086.

Circle 259 on Inquiry Card

**DC SERVOMOTOR CONTROLS**

A line of solid-state four quadrant controls matched for use with the company's permanent magnet, pancake armature dc servomotors have peak outputs from 0.33 to 6.5 hp, Pulse-width and frequency modulated controls can supply 36 to 150 V and peak currents from 10 to 75 A. Frequency response is dc to 1 kHz with zero deadband and current form factors of 1.005. Gain stability and linearity are ±2%, with max drift of 2 µV/°C. PMI Motors, div of Kollmorgen Corp, 31 Sea Cliff Ave, Glen Cove, NY 11542.

Circle 262 on Inquiry Card

**ELECTRONIC MAIL CAPABILITY**

The electronic mail addition to the company's custom-tailored system 400 corporate message switching system provides rapid delivery of correspondence, with minimum handling, simplicity of originating messages, and access to the TWX and Telex networks, meeting both domestic and international message requirements. Other features include least-cost routing, multiple priority levels, network accounting, security controls, intercept capability, and capacity to support existing terminals and communications lines. Norfield Electronics, Inc, 3 Depot Pl, East Norwalk, CT 06855.

Circle 263 on Inquiry Card

**MATRIX TELEPRINTER**

Offering 30 char/s throughout, 94-char u/c ASCII set, and 132-column format capability on 11" (27.9 cm) wide fanfold paper, printer features a 9-wire impact printhead mechanism. Advanced MOS technology is used throughout the model 43 teleprinter. Portable desktop terminal weighs approx 30 lb (13.5 kg). Compatible with systems that support the company's model 33 terminals, it is available with an EIA or current loop interface. Controls are included for 10 or 30 char/s, half- or full-duplex operation, parity on/off, and printer test. Teletype Corp, 5555 Touhy Ave, Skokie, IL 60076.

Circle 264 on Inquiry Card
DIGITAL MOTOR SPEED CONTROL

Consisting of a chassis-mounting drive unit, panel-mounting potentiometer, and magnetic motor- or machine-speed sensor, the MC-141 is intended for dc motors up to ½ hp. A plug-in panel-mounting, 3- or 4-digit readout is optional for applications where speed monitoring is desired. Control accuracy is claimed to be 0.5%; the system automatically compensates for voltage and load variations. Max-min speed range is 20:1. System adapts to either single or multi-motor control. Digital Systems Div. Detection Sciences Inc., 14143-21st Ave N, Minneapolis, MN 55441.
Circle 265 on Inquiry Card

TRACKING TAPE

Outputs from the 0.5" (1.27 cm) magnetic tape allow instant verification of correct 7- or 9-channel head tracking (in forward and reverse directions), and indicate necessary mechanical adjustments. Tracking accuracy can be maintained within 0.0005" (0.00127 cm). A test in final O.C. or field service could prevent a tape from overhanging both wear grooves unevenly or excessively on one end, thereby causing tape flutter and end channel errors. The 600- or 1200-ft tape prevents premature head failures caused by this uneven wear. Pericom Corp., 14 Huron Dr, Natick, MA 01760.
Circle 266 on Inquiry Card

μCOMPUTER-COMPATIBLE DATA ACQUISITION SYSTEM

Model 735 series is mounted on a single board that plugs directly into the same card cage as the Intel SBC-80/10 and /20 single board computers, and MDS-800 microcomputer development system. Bus interface includes a software choice of program control or program interrupt and a jumper choice of memory-mapped or isolated I/O. Basic system consists of 16 single-ended, or eight differential analog input channels, voltage or current inputs, 12-bit ADC, sample/hold, and bus interface. Adac Corp., 15 Cummings Pk, Woburn, MA 01801.
Circle 267 on Inquiry Card

MINIATURE TOGGLE SWITCHES

Designed to meet demands for high quality, long life, and small size, toggle mechanism provides positive actuation and is easily mounted. Available in 1, 2, 3, and 4-pole versions, the switches have contact resistance of 10 mΩ max initial at 2 to 4 Vdc, 6.1 A for both silver and gold contacts. Dielectric strength is 1 kV rms, and electrical life is 100,000 cycles make and break at full load for standard detent models. Contact ratings are 5 A, 120 Vac or 28 Vdc, 2 A, 250 Vac. UID Electronics Div., AMF Inc., 4105 Pembroke Rd, Hollywood, FL 33021.
Circle 268 on Inquiry Card

FLOPPY DISC DRIVE

Providing formatter and interface on a single card which plugs directly into the processor small peripheral slot, the FD-11/L is a dual floppy disc add-on for the LSI-11. Features include total software compatibility with DEC's RX-11 instruction set, write protect and unit select switches, IBM 3780 format, p/ROM self-diagnostic, bootstrap loader, and microprocessor-based controller design. Access times are 6 ms track-to-track and 170 ms avg seek time. Charles River Data Systems, Inc., 235 Bear Hill Rd, Waltham, MA 02154.
Circle 269 on Inquiry Card

PORTABLE DATA COMMUNICATION TEST SET

The microprogrammed TC-100P performs a range of sophisticated diagnostic routines that traditionally have been difficult to perform during field testing. It can simulate and test all components of the data network including communication circuits, modems, terminals, and computer ports, and can handle both hardware and software. Keyboard entry, digital display, and clearly labeled controls provide operator convenience in performing a variety of tests. Cooke Engineering Div., Dynatech Laboratories, Inc., 900 Slaters Lane, Alexandria, VA 22314.
Circle 270 on Inquiry Card

FOR DESIGN AND QC CHECKS ON TELECOM CIRCUITS AND SYSTEMS

KeyTek’s new Model 424 Surge Generator/Monitor is the first commercially - available, self-contained instrument for generating and measuring the peak values of classic transient pulse forms. Produces both oscillatory and impulse waves, such as the FCC-defined 2x10 at 250V and 1kA. Includes built-in AC-line coupling/isolation as shown above. Other possible wave forms include 10x160, 10x560, 8x20, 1.2x50, etc. Test circuits, variators, silicon avalanche devices, gas tubes and networks of all types. Ideal for engineering, QC and production.

Programmable Pulses: The versatile Model 424 can be programmed, by plug-in networks, to produce a wide variety of pulse shapes, with amplitudes to 6000 volts and currents to 2000 amperes.

Send for complete product data and new article on surge protection and testing ... yours FREE

KeyTek
INSTRUMENT CORPORATION
220 GROVE STREET, BOX 109
WALTHAM, MASS. 02154
TEL. (617) 999-6200

CIRCLE 102 ON INQUIRY CARD 175
PRODUCTS

ZERO INSERTION FORCE STACKING CONNECTOR

Designed to interconnect with backplane or motherboard in bus-oriented systems, connectors require only 0.500" (12.7 mm) mounting width. Capable of stacking PC boards from 0.060 to 0.093" (1.524 to 2.36 mm) thick on 0.600" (15.24 mm) intervals, devices have post contacts on 0.100 x 0.100" (2.54 x 2.54 mm) grid spacing to mate with each other or with several standard varieties of connectors. Activating mechanism requires 0.420" (10.66 mm) of linear travel to release the connectors or establish electrical contact. AMP Inc, Harrisburg, PA 17105.

Circle 271 on Inquiry Card

COMPUTER DISPLAY TERMINAL

The model 132A microprocessor-controlled interactive terminal, claimed to be the first to accommodate up to 132 columns, interfaces directly with std computer systems using 132-col output format. The terminal's Characteron® CRT instantly generates high quality alphanumeric characters and symbols. Basic unit with 8k buffer memory (16k optional) offers 96 u/lc ASCII char set, 60- or 120-line buffer, cursor control, multiple asynchronous transmission modes at 110 to 9600 bits/s in full- or half-duplex, and an RS-232-C output to 132-col serial printer. DatagraphIX, PO Box 82449, San Diego, CA 92138.

Circle 272 on Inquiry Card

FLOPPY DISC UNIT

A floppy disc unit for the ADAM business computer, disk/45 is a device which reads and writes IBM std diskettes. Integrated unit includes drive, power supply, and controller, which attaches to the computer as an "add-on" or as original equipment. Computer can read information from the diskette faster than an operator can type, and information is provided from the computer onto the disc for transfer to another computer system. Disc holds approx 250k char. Logical Machine Corp, 1294 Hammerwood Ave, Sunnyvale, CA 94086.

Circle 273 on Inquiry Card

HIGH DENSITY CONNECTORS

A series of low insertion force, 2-piece connectors meeting DIN standard 41612 are available in 16-, 32-, 48-, 64-, and 96-contact versions. Device's have different body widths but common length and mounting centers. Plugs soldering directly to the PC board, connectors have an integral insulating shroud that protects contacts from electrical and mechanical damage. Plug and receptacle are polarized to prevent 180-deg mismating. Solder eyelet, dip solder, and solderless wrap terminations are available. Vero Electronics, Inc, 171 Bridge Rd, Hauppauge, NY 11787.

Circle 274 on Inquiry Card

S-D TRACKING CONVERTER

Operating from synchro reference voltages of either 26 or 115 V rms and from frequencies ranging from 50 to 400 Hz, the 14-bit 1615-24 automatically senses and responds to various input voltages and frequencies of synchro or resolver and converts angular information into 14 bits of binary data with no loss of tracking accuracy or resolution. This eliminates the need for separate conversion modules when changing voltage or frequency. Accuracy is ±4 arc min over the 0 to 70°C or ±55 to 85°C temp range. Transmagnetics, Inc, 210 Adams Blvd, Farmingdale, NY 11735.

Circle 275 on Inquiry Card

Noise sensitivity problems go away— we guarantee it!

Topaz Ultra-Isolation Transformers provide an inexpensive and reliable way to supply clean, noise-free AC power to sensitive equipment such as computers, instrumentation, communication and process control equipment.

Ultra-Isolation Transformers offer the industry's best noise attenuation:

- Common-mode noise rejection greater than 145 dB.
- Transverse-mode noise rejection greater than 125 dB at 1 kHz.
- Standard models 125 VA to 130 kVA.
- Priced from $64.

Our guarantee: A Topaz Ultra-Isolation Transformer will solve your noise sensitivity problems to your complete satisfaction or we'll take it back—no questions asked.

Topaz Ultra-Isolation Transformers

3835 Ruffin Road, San Diego, CA 92123 • (714)279-0831 • TWX (910)335-1626

Your answer to line-voltage problems

Variac® Automatic Voltage Regulators

- Regulation to 0.2%
- Up to ±20% correction
- Models range from 8.7A to 85A
- Input: 50, 60 or 400 Hz; 120 or 240V

Contact your nearest GenRad sales office or write for descriptive catalog. 300 Baker Avenue, Concord, MA 01742, Telephone: (617)369-8770.

GenRad

CIRCLE 103 ON INQUIRY CARD CIRCLE 104 ON INQUIRY CARD
**VIDEO DATA DISPLAY TERMINAL**

The unit has an output on/off control, MTBF of 9600 h, and overload protection. The model 673 features a main output of ±12, ±15, 0 to ±10 V, and 12/5, 15/5, or 18/3 V; all at 2 A. The unit has an output on/off control, remote sense, ±10% output voltage adjust, overvoltage and overload protection, and MTBF of 40,000 h. Total output is 175 W. Trio Labs, Inc, 80 Dupont St, Plainview, NY 11803.

Circle 278 on Inquiry Card

### POWER MODULE

Low cost ac to dc modular power supplies, series "B" NL units provide single outputs of 5 V/6 A, 12 V/5 A, 15 V/3 A, 24 V/2.4 A, and 28 V/12 A. Std input is 115 Vac, 47 to 440 Hz with 220 Vac available. Dual primaries may also be obtained. All units feature tight regulation, low ripple, and full load operation at 50°C ambient temperature with derating to 40% at 71°C. Case size is 10% x 47% x 1/2" (14.29 x 12.38 x 6.35 cm) with mounting on three surfaces. Abbott Industrial Products Div, Abbott Transistor Laboratories, Inc, 639 S Glenwood Pl, Burbank, CA 91506.

Circle 279 on Inquiry Card

### HIGH PERFORMANCE ADC

Meeting requirements of MIL-STD-883, Level B, ZAD3214 is a 14-bit ADC, capable of withstandng severe environments. Fully encapsulated and sealed in a rugged metal case measuring 2.12 x 4.0 x 0.45" (5.38 x 10.16 x 1.14 cm), device features conversion time of 100 µs max, differential nonlinearity of ±1/2 LSB max, and input range of 0 to 10 V. Output coding is unipolar binary. Op temp range is -25 to 100°C; storage temp is -55 to 125°C. Unit is capable of withstanding peak shock of 350 G and vibration to 20 G. Zellex, Inc, 940 Detroit Ave, Concord, CA 94518.

Circle 277 on Inquiry Card

### 3-OUTPUT SWITCHING POWER SUPPLY

The model 673 features a main output of 5 V at 20 A and two additional series-regulated outputs at either ±12, ±15, ±18, 12/5, 15/5, or 18/5 V; all at 2 A. The unit has an output on/off control, remote sense, ±10% output voltage adjust, overvoltage and overload protection, and MTBF of 40,000 h. Total output is 175 W. Trio Labs, Inc, 80 Dupont St, Plainview, NY 11803.

Circle 278 on Inquiry Card

### LOW LEVEL MULTIPLEXER

LLM series, which can be assembled in configurations including 2000 individual channels, is designed to provide a low level analog input system to the company's GM series A/D conversion system. High speed solid-state switching is combined with advanced low level transformer design. Specs include common mode rejection of >130 dB from dc to 60 Hz, pumpout current of <10^-9 A; and high speed multiplexing with data sampling rates up to 3.6 kHz. Preston Scientific, Inc, 905 E Corrtes Ave, Anaheim, CA 92805.

Circle 281 on Inquiry Card

### MIL-SPEC ADC

An ADC interface module for the company's computers, model 3656 accepts bipolar (-2.5 to 2.5 V, -5 to 5 V, and -10 to 10 V) or unipolar (0 to 5 V and 0 to 10 V) differential analog input signals and performs a 12-bit conversion in 24 µs. Features include optional onboard multiplexing of up to 16 differential input channels with facilities for offboard multiplexing of up to 256 inputs, optional sample-and-hold logic, external triggering, and DMA capability. Rolm Corp, 4900 Old Ironsides Dr, Santa Clara, CA 95050.

Circle 280 on Inquiry Card

### 3-OUTPUT SWITCHING POWER SUPPLY

3-Output Switching Power Supply

### LOW LEVEL MULTIPLEXER

Low level multiplexer with 2000 individual channels, designed for low level analog input system to the company's GM series A/D conversion system. High speed solid-state switching is combined with advanced low level transformer design. Specs include common mode rejection of >130 dB from dc to 60 Hz, pumpout current of <10^-9 A; and high speed multiplexing with data sampling rates up to 3.6 kHz. Preston Scientific, Inc, 905 E Corrtes Ave, Anaheim, CA 92805.

Circle 281 on Inquiry Card

### MAGNETIC HEADS FOR FLOPPY DISC DRIVES

Magnetic heads (models 623100 and 623101) are intended for double-sided drives designed for media interchange with IBM model 43FD. Std assembly consists of ferrite/ceramic single-track mag head with a R/W and tunnel erase section, flexible PC lead-in cable, and load arm, all mounted on a flexure spring attached to a flexure support. In operation, two head assemblies face each other on opposite sides of the flexible disc. Max packing density is 3268 bits/in²; radial density is 48 tracks/in. Applied Magnetics Corp, Magnetic Head Div, 75 Robin Hill Rd, Goleta, CA 93017.

Circle 282 on Inquiry Card

---

**Give your PDP-11 a kick in the Fourier Transformation.**

Your computer could do digital signal processing a lot faster. Just plug in our MFFT Array Processor and your PDP-11 will do Fast Fourier Transformations in 160 ms for 1024 real points. That's about 10 to 20 times faster than before. No other hardware is needed. Just plug in the Elsysiec MFFT. Standard program modules are furnished in Assembly or FORTRAN language for incorporation with your software. You'll also be able to speed up array computation for correlating, transfer function, PSD, and coherence.

The cost is $6900 for PDP-11 users, plus $300 if FORTRAN programming is required. Or we'll put together the whole system, including CPU, analog I/O, MFFT and software. There is also an MFFT model for Data General Nova or Eclipse users at $5900. Call or write for details: Elsysiec, a Wave tek operation, 6150 Canoga Avenue, Suite 100, Woodland Hills, CA 91367. (213) 884-5200.
PORTABLE AUTOMATIC MODULE TESTER

Weighing approx 30 lb (13.5 kg), the unit provides the flexibility for “on-the-spot” testing of digital circuit cards or logic. Its interactive alphanumeric display system allows the operator to interact with the tester, in many cases eliminating the need for a separate test instruction manual. A microprocessor provides test sequence control. Test programs are stored on p/ROM cards which allow tests to be matched with modules prior to power turn-on. The unit automatically tests itself when turned on and can fault-isolate its own modules. Bendix Corp, Test Systems Div, Teterboro, NJ 07608.

Circle 283 on Inquiry Card

SUBMINIATURE PCB SWITCH

Snap-action S38-20H, designed for easy mounting and use with a PC board, has a flexible front mounting peg which allows the device to be simply plugged in. No additional hardware is necessary. Measuring 0.658 x 0.768 x 0.228” (16.7 x 19.5 x 5.79 mm), the unit is suitable for space-limited applications. When mounted on a PC board, the top of the switch is <1/8” (12.7 mm) above the board surface. Gold crosspoint contacts are optionally available for low energy applications. Cherry Electrical Products Corp, 3600 Sunset Ave, Waukegan, IL 60085.

Circle 284 on Inquiry Card

ALPHANUMERIC IMPACT PRINTER

Capable of printing up to 3 lines/s for numeric and 1.5 lines/s for alphanumeric, PR1500 printers offer full 54-char set and multicopy printing capabilities. Characters for every three of the 15 columns are formed by “spanning hammers.” Device offers 500-ms start-up time with subsequent line feed of up to 10 lines/s. Drive motor power consumption is 11 W. Options include drum type fonts, 50-Hz operation, and vertical mounting. Sheldon-Sodeco Div, Landis & Gyr, Inc, 4 Westchester Plaza, Elmsford, NY 10523.

Circle 285 on Inquiry Card

Solve your security problems with OAK’s complete line of KEYLOCK AND KEY SWITCHES

Logic to 38 amps, UL recognized

ANTI-STATIC keylock switches, logic level and rated to 4 amps, protect equipment against static discharges to 20,000 volts.

HIGH AND LOW POWER key and keylock switches are available from 2 to 12 positions in almost any switching combination or power requirement.

Many types are stocked by Oak distributors. Call or write for additional information.

OAK Industries Inc.
SWITCH DIVISION/CRYSTAL LAKE, ILLINOIS 60014


For more information, Circle 106 on Inquiry Card.
Have a salesman call. Circle 107 on Inquiry Card.
Acoustic Couplers and Modems
Applications brochure outlines specs on products which allow data communications for remote computer access, TWX, and computer end send or receive devices. Omnitec Data Corp, Phoenix, Ariz. Circle 300 on Inquiry Card

Precision Miniature Motors
Application factors and ac/dc motor performance are discussed in Mini Motor Idea Index, Vol II describing 21 motors which perform multiple functions in single units. TRW Globe Motors, an Electronic Components Div of TRW Inc, Dayton, Ohio. Circle 301 on Inquiry Card

Multiplier Module
Features of the 602 4-quadrant multiplier module and mounting kit are provided in brochure, along with theory of operation, applications, specs, and accuracy information. Calex Mfg Co, Inc, Pleasant Hill, Calif. Circle 302 on Inquiry Card

Keyboards and Switches
Bulletin furnishes specs, features, materials, layouts, dimensions, and diagrams on the Wild Rover® PCK series keyboards and switches for Touch-Tone® and business machine uses, or custom design. Refac Electronics Corp, Winsted, Calif. Circle 303 on Inquiry Card

Cooling Systems
Illustrated catalog includes specs, options, RFI shielding information, mechanical drawings, and pressure charts for line of cooling systems ranging from 200 to 1200 ft³/min. Zero Corp, Burbank, Calif. Circle 304 on Inquiry Card

Switching Relay
Basics of the modified type D2A Multi-reed® relay for use in low level, multiple signal measurement applications are presented in technical bulletin. Thermosen, Inc, Stamford, Conn. Circle 305 on Inquiry Card

Planar Interconnect Systems
Illustrated fold-out brochure briefly covers line of round and flat conductor planar laminated and bonded cables, and associated connectors. Spectra-Strip, Garden Grove, Calif. Circle 306 on Inquiry Card

Education and Development Microcomputer
Descriptions, specs, accessories, and block diagrams of the 8080A 8-bit microprocessor-based MMD-1 Mini-Micro Designer are furnished in brochure. E&L Instruments, Inc, Derby, Conn. Circle 307 on Inquiry Card

Electronic Packaging Hardware and Services
An overview of available hardware—wire-wrap boards, cards, files, panels, and large assemblies—as well as optional wiring and documentation services is offered in illustrated brochures. EECO, Santa Ana, Calif. Circle 308 on Inquiry Card

Uninterruptible Power Systems
Data sheets for line of UPS modules rated from 25 to 600 kVA feature information on electrical, physical, and environmental specs; standard features; options; and battery specs. Teledyne Inet, Gardena, Calif. Circle 309 on Inquiry Card

Printers/Plotters
Brochure considers various techniques and applications of all printer/plotters, including drive and toning systems, microprocessors, output media, system configurations, and terminology. Varian Graphics, Palo Alto, Calif. Circle 310 on Inquiry Card

IC Chips
Guaranteed electrical and mechanical specs of std line of linear ICs which are available in three electrical grades are listed in catalog. Precision Monolithics, Inc, Santa Clara, Calif. Circle 311 on Inquiry Card

Data Communications Equipment
A 12-panel short-form folder provides details and photos of family of equipment and systems that monitor, control, and test data communications systems. Spectron Corp, Mt Laurel, NJ. Circle 312 on Inquiry Card

Semiconductor Testers
Condensed specs highlight brochure featuring four discrete semiconductor test instruments, probe, and Dynapeak™ digital-pulse testing technique. B&K-Precision, Chicago, Ill. Circle 313 on Inquiry Card

Microprocessor-Based Control System
Diagram and photos illustrate bulletin discussing key features of the 8000 ASCII computer interface and centralized control system, and information on the optional display and backup panel. Beckman Instruments, Inc, Process Instruments Div, Fullerton, Calif. Circle 314 on Inquiry Card

Video RAM TV Controllers
Summarizing physical and electrical characteristics, brochure introduces family of VRAM controllers which provide an alphanumeric or graphic interface between a microprocessor and TV CRT. Matrox Electronic Systems, Montreal, Quebec, Canada. Circle 315 on Inquiry Card

Miniaturized Momentary Action Pushbutton Switch
Product bulletin examines the Hi-D switch® with molded box construction and PC terminals, presenting diagrams, features, mounting and wiring information, and material specs. Switchcraft, Inc, Chicago, Ill. Circle 316 on Inquiry Card

Mineral Insulated Thermocouples
General features and ordering information for 13 basic types of thermocouples are depicted in tables, drawings, and wire gauge charts contained in catalog. Gulton Industries, Inc, Measurement and Control Systems Div, East Greenwich, RI. Circle 317 on Inquiry Card

Ceramic Capacitors
Complete with charts and graphs, catalog discusses monolithic and glass encapsulated capacitors offered with various dielectrics, voltages, temp ranges, and capacitance tolerances. GTI Corp, Capacitor Div, San Diego, Calif. Circle 318 on Inquiry Card

Testing Instruments and Systems
Illustrations and technical data in summary catalog cover measuring and electrical instruments used for such measurements as high and low resistance, speed, and power factor. James G. Biddle Co, Plymouth Meeting, Pa. Circle 319 on Inquiry Card

Tone Relaying Test Set
Complete with technical descriptions, specs, and applications, brochure provides an in-depth discussion of a concept in evaluation of tone transfer trip systems and FSK tones using the model 675 test set. RFL Industries, Inc, Boonton, NJ. Circle 320 on Inquiry Card

179
### GUIDE TO PRODUCT INFORMATION

#### MATERIALS
- **METALS AND METAL FORMS**
  - Cast Aluminum Plate
  - Alumax Mill Products

- **PLASTICS AND PLASTIC FORMS**
  - Plastic Materials
  - General Electric/Plastic

#### HARDWARE
- **BREADBOARDS**
  - Cambridge Thermionic
- **CONNECTORS AND INTERCONNECTION SYSTEMS**
  - Connectors
    - AMP Amphenol Connector Systems/Bunker-Ramo
  - Fiber Optic Cable Connectors
  - High Density Connectors
  - Interface Connectors
  - Test Connectors
- **SOCKETS**
  - 20- and 24-Pin Sockets
  - Avag Interconnection Products
  - Zero Insertion Force Socket
  - Molex
- **INDICATORS; READOUTS; DIGITAL DISPLAYS; LAMPS**
  - DIL Alphanumeric LCD Hamlin
  - 0.5" High LED Displays
  - Industrial Electronic Engineers

#### COMPONENTS AND ASSEMBLIES
- **FILTERS**
  - Active Filter Modules
  - Sprague Electric
- **MAGNETIC COMPONENTS**
  - Flexible Disc Drive Magnetic Heads
  - Applied Magnetics/Magnetic Head
- **MOTORS; ROTATIVE COMPONENTS**
  - Stepper Motors
  - North American Phillips Controls
  - Gearmotor
  - Pittman
- **SERVOMOTORS**
  - Torque Systems
  - TRW Globe Motors/Electronic Components/TRW
  - DC Servo Motor Controls
  - PMI Motors/Kollmorgen
- **PHOTODEVICES; PHOTODEVICE ASSEMBLIES**
  - Fast Switching Infrared LEDs
  - NEC America/ Electron Devices
  - Opto-Isolators
  - Clairex Electronics/Clairex
- **POWER SOURCES, REGULATORS, AND PROTECTORS**
  - Power Supplies
  - Switching Power Supplies
  - Gould Instrument Systems/Advance
  - Pioneer Magnetics
  - Trio Labs
  - Microcomputer Power Supplies
  - Boschert Associates
  - Calex Manufacturing
  - Power Module
  - Abbott Industrial Products/Abbott Transistor Laboratories

#### CIRCUITS
- **CIRCUIT CARDS AND MODULES**
  - Core Memory Boards
  - Dataram
  - Semiconductor Memory Boards
  - Intel Memory Systems
  - Analog I/O Systems
  - Analog Devices
  - Burr-Brown
  - Interface Boards
  - MDB Systems
  - Single Board Interface Controller
  - Custom Systems
  - Computer/Communication Interface Board
  - Able Computer Technology
  - Active Filter Modules
  - Sprague Electric
  - Voice Record/Playback System
  - Comex Systems
  - Microprocessor-Based Multiplexing System
  - Timer
  - Modular Time-Division Multiplex System
  - Digicable
  - Microcomputer Data Acquisition Board
  - Adac
  - Data Acquisition Module
  - Data Translation
  - High Performance ADC
  - Zellex
  - MIL-Spec ADC
  - Rohm
  - S-D Tracking Converter
  - Transmagnetics

#### MEMORY/STORAGE EQUIPMENT
- **BUFFERS; MEMORIES**
  - Intelligent Cassette Buffer/Buffet
  - Western Union Data Services

#### FLEXIBLE DISC UNITS
- **Flexible Disc Drives**
  - California Computer Products
  - Charles River Data Systems
  - Control Data
  - Memorex/OEM
  - Shugart Associates
  - Wangco/Perkin-Elmer Data Systems
  - Flexible Disc Drives

#### MAGNETIC CORE MEMORIES
- **Core Memory Systems**
  - Ampex/Memory Products
  - Dataram
  - Core Memory Boards
  - Plessey Microsystems

#### MAGNETIC DISC AND DRUM UNITS
- **Disc Drives**
  - Diablo Systems
  - Harris/Computer Systems
  - ISS/Spyer Unilac
  - Okidata
Disc Systems
AMCOMP .............................................. 101
Datalux ........................................... 169
Xylogics/OEM Components .................. 171
Disc Controller
Diva Systems ................................. 145
Cartridge Disc System
Plessey Microsystems ....................... 26
Drum Memory System
Vermont Research ............................. 173
MAGNETIC TAPE UNITS
Tape Drive
Qantex/North Atlantic Industries .... 132
Tape Transport
Wangco/Perkin-Elmer Data Systems ... 170
Tape Controllers
Datum ........................................... 172
Tape Recorders
Kennedy ........................................ 1
Tape Recorder/Reproducer
Sangamo Weston/Data Recorder ....... 174
Cassette Recorders
Electronic Processors .................... 164
Raymond Engineering ..................... 161
Techran Industries ......................... 164
Cartridge Recorder
Epicom ......................................... 152
Cartridge Recorder/Mini-computer Interface
Tandberg Data ............................... 167
OTHER TYPES OF MEMORY/STORAGE EQUIPMENT
Tracking Tape
Pericom ....................................... 175
ROM/RAM PROGRAMMERS AND SIMULATORS
p/ROM Programmer
Data I/O ........................................ 164
SEMICONDUCTOR MEMORIES
Memory ICs
Fairchild/Semiconductor Operation ... 12
NEC Microcomputers ...................... 83
Texas Instruments/Components .... 40
RAMs
Syntek ......................................... 148
Schottky RAMs
Texas Instruments/Components .... 146
4K RAMs
Fairchild Camera and Instrument/LSI Group ... 142
Mostek ........................................ 68
EAROM
General Instrument/Microelectronics ... 142
Bipolar p/ROMs
Raytheon Semiconductor .................. 146
EPROMs
American Microsystems .................... 148
16K EPROMs
Intel ........................................ 44
Semiconductor Memory Boards
Plessey Microsystems ..................... 97
Semiconductor Memory Systems
Infotek ......................................... 163
Intel Memory Systems ..................... 129, 174
Monolithic Systems ......................... 122
National Semiconductor .................. 155

INPUT/OUTPUT AND RELATED EQUIPMENT
AUDIO RESPONSE EQUIPMENT
Voice Response System .................... 171
Voice Record/Playback System
Conex Systems ............................... 160
Speech Synthesizer
Cybernetic Systems ......................... 162
DATA TERMINALS
(See also Graphic Equipment)
Matrix Teleprinter ........................... 174
Display Terminal
Volker-Craig ................................ 177
CRT Display Terminals
Datamatics .................................. 71
Delta Data Systems ......................... 100
Research ...................................... 158
SOROC Technology ......................... 168
Intelligent CRT Display Terminals
Datagraphix .................................. 176
Zentec ......................................... 149
DISPLAY EQUIPMENT
(See also Data Terminals and Graphic Equipment)
CRT Displays
Ball Brothers Research/Electronic Display ... 107
Color CRT Display
Aydin Controls ................................ 10
Gas Plasma Displays ....................... 147
Alphanumeric Graphic Display Terminal
Ramtek ......................................... 150
GRAPHIC EQUIPMENT
Graphic Display Terminal
Hughes Aircraft/Image and Display Products ... 15
Alphanumeric Graphic Display Terminal
Ramtek ......................................... 150
Graphic Display Systems
Genisco Computers/Genisco Technology ... 172
Tektronix/Instrument Display ........ 51
Data Tablet/Digizer
GTCO ........................................ 154
Graphic Unit for Programmable Calculators
K&W Electronics ............................. 169
INTERFACE EQUIPMENT; CONTROLLERS
Interface Boards
MDB Systems .................................. 170
Cartridge Recorder/Mini-computer Interface
Tandberg Data ............................... 167
Computer/Communication Interface Board
Able Computer Technology ............. 170
Instrument-to-Teleprinter Interface
Nationwide Electronic Systems .... 158
Single-Board Interface Controller
Custom Systems ............................ 168
Disc Controller
Diva ........................................... 145
Tape Controllers
Datum ........................................... 172
KEYBOARD EQUIPMENT
Keyboard Modules
Grayhill ........................................ 174
Low Cost Keyboard
Current Industries ......................... 166
I/O Typewriter
CPT ........................................... 167
PLOTTING EQUIPMENT
Plotter
Houston Instrument/Bausch & Lomb ... 74
4-Color X-Y Plotter
Hewlett-Packard ............................ 156
PRINTER/PLottERS
Printer/Plotter
Printronic ................................... 133
Electrostatic Printer/Plotter
Versatec/Xerox ................................ 48
PRINTING EQUIPMENT
Printers
Business Systems Technology .... 169
Scope Data ................................... 29
OEM Printer
Teletype ...................................... 72
Intelligent Printer ......................... 63
Programmable Printer
Dataroyal .................................... 152
Line Printers
Florida Data ................................ 5
Houston Instrument/Bausch & Lomb ... 167
Military-Qualified Line Printers
Dataproducts ................................ 156
Serial Printers
Centronics Data Computer .................. 139
Tally ........................................... 2
Impact Printers
Digital Group ............................... 130
Sheldon-Sodco/Landis & Gyr .......... 178
Dot Matrix Printers
C. Itho Electronics ....................... 184
PUNCHED TAPE EQUIPMENT
Punched Tape Readers
Chalcio Engineering ...................... 106
Decitak/Jamesbury ......................... 113
Paper Tape Reader
Stoppani Electronic ....................... 130
Paper Tape Reader/Punch
Data Specialties ........................... 168
SOURCE DATA COLLECTION EQUIPMENT
Data Collection Terminals
Epic Data ...................................... 157
Optical Badge Reader
Taurus ......................................... 154
COMPUTERS AND COMPUTER SYSTEMS
AUTOMATIC TEST SYSTEMS
Automatic Logic Testers
John Fluke Design/Testing ............ 23
GenRad ....................................... 91
COMPUTER AUXILIARY UNITS
Arithmetic Processors
Floating Point Systems ................. Cover II
MICROCOMPUTERS AND MICROPROCESSORS
Microcomputers
Texas Instruments/Components .......... 169
Intelligent Systems ....................... 24
Plessey Microsystems ..................... 153
Zilog ........................................ 59
Single-Chip Microcomputers
Rockwell International/ 
Microelectronic Device .............. 126
Single-Board Microcomputer
Motorola ...................................... 128
Portable Microcomputers
Realistic Controls ......................... 124
Microcomputer Systems
GNAT Computer ............................ 126
Intel ........................................... 54
Microprocessor
Bell Telephone Laboratories/Research and Development
Bell System ................................. 124
Ruggedized Microprocessor
Texas Instruments/Components .... 132
Microprocessor Family
Zilog ........................................ 59
Microprocessor System
Omega Controls ............................ 126
Microprocessor Development Systems
Tektronix ..................................... 120
Microprocessor Board Logic Tester
Fluke Trendar ............................... 160
Microcomputer Software
Wintel ......................................... 16
In-Memory Operating System
Microkit ...................................... 124
Reloatable Software
Technical Labs ............................. 128
MINICOMPUTERS; SMALL- AND MEDIUM-SCALE COMPUTERS
Minicomputers
Harris/Computer Systems .......... 109
Interdata/Perkin-Elmer Data Systems ... 125
Ruggedized Minicomputer
Rolv ......................................... 105
Minicomputer Systems
Texas Instruments/Digital Systems ... 16
DATA COMMUNICATIONS EQUIPMENT
COMMUNICATIONS CONTROLLERS
Microprocessor Communications Concentrator
Federal Screw Works/Vocal Interface ... 158
Corporate Message Switching System
Northfield Electronics .................. 174
181
<table>
<thead>
<tr>
<th>Company Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advertised Company</td>
<td>Page</td>
</tr>
<tr>
<td>ADAC Corp.</td>
<td>173</td>
</tr>
<tr>
<td>Alumax Mill Products</td>
<td>Cover III</td>
</tr>
<tr>
<td>AMCOMP, Inc.</td>
<td>101</td>
</tr>
<tr>
<td>AMP, Inc.</td>
<td>60, 61</td>
</tr>
<tr>
<td>Ampex Corp.</td>
<td>Memory Products Div. 127</td>
</tr>
<tr>
<td>Amphenol Connector Systems</td>
<td>Bunker-Ramo Corp. 36, 37</td>
</tr>
<tr>
<td>Analog Devices</td>
<td>43, 64, 65</td>
</tr>
<tr>
<td>A P Products</td>
<td>19</td>
</tr>
<tr>
<td>Aydin Controls</td>
<td>10</td>
</tr>
<tr>
<td>Ball Brothers Research Corp.</td>
<td>Electronic Display Div. 107</td>
</tr>
<tr>
<td>BEI Electronics, Inc.</td>
<td>Controls and Instruments Div. 160</td>
</tr>
<tr>
<td>Burn-Brown Research Corp.</td>
<td>121</td>
</tr>
<tr>
<td>Burroughs Corp.</td>
<td>147</td>
</tr>
<tr>
<td>Cambridge Thermionic Corp.</td>
<td>24</td>
</tr>
<tr>
<td>Centralab Electronics Div.</td>
<td>Globe-Union, Inc. 35</td>
</tr>
<tr>
<td>Centronics Data Computer Corp.</td>
<td>139</td>
</tr>
<tr>
<td>Chalco Engineering</td>
<td>106</td>
</tr>
<tr>
<td>Computer Design Publishing Corp.</td>
<td>i-iv, 106</td>
</tr>
<tr>
<td>Computer Products, Inc.</td>
<td>7</td>
</tr>
<tr>
<td>Continental Specialties Corp.</td>
<td>111</td>
</tr>
<tr>
<td>Control Data Corp.</td>
<td>11</td>
</tr>
<tr>
<td>Data General Corp.</td>
<td>135</td>
</tr>
<tr>
<td>Datamedia Corp.</td>
<td>71</td>
</tr>
<tr>
<td>Datacom Corp.</td>
<td>21</td>
</tr>
<tr>
<td>Data Specialties, Inc.</td>
<td>168</td>
</tr>
<tr>
<td>Data Systems Design, Inc.</td>
<td>47</td>
</tr>
<tr>
<td>Datum, Inc.</td>
<td>172</td>
</tr>
<tr>
<td>Decitek, Div. of Jamesbury Corp.</td>
<td>113</td>
</tr>
<tr>
<td>Delta Data Systems Corp.</td>
<td>100</td>
</tr>
<tr>
<td>Diablo Systems, Inc.</td>
<td>Cover IV</td>
</tr>
<tr>
<td>Diva, Inc.</td>
<td>145</td>
</tr>
<tr>
<td>E &amp; L Instruments, Inc.</td>
<td>169</td>
</tr>
<tr>
<td>Electronic Industries Association</td>
<td>159</td>
</tr>
<tr>
<td>Electro Rent Corp.</td>
<td>73</td>
</tr>
<tr>
<td>Elytec, a Wavelet Operation</td>
<td>177</td>
</tr>
<tr>
<td>Epic Data Corp.</td>
<td>157</td>
</tr>
<tr>
<td>Ex-Cell-O Corp., Remex Div.</td>
<td>56, 57</td>
</tr>
<tr>
<td>Fairchild, Semiconductor Operation Div.</td>
<td>12, 13</td>
</tr>
<tr>
<td>Floating Point Systems</td>
<td>Cover II</td>
</tr>
<tr>
<td>Florida Data Corp.</td>
<td>5</td>
</tr>
<tr>
<td>John Fluke Manufacturing Co., Inc.</td>
<td>23</td>
</tr>
<tr>
<td>Frost &amp; Sullivan, Inc.</td>
<td>184</td>
</tr>
<tr>
<td>General Electric Co., Plastic Products Div.</td>
<td>67</td>
</tr>
<tr>
<td>Genisco Computers, Div. of Genisco Technology Corp.</td>
<td>172</td>
</tr>
<tr>
<td>GenRad, Inc.</td>
<td>91, 176</td>
</tr>
<tr>
<td>Gould, Inc.</td>
<td>Advance Div. 137</td>
</tr>
<tr>
<td>Grayhill, Inc.</td>
<td>174</td>
</tr>
<tr>
<td>GTCO Corp.</td>
<td>154</td>
</tr>
<tr>
<td>Harris Corp., Computer Systems Div.</td>
<td>109</td>
</tr>
<tr>
<td>Hewlett-Packard Corp.</td>
<td>52, 53, 118</td>
</tr>
<tr>
<td>Houston Instrument Corp., Div. of Bausch &amp; Lomb, Inc.</td>
<td>74, 167</td>
</tr>
<tr>
<td>Hughes Aircraft Co., Image &amp; Display Products</td>
<td>15</td>
</tr>
<tr>
<td>Infortek Systems</td>
<td>163</td>
</tr>
<tr>
<td>Integrated Computer Systems</td>
<td>114</td>
</tr>
<tr>
<td>Intelligent Systems Corp.</td>
<td>24, 25</td>
</tr>
<tr>
<td>Intel Corp.</td>
<td>44, 45, 54</td>
</tr>
<tr>
<td>Intel Memory Systems</td>
<td>129</td>
</tr>
<tr>
<td>Intersil, a unit of Perkin-Elmer Data Systems</td>
<td>125</td>
</tr>
<tr>
<td>ISS/Spery Univac</td>
<td>143</td>
</tr>
<tr>
<td>C. Ith Electronics</td>
<td>184</td>
</tr>
<tr>
<td>Kennedy Co.</td>
<td>1</td>
</tr>
<tr>
<td>KeyTek Instrument Corp.</td>
<td>175</td>
</tr>
<tr>
<td>Kurz-Kasch, Inc.</td>
<td>178</td>
</tr>
<tr>
<td>MDB Systems, Inc.</td>
<td>170</td>
</tr>
<tr>
<td>Memorex OEM</td>
<td>115</td>
</tr>
<tr>
<td>Micro-Switch</td>
<td>38</td>
</tr>
<tr>
<td>Monolithic Systems, Inc.</td>
<td>122, 123</td>
</tr>
<tr>
<td>Mostek</td>
<td>68, 69</td>
</tr>
<tr>
<td>National Semiconductor Corp.</td>
<td>155</td>
</tr>
<tr>
<td>NEC Microcomputers, Inc.</td>
<td>83</td>
</tr>
<tr>
<td>Nefi Instruments Corp.</td>
<td>92</td>
</tr>
<tr>
<td>North American Philips Controls Corp.</td>
<td>4</td>
</tr>
<tr>
<td>Oak Industries, Inc.</td>
<td>178</td>
</tr>
<tr>
<td>Okidata Corp.</td>
<td>119</td>
</tr>
<tr>
<td>Patents International Affiliates</td>
<td>182</td>
</tr>
<tr>
<td>The Pittman Corp.</td>
<td>162</td>
</tr>
<tr>
<td>Philips Test &amp; Measuring Instruments, Inc.</td>
<td>166</td>
</tr>
<tr>
<td>Plessey Microsystems</td>
<td>26, 27, 97, 153</td>
</tr>
<tr>
<td>Printronix, Inc.</td>
<td>133</td>
</tr>
<tr>
<td>Qantex, Div. of North Atlantic Industries, Inc.</td>
<td>132</td>
</tr>
<tr>
<td>Qume Corp.</td>
<td>63</td>
</tr>
<tr>
<td>Raymond Engineering, Inc.</td>
<td>161</td>
</tr>
<tr>
<td>Research, Inc.</td>
<td>158</td>
</tr>
<tr>
<td>RoM Corp.</td>
<td>105</td>
</tr>
<tr>
<td>Scope Data, Inc.</td>
<td>29</td>
</tr>
<tr>
<td>Shugart Associates</td>
<td>131</td>
</tr>
<tr>
<td>SOROC Technology, Inc.</td>
<td>168</td>
</tr>
<tr>
<td>Systems Engineering Laboratories</td>
<td>32, 33</td>
</tr>
<tr>
<td>Tally Corp.</td>
<td>2</td>
</tr>
<tr>
<td>Techtron Industries, Inc.</td>
<td>164</td>
</tr>
<tr>
<td>Tektronix, Inc.</td>
<td>8, 9, 31, 84</td>
</tr>
<tr>
<td>Information Display Div.</td>
<td>51</td>
</tr>
<tr>
<td>Teletype Corp.</td>
<td>72</td>
</tr>
<tr>
<td>TEXAS INSTRUMENTS INCORPORATED, Components Div.</td>
<td>40, 41</td>
</tr>
<tr>
<td>Digital Systems Div.</td>
<td>16, 17</td>
</tr>
<tr>
<td>Topaz Electronics</td>
<td>176</td>
</tr>
<tr>
<td>Trio Labs, Inc.</td>
<td>164</td>
</tr>
<tr>
<td>TRW Globe Motors, an Electronic Components Div. of TRW, Inc.</td>
<td>160</td>
</tr>
<tr>
<td>TRW Systems, Inc.</td>
<td>165</td>
</tr>
<tr>
<td>Velox</td>
<td>162</td>
</tr>
<tr>
<td>Versatec, a Xerox Company</td>
<td>48, 49</td>
</tr>
<tr>
<td>Wangco, Inc., a unit of Perkin-Elmer Data Systems</td>
<td>141</td>
</tr>
<tr>
<td>Wintek Corp.</td>
<td>156</td>
</tr>
<tr>
<td>Xylotek, OEM Components Group, Inc.</td>
<td>171</td>
</tr>
<tr>
<td>Zentec Corp.</td>
<td>149</td>
</tr>
<tr>
<td>Zilog</td>
<td>59</td>
</tr>
</tbody>
</table>

*Not appearing in subscribers' copies*
Frost & Sullivan has completed a 288-page report which analyzes financial transactions in the retail environment, projects changes which will occur, and forecasts the market for the next decade for payment terminals (3 types), banking terminals 2 types, and for peripheral devices. The inputs for the report were: very extensive questionnaire surveys of retailers and financial institutions; personal telephone calls to supplement the questionnaire survey; in-depth interviews with financial institutions and retailers; and the industry expertise of the project directors who have consulted extensively for banks in utilizing new technology to process financial transactions over telecommunications networks.

Price: $675. Send your check or we will bill you. For free descriptive literature, plus a detailed Table of Contents, please call or write:

FROST & SULLIVAN, INC.
106 Fulton Street
New York, New York 10038
(212) 233-1080
Alumax Mic-6 cast aluminum plate. All it needs are your finishing touches.

By the time our Mic-6 cast plate reaches you, the tough work has already been done. It's been stress-relieved, precision-machined and cut to size. All you do is finish it.

What can you do with it? Almost anything. Mic-6 can be sawed, drilled, tapped or milled. And it can be welded or anodized. All at speeds compatible with today's processing equipment.

Mic-6 is held to exceedingly close tolerances. Plate thickness is \( \pm 0.005'' \). And its fine, precision-machined surface finish (typically 25 micro-inch) eliminates the high costs of in-plant surface machining.

All in all, it's the "answer material" for computers, printing systems, instrumentation, electronics and other high-spec OEM industries. It saves you the costs of permanent mold castings. And frees you from the eccentricities of wrought plate.

See your nearby Alumax distributor. Or write for the Mic-6 brochure that gives you complete information and specs.

Mic-6 cast aluminum plate from Alumax. We started it, you finish it.
When we made the Series 400 a family of drives, we designed them to save you a lot of money. Now you can upgrade capacity or introduce new products without it costing you an arm and a leg. By designing-in interface, media, recording technology and transfer rate compatibility, we help you upgrade capacity without rewriting new software or having to redesign your cabinets, interfaces or controllers. You save money. Then we help you reduce your manufacturing and inventory costs because our Series 400 family compatibility cuts your drive, controller and cabinet inventories. And, Series 400 drives also reduce your training and documentation costs. Your Diablo representative can show you how to save money with Series 400 drives. Call him today. Diablo Systems, Inc., 24500 Industrial Blvd., Hayward, California 94545 or Diablo Systems, S.A. Avenue de Fre, 263 1180 Brussels, Belgium.

Diablo Systems, Incorporated
A Xerox Company
CIRCLE 112 ON INQUIRY CARD

Have you really looked at your Disk Drive ownership cost?