GENERAL DESCRIPTION

W83628F is a PCI-to-ISA bus conversion IC. W83629D is a condensed centralizer IC for IRQ and DMA control. W83628F and W83629D together form a complete set for the PCI-to-ISA bridge.

For the new generation Intel chipset Camino and Whitney, featuring LPC bus, there is no support for ISA bus and slots. However the demand of ISA devices still exist. For such case, W83628F plus W83629D are the best companion solution for the non-ISA chipset. Also the packages of W83628F (128-QFP) and W83629D (48-LQFP) had been chosen to be the most economic solution for save the M/B board layout size and cost.

For the new generation chipset featuring LPC interface and support no ISA bus, W83627HF/F (Winbond LPC I/O) together with the set of W83628F and W83629D is the complete solution.

FEATURES

- PCI to ISA Bridge
  - Full ISA Bus Support including ISA Masters
  - 5V ISA and 3.3V PCI interfaces
  - PC/PCI DMA protocol for Software Transparent
  - IRQ Serializer for ISA Parallel IRQ transfer to Serial IRQ
  - Supports 3 fully ISA Compatible Slots without Buffering
  - PCI Bus at 25MHz, 33MHz and up to 40MHz
  - Supports Programmable ISA Bus Divide the PCI Bus Clock into 3 or 4
  - All ISA Signals can be Isolate
  - Supports Configuration registers for programming performance

PACKAGE

- 128-pin PQFP for W83628F
- 48-pin LQFP for W83629D
BLOCK DIAGRAM OF W83628F
BLOCK DIAGRAM OF W83629D

- PCIRST#
- PCICLK
- NOGO
- HS[2:0]
- ISAREQ#
- ISAGNT#
- SERIRQ
- 3.3V
- 5V

PCI Host & Bridge Set
Handshaking Logic

PCI/PCI Interface

Serial to Parallel IRQ

DREQ[7:5,3:0]
DACK[7:5,3:0]#
TC

IRQ[15,14,12:9,7:3]

Power Supply
PIN CONFIGURATION FOR 628F
PIN CONFIGURATION FOR 629D
1. PIN DESCRIPTION

Note: Please refer to Section 13.2 DC CHARACTERISTICS for details.

I/O 12t  - TTL level bi-directional pin with 12 mA source-sink capability
I/O 24t  - TTL level bi-directional pin with 24 mA source-sink capability
I/O 12tp3 - 3.3V TTL level bi-directional pin with 12 mA source-sink capability
I/O 24tp3 - 3.3V TTL level bi-directional pin with 24 mA source-sink capability
I/OD 12t  - TTL level bi-directional pin open drain output with 12 mA sink capability
I/O 24t  - TTL level bi-directional pin with 24 mA source-sink capability
OUT 12t  - TTL level output pin with 12 mA source-sink capability
OUT 24t  - TTL level output pin with 24 mA source-sink capability
OUT 12tp3 - 3.3V TTL level output pin with 12 mA source-sink capability
OUT 24tp3 - 3.3V TTL level output pin with 24 mA source-sink capability
OD 12  - Open-drain output pin with 12 mA sink capability
OD 24  - Open-drain output pin with 24 mA sink capability
IN cs  - CMOS level Schmitt-trigger input pin
IN t  - TTL level input pin
IN td  - TTL level input pin with internal pull down resistor
IN ts  - TTL level Schmitt-trigger input pin
IN tsp3  - 3.3V TTL level Schmitt-trigger input pin

1.1 W83628F PIN DESCRIPTION

1.1.1 PCI Interface

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD[31:0]</td>
<td>19-26,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>30-37,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>52-59,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>61-63,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>66-70</td>
<td>I/O 24tp3</td>
<td><strong>PCI Bus Address and Data Signals.</strong> The standard PCI address and data lines. Address is driven with FRAME# assertion, data is driven or received in following clocks.</td>
</tr>
<tr>
<td>C/BE[3:0]#</td>
<td>28,45,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>51,60</td>
<td>I/O 24tp3</td>
<td><strong>PCI Bus Command and Byte Enables.</strong> During the address phase of a transaction C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# are used as Byte Enables.</td>
</tr>
<tr>
<td>PCICLK</td>
<td>47</td>
<td>IN t</td>
<td><strong>PCI Bus System Clock.</strong> PCICLK provides timing for all transactions on the PCI bus. All other PCI signals are sampled on the rising edge of PCICLK, and all timing parameters are defined with respect to this edge.</td>
</tr>
<tr>
<td>PCLK_OUT</td>
<td>48</td>
<td>OUT 12t</td>
<td><strong>PCI Bus System Clock DPLL Output.</strong> The PCLK_OUT can reduce the PCICLK Loading and it produced from internal DPLL.</td>
</tr>
</tbody>
</table>
### 1.1.1 PCI Interface, continued

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>FRAME#</td>
<td>40</td>
<td>I/O₂₄tp³</td>
<td><strong>Frame Signal.</strong> FRAME# is driven by the current PCI bus master to indicate the beginning and duration of an access.</td>
</tr>
<tr>
<td>IDSEL</td>
<td>29</td>
<td>I/O₁₇tp³</td>
<td><strong>Initialization Device Select.</strong> IDSEL is used as a chip select during configuration read and write transactions. This signal should be externally tied to one of the upper 21 address signals.</td>
</tr>
<tr>
<td>STOP#</td>
<td>39</td>
<td>I/O₁₂tp³</td>
<td><strong>Bus Stop#.</strong> STOP# indicates the current target is requesting the master to stop the current PCI bus transaction.</td>
</tr>
<tr>
<td>IRDY#</td>
<td>41</td>
<td>I/O₁₂tp³</td>
<td><strong>Initiator Ready.</strong> IRDY# indicates the initiating agent ability to complete the current data phase of the PCI bus transaction.</td>
</tr>
<tr>
<td>TRDY#</td>
<td>42</td>
<td>I/O₁₂tp³</td>
<td><strong>Target Ready.</strong> TRDY# indicates the target agent's ability to complete the current data phase of the PCI bus transaction.</td>
</tr>
<tr>
<td>DEVSEL#</td>
<td>43</td>
<td>I/O₁₂tp³</td>
<td><strong>Device Select.</strong> W83628F drives DEVSEL# to indicate that it is the target of the current PCI bus transaction. W83628F uses subtractive decoding and the NOGO protocol to claim PCI transactions.</td>
</tr>
<tr>
<td>SERR#</td>
<td>45</td>
<td>OD₁₂</td>
<td><strong>System Error.</strong> SERR# can be pulsed active by any PCI agent that detects a system error condition.</td>
</tr>
<tr>
<td>PAR</td>
<td>49</td>
<td>I/O₁₂tp³</td>
<td><strong>Parity Signal.</strong> W83628F generates even parity across AD[31:0] and C/BE[3:0]#.</td>
</tr>
<tr>
<td>PCIRST#</td>
<td>71</td>
<td>I/O₁₂tp³</td>
<td><strong>PCI Reset.</strong> W83628F receives PCIRST# as a reset from the PCI Bus.</td>
</tr>
</tbody>
</table>

### 1.1.2 Control Logic and Handshaking Signals

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
</table>
| HS[2:0] | 112-114 | I/O₁₂ | **Handshaking Signals.** HS[2:0] connected to W83629D for PCI to ISA SET handshaking signals.  

   **HS1 is handshaking Signal 1, this pin weak pulled-down during PCIRST# is asserted, and apply a pull-up resistor(4.7Kohm) to this pin disables ISA bridge subtraction decoder.**

| ISOLATE# | 72 | I/O₁₂tp³ | **Isolation Control Input.** Isolate# is an active low signal by user programming to control the W83628F all output signals to Isolation and Tri-state. |
| NOGO    | 76 | I/O₁₂tp³ | **NOGO,** This signal indicates which master initiated the current transaction and also indicates whether or not the current bus cycle is targeted for the ISA bus. This signal is a point-to-point connection between PCI HOST Bridge and W83628F. |
## ISA Interface Signals

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SA[19:17]</td>
<td>98-96</td>
<td>OUT24t</td>
<td><strong>System Address Bus.</strong> These are the upper address lines that define the ISA's byte granular address space (up to 1 Mbyte). SA[19:17] are at an unknown state upon PCIRST#.</td>
</tr>
<tr>
<td>SA[16:0]</td>
<td>94-83, 81-77</td>
<td>I/O24t</td>
<td><strong>System Address Bus.</strong> These are the bi-directional lower address lines that define the ISA's byte granular address space (up to 1 Mbyte). SA[16:0] are at an unknown state upon PCIRST#.</td>
</tr>
<tr>
<td>SD[15:0]</td>
<td>110-107, 104, 103, 101, 100, 8-15</td>
<td>I/O24t</td>
<td><strong>System Data.</strong> SD[15:0] provide the 16-bit data path for devices residing on the ISA Bus. The W83628F tri-states SD[15:0] during PCIRST#.</td>
</tr>
<tr>
<td>AEN</td>
<td>118</td>
<td>OUT24t</td>
<td><strong>Address Enable.</strong> AEN is asserted during DMA cycles. This signal is also driven high during W83628F initiated refresh cycles. AEN is driven low upon PCIRST#.</td>
</tr>
<tr>
<td>IOR#</td>
<td>120</td>
<td>I/O24t</td>
<td><strong>I/O Read.</strong> IOR# is the command to an ISA I/O slave device that the slave may drive data on to the ISA data bus (SD[15:0]).</td>
</tr>
<tr>
<td>IOW#</td>
<td>121</td>
<td>I/O24t</td>
<td><strong>I/O Write.</strong> IOW# is the command to an ISA I/O slave device that the slave may latch data from the ISA data bus (SD[15:0]).</td>
</tr>
<tr>
<td>IOCHRDY</td>
<td>116</td>
<td>I/O24t</td>
<td><strong>I/O Channel Ready.</strong> Resources on the ISA Bus negate IOCHRDY to indicate that additional time (wait states) is required to complete the cycle.</td>
</tr>
<tr>
<td>SYSCLK</td>
<td>99</td>
<td>OUT24t</td>
<td><strong>ISA System Clock.</strong> SYSCLK is the reference clock for the ISA bus. The SYSCLK is generated by dividing PCICLK by 3 or 4.</td>
</tr>
<tr>
<td>RSTDRV</td>
<td>74</td>
<td>OUT24t</td>
<td><strong>Reset Drive.</strong> W83628F asserts RSTDRV to reset devices that reside on the ISA Bus. The W83628F asserts this signal while the PCIRST# is asserted.</td>
</tr>
<tr>
<td>IOCS16#</td>
<td>124</td>
<td>INt</td>
<td><strong>16-bit I/O Chip Select.</strong> This signal is driven by I/O devices on the ISA Bus to indicate that they support 16-bit I/O bus cycles.</td>
</tr>
<tr>
<td>SBHE#</td>
<td>18</td>
<td>I/O24t</td>
<td><strong>System Byte High Enable.</strong> SBHE# asserted indicates that a byte is being transferred on the upper byte (SD[15:8]) of the data bus. SBHE# is at an unknown state upon PCIRST#.</td>
</tr>
<tr>
<td>IOCHK#</td>
<td>105</td>
<td>INt</td>
<td><strong>I/O Channel Check.</strong> IOCHK# can be driven by any resource on the ISA bus during on detection of an error.</td>
</tr>
</tbody>
</table>
### 1.1.3 ISA Interface, continued

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEMR#</td>
<td>6</td>
<td>I/O24t</td>
<td><strong>Memory Read.</strong> MEMR# asserted indicates the current ISA bus cycle is a memory read.</td>
</tr>
<tr>
<td>MEMW#</td>
<td>7</td>
<td>I/O24t</td>
<td><strong>Memory Write.</strong> MEMW# asserted indicates the current ISA bus cycle is a memory write.</td>
</tr>
<tr>
<td>MASTER#</td>
<td>17</td>
<td>INt</td>
<td><strong>MASTER#</strong>. This signal is used with a DREQ line by an ISA master to gain control of the ISA Bus.</td>
</tr>
<tr>
<td>LA[23:17]</td>
<td>5-2</td>
<td>I/O24t</td>
<td><strong>Unlatched Address.</strong> The LA[23:17] address lines are bi-directional. These address lines allow accesses to physical memory on the ISA Bus up to 16 Mbytes. LA[23:17] are outputs when the W83628F owns the ISA Bus.</td>
</tr>
<tr>
<td>ROMCS#</td>
<td>73</td>
<td>I/O12</td>
<td><strong>ROMCS#</strong>. This pin weak pulldown during PCIRST is asserted, and apply a pull-up resistor (4.7 Kohm) to this pin enable positive decoder of BIOS address range (depend on Configure register 70, bit 3,2). When BIOS assrange range is enabled, the PIN is BIOS ROM CS# output.</td>
</tr>
<tr>
<td>REFRESH#</td>
<td>75</td>
<td>I/O24t</td>
<td><strong>Refresh.</strong> REFRESH# asserted indicates that a refresh cycle is in progress, or that an ISA master is requesting W83628F to generate a refresh cycle. Upon PCIRST#, this signal is tri-stated.</td>
</tr>
<tr>
<td>ZEROWS#</td>
<td>106</td>
<td>INt</td>
<td><strong>Zero Wait States.</strong> An ISA slave asserts ZEROWS# after its address and command signals have been decoded to indicate that the current cycle can be executed as an ISA zero wait state cycle. ZEROWS# has no effect during 16-bit I/O cycles.</td>
</tr>
<tr>
<td>SMEMR#</td>
<td>117</td>
<td>OUT24t</td>
<td><strong>Standard Memory Read.</strong> SMEMR# asserted indicates the current ISA bus cycle is a memory read cycle to an address below 1 Mbyte.</td>
</tr>
<tr>
<td>SMEMW#</td>
<td>119</td>
<td>OUT24t</td>
<td><strong>Standard Memory Write.</strong> SMEMW# asserted indicates the current ISA bus cycle is a memory write cycle to an address below 1 Mbyte.</td>
</tr>
<tr>
<td>BALE</td>
<td>122</td>
<td>OUT24t</td>
<td><strong>Bus Address Latch Enable.</strong> BALE is an active high signal asserted by the W83628F to indicate that the address (SA[19:0], LA[23:17]) and SBHE# signal lines are valid. The LA[23:17] address lines are latched on the trailing edge of BALE. BALE remains asserted throughout DMA and ISA master cycles. BALE is driven low upon PCIRST#.</td>
</tr>
<tr>
<td>MEMCS16#</td>
<td>123</td>
<td>OD24</td>
<td><strong>Memory Chip Select 16.</strong> MEMCS16# asserted indicates that the memory slave supports 16-bit accesses.</td>
</tr>
</tbody>
</table>

### 1.1.4 Power Signals

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>1, 82, 102, 115</td>
<td>PWR</td>
<td>5V Supply.</td>
</tr>
<tr>
<td>3VCC</td>
<td>27, 46, 64</td>
<td>PWR</td>
<td>3.3V Supply.</td>
</tr>
</tbody>
</table>
PCI TO ISA BRIDGE SET
W83628F & W83629D

| GND   | 16, 38, 50, 65, 95, 111, 128 | PWR | Ground |

Publication Release Date: Jan 1999
Revision 0.32
1.2 W83629D PIN DESCRIPTION

1.2.1 Control Logic and Handshaking Signals

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>HS[2:0]</td>
<td>17-15</td>
<td>I/O</td>
<td><strong>Handshaking Signals.</strong> HS[2:0] connected to W83628F for PCI to ISA SET handshaking signals.</td>
</tr>
<tr>
<td>NOGO</td>
<td>40</td>
<td>INt</td>
<td><strong>NO GO.</strong> This signal indicates which master initiated the current transaction and also indicates whether or not the current bus cycle is targeted for the ISA bus. This signal is a point-to-point connection between PCI HOST Bridge and W83628F.</td>
</tr>
<tr>
<td>PCICLK</td>
<td>44</td>
<td>INt</td>
<td><strong>PCI Bus System Clock.</strong> PCICLK provides timing for all transactions on the PCI bus. All other PCI signals are sampled on the rising edge of PCICLK, and all timing parameters are defined with respect to this edge.</td>
</tr>
<tr>
<td>PCIRST#</td>
<td>47</td>
<td>INt</td>
<td><strong>PCI Reset.</strong> W83628F receives PCIRST# as a reset from the PCI Bus.</td>
</tr>
</tbody>
</table>

1.2.2 PC/PCI Interface

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISAREQ#</td>
<td>41</td>
<td>OUT</td>
<td><strong>ISA Bus Request.</strong> This signal is a point-to-point signal between W83629D and a PCI HOST arbiter. The W83629D asserts this signal according to the PC/PCI protocol.</td>
</tr>
<tr>
<td>ISAGNT#</td>
<td>42</td>
<td>INt</td>
<td><strong>ISA Bus Grant.</strong> This signal is a point-to-point signal between W83629D and a PCI HOST Bridge’s secondary bus PCPCIGNT# signal. W83629D asserts this signal according to the PC/PCI protocol.</td>
</tr>
<tr>
<td>DRQ [7:5,3:0]</td>
<td>35,33,31,28,26,23,21</td>
<td>INt</td>
<td><strong>DMA Request.</strong> The DREQ signal indicates that either a slave DMA device is requesting DMA services, or an ISA bus master is requesting use of the ISA bus.</td>
</tr>
<tr>
<td>DACK [7:5,3:0]#</td>
<td>34,32,30,27,24,22,20</td>
<td>OUT</td>
<td><strong>DMA Acknowledge.</strong> The DACK# signal indicates that either a DMA channel or an ISA bus master has been granted the ISA bus.</td>
</tr>
<tr>
<td>TC</td>
<td>19</td>
<td>OUT</td>
<td><strong>Terminal Count.</strong> The W83628F asserts TC to DMA slaves as a terminal count indicator.</td>
</tr>
</tbody>
</table>
1.2.3 IRQ Serializer Interface

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SERIRQ</td>
<td>46</td>
<td>I/OD12t</td>
<td>Serial Interrupt Requested Signals. This signal is for transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>IRQ mode between parallel IRQ to serial IRQ.</td>
</tr>
<tr>
<td>IRQ</td>
<td>2-6</td>
<td>INt</td>
<td>Parallel Interrupt Requested Input.</td>
</tr>
</tbody>
</table>

1.2.4 Power Signals

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>7, 14, 25</td>
<td>PWR</td>
<td>5V Supply.</td>
</tr>
<tr>
<td>3VCC</td>
<td>48</td>
<td>PWR</td>
<td>3.3V Supply.</td>
</tr>
<tr>
<td>GND</td>
<td>1, 18, 29, 43</td>
<td>PWR</td>
<td>Ground.</td>
</tr>
</tbody>
</table>

1.2.5 NC Pins

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>I/O</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>36, 37, 38, 39, 45</td>
<td>I/O</td>
<td>No Connection.</td>
</tr>
</tbody>
</table>
2. PCI CONFIGURATION REGISTERS

2.1 VID-VENDOR IDENTIFICATION REGISTER
Address Offset: 00-01h
Default Value: 1050h
Attribute: Read only
This register is read-only and contains Winbond vendor identification number (1050h).

2.2 DID-DEVICE IDENTIFICATION REGISTER
Address Offset: 02-03h
Default Value: 0628h
Attribute: Read only
This register is read-only and contains the device identification number (0628h).

2.3 PCICMD-PCI COMMAND REGISTER
Address Offset: 04-05h
Default Value: 0007h
Attribute: Read/Write
This register provides control over ISA bridge to generate and response to PCI cycles properly. When a 0 is written to this register, ISA bridge is to be disconnected from PCI bus for all accesses except configuration accesses.

- Bit 15:10 Reserved.
- Bit 9 Fast Back to Back. This bit always returns a zero.
- Bit 8 SERR# Enable.
  =1 Enable.
  =0 Disable.
- Bit 7 Wait Cycle Control (Not supported).
  Hardwired to zero.
- Bit 6 Parity Error Response (Not supported).
  Hardwired to zero.
- Bit 5 VGA Palette Snoop Enable (Not supported).
  Hardwired to zero.
- Bit 4 Memory Write and Invalidate Enable (Not supported).
  Hardwired to zero.
Bit 3  Parity Error Response(Not supported).
Hardwired to zero.

Bit 2  Bus Master Enable.
Hardwired to one. The ISA bridge Bus Masters are always supported to generate a PCI Bus master cycle.

Bit 1  Memory Space Enable.
Hardwired to one. The ISA bridge Memory space is always enabled.

Bit 0  I/O Space Enable.
Hardwired to one. The ISA bridge I/O space is always enabled.

2.4 PCISTS-PCI STATUS REGISTER
Address Offset: 06-07h
Default Value: 0200h
Attribute: Read/Write
This register shows status information for PCI bus related events.

Bit 15  Detected Parity Error.
Hardwired to zero. The ISA bridge does not check bus parity.

Bit 14  Signaled System Error.
This bit is set when ISA bridge asserts SERR# on PCI bus.

Bit 13  Received Master Abort Status.
This bit is set when the ISA bridge is target aborted as a master on the PCI bus.
Software sets this bit to 0 by writing a 1 to it.

Bit 12  Received Target Abort Status.
This bit is set when the ISA bridge target aborts a PCI transaction as a target.
Software sets this bit to 0 by writing a 1 to it.

Bit 11  Signaled Target Abort Status.
This bit is set when the ISA bridge signals a target abort for a PCI transaction.
Software sets this bit to 0 by writing a 1 to it.

Bit 10:9  DEVSEL# Timing. This 2 bits always return a 01b(medium decode).

Bit 8  Data Parity Detected(Not supported).
Hardwired to zero.

Bit 7  Fast Back-to-Back(Not supported).
Hardwired to zero.
Bit 6  66 MHz/ 33 MHz (Only support 33 MHz).
       Hardwired to zero.
Bit 5  User Defineable Features (Not supported).
       Hardwired to zero.
Bit 4:0  Reserved.
       Reserved and will returns zero when reading this register.

2.5 REVID-REVISION IDENTIFICATION REGISTER
Address Offset:  08h
Default Value:   See lastest stepping information
Attribute:       Read Only
This register shows status information for PCI bus related events.
Bit 7:0  Revision Identification Number.

2.6 CCODE-CALSS CODE REGISTER
Address Offset:  09-0Bh
Default Value:  060100h
Attribute:      Read Only
The class code register is a read-only register and used to identify the ISA bridge.
Bit 23:16  Base Class Code.
           06h = Bus Bridge
Bit 15:8  Sub-Class Code.
           01h = PCI to ISA Bridge
Bit 7:0  Programming Interface.
           00h

2.7 HEADT-HEAD TYPE REGISTER
Address Offset:  0Eh
Default Value:  00h
Attribute:      Read Only
The register is a read-only register and used to indicate that the ISA bridge configuration space
adheres to PCI local bus specification. It also indicates that ISA bridge is not a multifunction device.
Bit 7  Multifunction Indicator.
       0 = Not a multifunction device.
Bit 6:0  Layout Code.
       00h = PCI layout type.
2.8 IO_RCVR-IO RECOVERY REGISTER

Address Offset: 40h
Default Value: 4Dh
Attribute: Read/Write

Bit 7  SYSCLK Divider.
   0 = SYSCLK is equal to PCICLK divided by 4.
   1 = SYSCLK is equal to PCICLK divided by 3.

Bit 6  8-bit I/O Recovery Enable
   0 = Disable bits 5:3 setting and uses 3.5 SYSCLKs for 8 bit I/O recovery time.
   1 = Enable bits 5:3 setting.

Bit 5:3 8-bit I/O Recovery Times.
When bit 6=1, this 3-bit field defines the additional number of SYSCLKs added to standard 3.5 SYSCLK recovery time for 8 bit I/O
   000 = 0 SYSCLK
   001 = 1 SYSCLK
   010 = 2 SYSCLKs
   011 = 3 SYSCLKs
   100 = 4 SYSCLKs
   101 = 5 SYSCLKs
   110 = 6 SYSCLKs
   111 = 7 SYSCLKs

Bit 2  16-bit I/O Recovery Enable.
   0 = Ignore bits 1:0 setting and uses 3.5 SYSCLKs for 16-bit I/O recovery time.
   1 = The 16-bit I/O recovery time is decided by bits 1:0.

Bit 1:0 16-bit I/O Recovery Times.
When bit 2=1, this 2-bit field defines the additional number of SYSCLKs added to standard 3.5 SYSCLK recovery time for 16 bit I/O
   = 01 1 SYSCLK
   = 10 2 SYSCLKs
   = 11 3 SYSCLKs
   = 00 4 SYSCLKs

2.9 WISA_STS-ISA BRIDGE ERROR STATUS REGISTER

Address Offset: 42h
Default Value: 00h
### 2.10 WISA_FADC-ISA BRIDGE FAST DECODERS CONTROL REGISTER

**Address Offset:** 50h  
**Default Value:** 00h  
**Attribute:** Read/Write

**Bit 7:** Enable/Disable Fast I/O Address Decoder # 7.  
**Bit 6:** Enable/Disable Fast I/O Address Decoder # 6.  
**Bit 5:** Enable/Disable Fast I/O Address Decoder # 5.  
**Bit 4:** Enable/Disable Fast I/O Address Decoder # 4.  
**Bit 3:** Enable/Disable Fast I/O Address Decoder # 3.  
**Bit 2:** Enable/Disable Fast I/O Address Decoder # 2.  
**Bit 1:** Enable/Disable Fast I/O Address Decoder # 1.  
**Bit 0:** Enable/Disable Fast I/O Address Decoder # 0.

### 2.11 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 0 MASK CONTROL REGISTER

**Address Offset:** 58h  
**Default Value:** 00h  
**Attribute:** Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 0, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignored by the faster address decoder # 0.
2.12 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 1 MASK CONTROL REGISTER
Address Offset: 59h
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 1, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 1.

2.13 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 2 MASK CONTROL REGISTER
Address Offset: 5Ah
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 2, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 2.

2.14 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 3 MASK CONTROL REGISTER
Address Offset: 5Bh
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 3, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 3.

2.15 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 4 MASK CONTROL REGISTER
Address Offset: 5Ch
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 4, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 4.
2.16 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 5 MASK CONTROL REGISTER
Address Offset: 5Dh
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 5, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignored by the faster address decoder # 5.

2.17 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 6 MASK CONTROL REGISTER
Address Offset: 5Eh
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 6, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignored by the faster address decoder # 6.

2.18 WISA_FAD0MC-ISA BRIDGE FAST DECODERS # 7 MASK CONTROL REGISTER
Address Offset: 5Fh
Default Value: 00h
Attribute: Read/Write
This register is used to mask address bits(A7~A0) for fast address decoder # 7, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignored by the faster address decoder # 7.

2.19 WISA_FADCB0-ISA BRIDGE FAST DECODERS # 0 BASE ADDRESS REGISTER
Address Offset: 60-61h**
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 0.A

**Note: 60h is lower byte and 61h is upper byte.
2.20 WISA_FADCB1-ISA BRIDGE FAST DECODERS # 1 BASE ADDRESS REGISTER
Address Offset: 62-63h
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 1.

2.21 WISA_FADCB2-ISA BRIDGE FAST DECODERS # 2 BASE ADDRESS REGISTER
Address Offset: 64-65h
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 2.

2.22 WISA_FADCB3-ISA BRIDGE FAST DECODERS # 3 BASE ADDRESS REGISTER
Address Offset: 66-67h
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 3.

2.23 WISA_FADCB4-ISA BRIDGE FAST DECODERS # 4 BASE ADDRESS REGISTER
Address Offset: 68-69h
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 4.

2.24 WISA_FADCB5-ISA BRIDGE FAST DECODERS # 5 BASE ADDRESS REGISTER
Address Offset: 6A-6Bh
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 5.
2.25 WISA_FADCB6-ISA BRIDGE FAST DECODERS # 6 BASE ADDRESS REGISTER
Address Offset: 6C-6Dh
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 6.

2.26 WISA_FADCB7-ISA BRIDGE FAST DECODERS # 6 BASE ADDRESS REGISTER
Address Offset: 6E-6Fh
Default Value: 0000h
Attribute: Read/Write
This register contains the base address for fast address decoder # 0.

2.27 WISA_CTRLREG1-ISA BRIDGE CONTROL REGISTER 1
Address Offset: 70h
Default Value: 000001ssb
Attribute: Read/Write

\textit{Power-on setting bits bit 1:0 are power-on set by ROMCS\# and HS1.}

Bit 7-6 Reserved.

Bit 5-4
\begin{itemize}
  \item = 00 Send AD Bus with no STEP
  \item = 01 Send AD Bus with 2 STEP
  \item = 10 Send AD Bus with 4 STEP
  \item = 11 Reverse
\end{itemize}

\textit{Bit 3-2}
\begin{itemize}
  \item = 00 1MB BIOS ROM positive decode.
  \item = 01 2MB BIOS ROM positive decode.
  \item = 10 4MB BIOS ROM positive decode.
  \item = 11 8MB BIOS ROM positive decode.
\end{itemize}

Bit 1
\begin{itemize}
  \item =0 Disable High-Address BIOS ROM decoder.
  \item =1 Enable High-Address BIOS ROM decoder.
  \textit{This bit can be set/reset by ROMCS\# power-on setting during PCIRST\# assert.}
\end{itemize}

Bit 0
\begin{itemize}
  \item =0 Normal mode.
  \item =1 Disable ISA Bridge subtraction decoder.
  \textit{This bit can be set/reset by HS1 power-on setting during PCIRST\# assert.}  
\end{itemize}
2.28  WISA_CTRLREG2-ISA BRIDGE CONTROL REGISTER 2

Address Offset:  71h
Default Value:  00h
Attribute:  Read/Write

Bit 7  =0 Enable IRQ11.
       =1 Disable IRQ11.

Bit 6  =0 Enable IRQ10.
       =1 Disable IRQ10.

Bit 5  =0 Enable IRQ9.
       =1 Disable IRQ9.

Bit 4  =0 Enable IRQ7.
       =1 Disable IRQ7.

Bit 3  =0 Enable IRQ6.
       =1 Disable IRQ6.

Bit 2  =0 Enable IRQ5.
       =1 Disable IRQ5.

Bit 1  =0 Enable IRQ4.
       =1 Disable IRQ4.

Bit 0  =0 Enable IRQ3.
       =1 Disable IRQ3.

2.29  WISA_CTRLREG3-ISA BRIDGE CONTROL REGISTER 3

Address Offset:  72h
Default Value:  00h
Attribute:  Read/Write

Bit 7-3  Reserved.

Bit 2  =0 Enable IRQ15.
       =1 Disable IRQ15.

Bit 1  =0 Enable IRQ14.
       =1 Disable IRQ14.

Bit 0  =0 Enable IRQ12.
       =1 Disable IRQ12.
2.30 WISA_CTRLREG4-ISA BRIDGE CONTROL REGISTER 4
Address Offset: 73h
Default Value: 00h
Attribute: Read/Write
Bit7 =0 Enable DRQ 7.
     =1 Disable DRQ 7.
Bit 6 =0 Enable DRQ6.
     =1 Disable DRQ6.
Bit 5 =0 Enable DRQ5.
     =1 Disable DRQ5.
Bit 4 Reserved.
Bit 3 =0 Enable DRQ 3.
     =1 Disable DRQ 3.
Bit 2 =0 Enable DRQ 2.
     =1 Disable DRQ 2.
Bit 1 =0 Enable DRQ 1.
     =1 Disable DRQ 1.
Bit 0 =0 Enable DRQ 0.
     =1 Disable DRQ 0.

2.31 WISA_TSTREG-ISA BRIDGE TEST REGISTER
Address Offset: 80h
Default Value: 04h
Attribute: Read/Write
Bit 7-5 Reserved and should not write data to this register.
Bit 4 =0 80h port decoding on subtractive cycles of LPC I/F.
     =1 80h port decoding on positive cycles of LPC I/F.
     This Bit must be set 1 when LPC I/F is only decoding on positive cycles, but when the bridge is used in PIIX4 for test set the bit to 0.
Bit 3 Reserved and should not write data to this register.
Bit 2-0 000 - 0.8 nS. For Winbond Internal Reference only.
         001 - 0.6 nS.
3. PACKAGE DIMENSIONS 1 FOR W83628F (128-PIN PQFP)

Note:
1. Dimension D & E do not include interlead flash.
2. Dimension b does not include dambar protrusion/intrusion.
4. General appearance spec. should be based on final visual inspection spec.
5. PCB layout please use the "mm".
4. PACKAGE DIMENSIONS 2 FOR W83629D (48-PIN LQFP)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimension in inch</th>
<th>Dimension in mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>A₁</td>
<td></td>
<td>0.05 0.15</td>
</tr>
<tr>
<td>A₂</td>
<td>1.35 1.40 1.45</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.17 0.20 0.27</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0.09 0.20</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>7.00</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>7.00</td>
<td></td>
</tr>
<tr>
<td>H₁</td>
<td>0.30</td>
<td></td>
</tr>
<tr>
<td>H₂</td>
<td>0.80</td>
<td></td>
</tr>
<tr>
<td>H₃</td>
<td>0.80</td>
<td></td>
</tr>
<tr>
<td>L₁</td>
<td>0.45 0.65 0.75</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>0.08</td>
<td></td>
</tr>
<tr>
<td>φ</td>
<td>3.5°</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Dimensions D & E do not include interlead flash.
2. Dimension b does not include dambar protrusion/intrusion.
3. Controlling dimension: Millimeters
4. General appearance spec. should be based on final visual inspection spec.
5. REVISION NOTICES.

1998.11.16 Add High-Address BIOS ROM decoder function (CS#/HS3). (Page 7 & Page 20)
1998.11.19 Change decode range to #FFFF0000~#FFFFFFFF & #000E0000~#000FFFFF.
1999.01.17 Supports 3 fully ISA Compatible Slots without Buffering

Rename HS3. It is renamed to ROMCS# in W83628F, and NC in W83629D.

1999.04.21 Indicate the Bit 4 of offset address 80h is used to enable 80h port decoding

when only positive decoding switched of LPC I/F.