

*TMS320 DSP
DESIGNER'S NOTEBOOK*

IDLE2 Instruction on a TMS320C51 When Using a Divide-by-One Clock Option

APPLICATION BRIEF: SPRA273

*Ramesh Iyer
Digital Signal Processing Products
Semiconductor Group*

*Texas Instruments
July 1996*



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

| | |
|-------------------|----------------|
| US TMS320 HOTLINE | (281) 274-2320 |
| US TMS320 FAX | (281) 274-2324 |
| US TMS320 BBS | (281) 274-2323 |
| US TMS320 email | dsph@ti.com |

Contents

| | |
|---------------------|---|
| Abstract | 7 |
| Design Problem..... | 8 |
| Solution..... | 8 |

IDLE2 Instruction on a TMS320C51 When Using a Divide-by-One Clock Option

Abstract

This document describes how the TMS320C51 behaves when an IDLE2 instruction is executed while the device is in the divide-by-one clock mode and discusses when the minimum power consumption mode occurs.



Design Problem

How does the 'C51 behave when an IDLE2 instruction is executed while the device is in the divide-by-one clock mode? When is the minimum power consumption?

Solution

Execution of the IDLE2 instruction causes a complete shutdown of the core CPU and the on-chip peripherals. The IDLE2 mode is exited by an unmasked interrupt or if an external interrupt is held low for at least five clock cycles.

In the divide-by-one clock mode, an external frequency source can be used to inject the frequency into the CLKIN2 pin, with the pin X1 left unconnected, pin X2 connected to V_{DD} , CLKMD1 pin tied high, and CLKMD2 strapped low.

After a clock is supplied on the CLKIN2 pin, the internal PLL goes through a transitory phase during which it locks in to the supplied clock. Table A-8 of the TMS320C5x Users Guide (SPRU056) specifies t_p to be between 256 and 1000 cycles.

The footnote to Table A-8 also specifies that clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. The footnote to Table A-9 adds that t_p will occur when restarting the clock from IDLE2 in this mode.

The following queries arise:

- 1) When the 'C51 is in divide-by-one clock mode and the IDLE2 instruction is executed, is the PLL shut down?
- 2) Occurrence of an external interrupt initiates the transitory phase of 256–1000 cycles and exits IDLE2 mode after five clock cycles. Does this mean that the 'C51 will be executing before the PLL clock has stabilized?
- 3) What happens if the clock input is not stopped? Will the transitory phase still occur?
- 4) Which of the following options assures the least power consumption:
 - a) Execute IDLE2, change clock mode to divide-by-two, stop clock
 - b) Execute IDLE2, stop clock
 - c) Execute IDLE2, do not stop clock

When the 'C51 is in IDLE2, the PLL is not shut down.



The transitory phase will NOT occur if the clock input is not stopped. Additionally, the clock should NOT be stopped after an IDLE2 instruction in the divide-by-one clock mode. Tables A-8 and A-9 are incorrect in stating it otherwise.

After execution of an IDLE2 instruction, the clock mode must be changed out of the divide-by-one mode before the clock can be stopped. This will now ensure the least power consumption.

In any case, the clock should never be stopped with the PLL running. If for some reason the clocks fails, the PLL will start hunting for a clock source to lock on.