

*TMS320 DSP  
DESIGNER'S NOTEBOOK*

# ***TMS320C5x Interrupts***

---

---

---

*APPLICATION BRIEF: SPRA217*

*Jeff Beinar and Mansoor Chishtie  
Digital Signal Processing Products  
Semiconductor Group*

*Texas Instruments  
February 1993*



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

## **CONTACT INFORMATION**

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

## **Contents**

<b>Abstract .....</b>	<b>7</b>
<b>Design Problem.....</b>	<b>8</b>
<b>Solution.....</b>	<b>8</b>

## **Tables**

<b>Table 1. RETE Instruction Cycle When an Interrupt is Pending.....</b>	<b>8</b>
--	----------



# TMS320C5x Interrupts



## **Abstract**

This document discusses how the RETE instruction works when another interrupt is pending.



## Design Problem

How does the RETE instruction work when another interrupt is pending?

## Solution

Let's assume that we are in an Interrupt Service Routine and that an external interrupt occurs which is low for three cycles thereby setting the appropriate bit in the IFR on the next cycle. However, since we are in the ISR, INTM = 1, globally disabling the next interrupt from being recognized. The last instruction in the ISR is a RETE.

If there is a pending interrupt in IFR when RETE is executed then 'C5x will immediately jump to the pending ISR without going back to the interrupted code.

*Table 1. RETE Instruction Cycle When an Interrupt is Pending*

		← interrupt occurs while in Interrupt Service Routine									
Cycle	0	1	2	3	4	5	6	7	8	9	10
Fetch	ISR1	ISR2	ISR3	RETE	D	D	D	I6	I7		
Decode	--	ISR1	ISR2	ISR3	RETE	D	D	D	INTR		
Read	--	--	ISR1	ISR2	ISR3	RETE	D	D	D	INTR	
Execute	--	--	--	ISR1	ISR2	ISR3	RETE	D	D	D	INTR
INTM	1	1	1	1	1	1	1	0	0	0	

- o RETE changes INTM at the end of execute phase.
- o INTM becomes active in cycle 7, that will make interrupt jammed on next cycle in the decode phase.
- o I6 and I7 in Figure 1 will be fetched again when the 'C5x returns from the interrupt.
- o D refers to "Dummy Cycle."