

*TMS320 DSP
DESIGNER'S NOTEBOOK*

'C3x Block Repeat

APPLICATION BRIEF: SPRA196

*Alex Tessarolo
Digital Signal Processing Products
Semiconductor Group*

*Texas Instruments
December 1992*



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

Contents

Abstract.....	7
Design Problem	8
Solution	8

Examples

Example 1. Standard RPTB Initialization	8
Example 2. Faster RPTB Execution	8

'C3x Block Repeat



Abstract

The setup time for a repeat block is four cycles. This document shows how a designer can move most of the setup to an initialization phase and reduce the overhead during algorithm execution. Code examples are given comparing the standard algorithm to the faster algorithm.



Design Problem

The setup time for a repeat block is four cycles. How can I move most of the setup to an initialization phase and reduce the overhead during algorithm execution?

Solution

The repeat block requires that: (1) the RM bit in the status register be set, and (2) the RE, RS, and RC registers be loaded. All but the RM can be pre-initialized. During program execution, the RM bit can be set with an OR instruction. Example 1 and Example 2 show samples for comparison. The algorithm in Example 2, which contains the preinitialized RE and RS registers, will execute faster. If executed repeatedly, the cycle savings could be significant.

Example 1. Standard RPTB Initialization

```

        .text
        .
        .
        LDI N-1,RC
        RPTB InnerLoop (1)
        . ; first loop inst
        .
        .
InnerLoop: . ; last loop inst
        .

```

Note: RPTB InnerLoop is a 4-cycle instruction.

Example 2. Faster RPTB Execution

```

        ; initialize pointers to RS and RE
        .data
RPTBEndAddr .word RPTBEnd
RPTBStartAddr .word RPTBStart
        ; initialize RE and RS
        .text
        LDP RPTBEndAddr
        LDI @RPTBEndAddr,RE
        LDP RPTBStartAddr
        LDI @RPTBStartAddr,RS
        .
        .text
        .
        LDI N-1,RC
        OR 0100,ST ;RM =1 (2)
RPTBStart . ; first loop inst
        .
RPTBEnd . ; last inst

```

Note: OR 0100h,ST is a 1-cycle instruction.