

*TMS320 DSP  
DESIGNER'S NOTEBOOK*

# ***C54x Extended Addressing***

---

---

---

*APPLICATION REPORT: SPRA184*

*Jim Larimer  
Digital Signal Processing Products  
Semiconductor Group*

*Texas Instruments  
November 1997*



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

## **CONTACT INFORMATION**

|                   |                |
|-------------------|----------------|
| US TMS320 HOTLINE | (281) 274-2320 |
| US TMS320 FAX     | (281) 274-2324 |
| US TMS320 BBS     | (281) 274-2323 |
| US TMS320 email   | dsph@ti.com    |

## Contents

|                                                    |          |
|----------------------------------------------------|----------|
| <b>Abstract .....</b>                              | <b>7</b> |
| <b>Product Support.....</b>                        | <b>8</b> |
| World Wide Web .....                               | 8        |
| Email.....                                         | 8        |
| <b>Design Problem.....</b>                         | <b>9</b> |
| <b>Solution.....</b>                               | <b>9</b> |
| Extended program address branch/call overhead..... | 10       |

## Tables

|                                                          |           |
|----------------------------------------------------------|-----------|
| <b>Table 1. Associated Instruction Cycle Count .....</b> | <b>10</b> |
|----------------------------------------------------------|-----------|

# C54x Extended Addressing

---

---

---

## Abstract

In some applications, there is a need to store and have easy access to multiple algorithms. This increases the program memory requirement beyond 64K words. The TMS320LC548 and TMS320LC549 provide direct support for an extended address capability for program memory space. This extended address capability supports a total of 4M 16-bit words if the on-chip RAM (32K words) is mapped to program space as a home page. The program space is increased to 8M words if the on-chip RAM is mapped to data space only. This document describes how to implement this and what cycle overhead will be created.



## **Product Support**

### **World Wide Web**

Our World Wide Web site at [www.ti.com](http://www.ti.com) contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

### **Email**

For technical issues or clarification on switching products, please send a detailed email to [dsph@ti.com](mailto:dsph@ti.com). Questions receive prompt attention and are usually answered within one business day.



## Design Problem

In some applications, there is a need to store and have easy access to multiple algorithms. This increases the program memory requirement beyond 64K words. How can I do this and what cycle overhead will this create?

## Solution

The TMS320LC548 and TMS320LC549 provide direct support for an extended address capability for program memory space. This extended address capability supports a total of 4M 16-bit words if the on-chip RAM (32K words) is mapped to program space as a home page. The program space is increased to 8M words if the on-chip RAM is mapped to data space only. Please see the TMS320LC54x technical reference guide for additional details.

All changes in program control to locations specified by the extended addressing pointer are unconditional. This program discontinuity instruction can be delayed.

Standard unconditional far branch example:

|          |         |           |
|----------|---------|-----------|
| far goto | extpmad | algebraic |
| FB       | extpmad | mnemonic  |

This instruction passes control to the program location specified by the extended program memory address (extpmad). This value can be any value between 0 and 7FFFFFFh.

Delayed unconditional far branch example:

|           |         |           |
|-----------|---------|-----------|
| far dgoto | extpmad | algebraic |
| FBD       | extpmad | mnemonic  |

This instruction passes control to the program location specified by the extended program memory address (extpmad). This value can be any value between 0 and 7FFFFFFh. Since this is delayed, the two 1-word or one 2-word instruction following the branch is fetched from program memory and executed.





## Extended program address branch/call overhead

The table below lists the associated instruction cycle count. Note that there is no overhead associated with the far branch and far call instructions. There is a one cycle delay associated with the far return.

*Table 1. Associated Instruction Cycle Count*

| Instruction | Standard cycle count | Delayed cycle count |
|-------------|----------------------|---------------------|
| Branch      | four                 | two                 |
| Far Branch  | four                 | two                 |
| Call        | four                 | two                 |
| Far Call    | four                 | two                 |
| Return      | five                 | three               |
| Far Return  | six                  | four                |