

# ***Digital Voice Echo Canceller with a TMS32020***

---

---

---

*APPLICATION REPORT: SPRA129*

*Author David Messerschmitt, David Hedberg,  
Christopher Cole, Amine Haoui, and Peter Winship  
Technekron Communications Systems*

*Digital Signal Processing Solutions  
1989*



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## **TRADEMARKS**

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

### **CONTACT INFORMATION**

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

# Digital Voice Echo Canceller with a TMS32020

---

---

---

## Abstract

This report covers both the theory and implementation of a single chip TMS32020 digital voice echo canceller. The single-chip system can perform a 128-tap or 16-ms echo cancellation for telephone network applications. The echo canceller is implemented in accordance with the CCITT recommendation (G.165). A simulation has been performed to test the echo canceller, and the result exceeds the CCITT requirements.



## **Product Support on the World Wide Web**

Our World Wide Web site at [www.ti.com](http://www.ti.com) contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

## INTRODUCTION

Echo cancellers using adaptive filtering techniques are now finding widespread practical applications to solve a variety of communications systems problems.<sup>1</sup> These applications are made possible by the recent advances in microelectronics, particularly in the area of Digital Signal Processors (DSPs). Cancelling echoes for long-distance telephone voice communications, full-duplex voiceband data modems, and high-performance "handsfree" audio-conferencing systems (including speakerphones) are a few examples of these applications.

The continuing deployment of all-digital toll switches, satellite-based voice and data networks, and new intercontinental long-haul circuits have been accompanied by more widespread use of all-digital voice echo cancellers in carrier systems.<sup>2</sup> In addition, new low-cost integrated single-channel echo cancellers are expected to see increasing application in smaller systems for audio teleconferencing and low-cost voice/data communications using private satellite earth stations.

Advancements in single-chip programmable digital signal processor technology now make it attractive to implement modular per-channel echo canceller architectures with all the functions required for a single echo canceller

integrated within a single device. A programmable DSP implementation offers the advantages of a short development and test schedule and the flexibility to meet custom product requirements by extending software-based functional building blocks rather than designing new hardware.

This application report describes the implementation of an integrated 128-tap (16-ms span) digital voice echo canceller on the Texas Instruments TMS32020 programmable signal processor. The implementation features a direct interface for standard PCM codecs (e.g., Texas Instruments TCM2913) and meets the requirements of the CCITT (International Telegraph and Telephone Consultative Committee) Recommendation G.165 for echo cancellers.<sup>3</sup> This report presents the requirements for echo cancellation in voice transmission and discusses the generic echo cancellation algorithms. The implementation considerations for a 128-tap echo canceller on the TMS32020 are then described in detail, as well as the software logic and flow for each program module.

A hardware demonstration model of a 128-tap voice echo canceller using the TMS32020 has been constructed and tested. Figure 1 shows a photograph of the echo canceller demonstration system. The main features of this model are described within the report. The appendixes contain complete source code and a schematic for the demonstration system echo canceller module.




Figure 1. Echo Canceller Demonstration System

## ECHO CANCELLATION IN VOICE TRANSMISSION

### Echoes in the Telephone Network

The source of echoes can be understood by considering a simplified connection between two subscribers, S1 and S2, as shown in Figure 2. This connection is typical in that it contains two-wire segments on the ends, a four-wire connection in the center, and a hybrid at each end to convert from two-wire transmission to four-wire transmission. Each two-wire segment consists of the subscriber loop and possibly some portion of the local network. Over this segment, both directions of transmission are carried by the same wire pair, i.e., signals from speakers S1 and S2 are superimposed on this segment. On the four-wire section, the two directions of transmission are segregated. The speech from speaker S1 follows the upper transmission path, as indicated by the arrow, while speech originating from S2 follows the lower path. The segregation of the two signals is necessary where it is desired to insert carrier terminals, amplifiers, or digital switches.

The hybrid is a device that converts two-wire to four-wire transmission. The role of the hybrid on the right-hand side is to direct the signal energy arriving from S1 to the two-wire segment of S2 without allowing it to return to S1 via the lower four-wire transmission path. Because of impedance mismatches (unfortunately occurring in practice), some of this energy will be returned to speaker S1, who then hears a delayed version of his speech. This is the source of "talker echo."

The subjective effect of the talker echo depends on the delay around the loop. For short delays, the talker echo represents an insignificant impairment if the attenuation is reasonable (6 dB or more). This is because the talker echo is indistinguishable from the normal sidetone in the telephone. For satellite connections, the delay in each four-wire path is about 270 ms as a consequence of the high altitude of synchronous satellites. This means that the round-trip echo delay is approximately 540 ms, which makes it very disturbing to the talker, and can in fact make it quite difficult to carry on a conversation. When such is the case, it is

essential to find ways of controlling or removing that echo. Since the subjective annoyance of echo increases with delay as well as echo level due to hybrid return energy, the measures for control depend on the circuit length.

For terrestrial circuits under 2,000 miles, the via net loss (VNL) plan,<sup>4</sup> which regulates loss as a function of transmission distance, is used to limit the maximum echo-to-signal ratio. On circuits over this length (e.g., intercontinental circuits), echo suppressors or cancellers are used. An echo suppressor is a voice-operated switch that attempts to open the path from listener to talker whenever the listener is silent. However, echo suppressors perform poorly since echo is not blocked during periods of doubletalk. They impart a chopiness to speech and background noise as the transmission path is opened and closed. Due to recent decreasing trends in DSP costs, digital echo cancellers are now viable as replacements for most of the circuits using echo suppressors.

For satellite circuits with full hop delays of 540 ms, echo suppressors are subjectively inadequate, and cancellers must be employed.

### Digital Echo Cancellers in Voice Carrier Systems

The principle of the echo canceller for one direction of transmission is shown in Figure 3. The portion of the four-wire connection near the two-wire interface is shown in this figure, with one direction of voice transmission between ports A and C, and the other direction between ports D and B. All signals shown are sampled data signals that would occur naturally at a digital transmission terminal or digital switch. The far-end talker signal is denoted  $y(i)$ , the undesired echo  $r(i)$ , and the near-end talker  $x(i)$ . The near-end talker is superimposed with the undesired echo on port D. The received signal from far-end talker  $y(i)$  is available as a reference signal for the echo canceller and is used by the canceller to generate a replica of the echo called  $\hat{r}(i)$ . This replica is subtracted from the near-end talker plus echo to yield the transmitted near-end signal  $u(i)$  where  $u(i) = x(i) + r(i) - \hat{r}(i)$ . Ideally, the residual echo error  $e(i) = r(i) - \hat{r}(i)$  is very small after echo cancellation.




Figure 2. A Simplified Telephone Connection






Figure 3. Echo Canceller Configuration

The echo canceller generates the echo replica by applying the reference signal to a transversal filter (tapped-delay line), as shown in Figure 4. If the transfer function of the transversal filter is identical to that of the echo path, the echo replica will be identical to the echo, thus achieving total cancellation. Since the transfer function of the echo path from port C to port D is not normally known in advance, the canceller adapts the coefficients of the transversal filter. To reduce error, the adaptation algorithm infers from the cancellation error  $e(i)$  (when no near-end signal is present) the appropriate correction to the transversal filter coefficients.

The number of taps in the transversal filter of Figure 4 is determined by the duration of the impulse response of the echo path from port C to port D. The time span over which this impulse response is significant (i.e., nonzero) is typically 2 to 4 ms. This corresponds to 16 to 32 tap positions with 8-kHz sampling. However, because of the portion of the four-wire circuit between the location of the echo canceller and the hybrid, this response does not begin

at zero, but is delayed. The number of taps  $N$ , must be large enough to accommodate that delay. With  $N = 128$ , delays of up to 16 ms (or about 1,200 miles of "tail" circuit) can be accommodated.

In practice, it is necessary to cancel the echoes in both directions of a trunk. For this purpose, two adaptive cancellers are used, as shown in Figure 5, where one cancels the echo from each end of the connection. The near-end talker for one of the cancellers is the far-end talker for the other. In each case, the near-end talker is the "closest" talker, and the far-end talker is the talker generating the echo being cancelled. It is desirable to position these two "halves" of the canceller in a split configuration, as shown in Figure 5, where the bulk of the delay in the four-wire portion of the connection is in the middle. The reason is that the number of coefficients required in the echo-cancellation filter is directly related to the delay of the tail circuit between the location of the echo canceller and the hybrid that generates the echo. In the split configuration, the largest delay is not




Figure 4. Echo Estimation Using a Transversal Filter




Figure 5. Split-Type Echo Canceller for Two Directions of Transmission

in the echo path of either half of the canceller. Therefore, the number of coefficients is minimized.

The digital voice echo canceller can be applied in a variety of transmission equipment configurations. Some of these are illustrated in Figures 6 through 8.

Figure 6 shows a single-channel echo canceller with a four-wire analog interface. The TMS32020 implementation described in this application report provides for the serial PCM codec interface required for this common configuration.

In digital carrier transmission systems, digital voice channels are usually carried in groups of 24 using the T1 group format.<sup>5</sup> As indicated in Figures 7 and 8, a T1-compatible digital voice echo canceller can be implemented with 24 single-channel echo cancellers connected directly to the serial 1.544-Mbps T1 PCM data streams for the transmit and receive groups.

Figures 9 through 11 show the appropriate architectures for applying digital voice echo cancellers to analog switching and analog transmission channel groups within the telephone network.




Figure 6. Single-Channel Four-Wire VF Echo Canceller




Figure 7. Standalone Digital T1 Echo Celler




Figure 8. Per-Channel Architecture for a T1 Digital Echo Celler




Figure 9. Digital Switch to Analog Facility




Figure 10. Analog Facility to Digital Facility




Figure 11. Analog Facility to Analog Facility

## ECHO CANCELLATION ALGORITHMS

Generic algorithm requirements for each major signal processing function are discussed in this section. The signal processing flow for a single-channel digital voice echo canceller is shown in the block diagram of Figure 12.

### Adaptive Transversal Filter

The reflected echo signal  $r(i)$  at time  $i$  (see Figure 3) can be written as the convolution of the far-end reference signal  $y(i)$  and the discrete representation  $h_k$  of the impulse response of the echo path between port C and D.

$$r(i) = \sum_{k=0}^{N-1} h_k y(i-k) \quad (1)$$

Linearity and a finite duration  $N$  of the echo-path response have been assumed. An echo canceller with  $N$  taps adapts the  $N$  coefficients  $a_k$  of its transversal filter to produce a replica of the echo  $r(i)$  defined as follows:

$$\hat{r}(i) = \sum_{k=0}^{N-1} a_k y(i-k) \quad (2)$$

Clearly, if  $a_k = h_k$  for  $k=0, \dots, N-1$ , then  $\hat{r}(i) = r(i)$  for all time  $i$  and the echo is cancelled exactly.

Since, in general, the echo-path impulse response  $h_k$  is unknown and may vary slowly with time, a closed-loop coefficient adaptation algorithm is required to minimize the average or mean-squared error (MSE) between the echo and its replica. From Figure 3, it can be seen that the near-end error signal  $u(i)$  is comprised of the echo-path error  $r(i) - \hat{r}(i)$  and the near-end speech signal  $x(i)$ , which is uncorrelated with the far-end signal  $y(i)$ . This gives the equation

$$E(u^2(i)) = E(x^2(i)) + E(e^2(i)) \quad (3)$$

where  $E$  denotes the expectation operator. The echo term  $E(e^2(i))$  will be minimized when the left-hand side of (3) is minimized. If there is no near-end speech ( $x(i) = 0$ ), the minimum is achieved by adjusting the coefficients  $a_k$  along the direction of the negative gradient of  $E(e^2(i))$  at each step with the update equation

$$a_k(i+1) = a_k(i) - \beta \frac{\partial E(e^2(i))}{\partial a_k(i)} \quad (4)$$

where  $\beta$  is the stepsize. Substituting (1) and (2) into (3) gives from (4) the update equation

$$a_k(i+1) = a_k(i) + 2\beta E[e(i) y(i-k)] \quad (5)$$




Figure 12. Signal Processing for a Digital Voice Echo Canceller

In practice, the expectation operator in the gradient term  $2\beta E[e(i)y(i-k)]$  cannot be computed without a priori knowledge of the reference signal probability distribution. Common practice is to use an unbiased estimate of the gradient, which is based on time-averaged correlation error. Thus, replacing the expectation operator of (5) with a short-time average, gives

$$a_k(i+1) = a_k(i) + 2\beta \frac{1}{M} \sum_{m=0}^{M-1} e(i-m)y(i-m-k) \quad (6)$$

The special case of (6) for  $M = 1$  is frequently called the least-mean-squared (LMS) algorithm or the stochastic gradient algorithm. Alternatively, the coefficients may be updated less frequently with a thinning ratio of up to  $M$ , as given in

$$a_k(i+M+1) = a_k(i) + 2\beta \sum_{m=0}^{M-1} e(i+M-m)y(i+M-m-k) \quad (7)$$

Computer simulations of this "block update" method show that it performs better than the standard LMS algorithm (i.e.,  $M=1$  case) with noise or speech signals.<sup>6</sup> Many cancellers today avoid multiplication for the correlation function in (7), and instead use the signs of  $e(i)$  and  $y(i-k)$  to compute the coefficient updates. However, this "sign algorithm" approximation results in approximately a 50-percent decrease in convergence rate and an increase in

degradation of residual echo due to interfering near-end speech.

The convergence properties of the algorithm are largely determined by the stepsize parameter  $\beta$  and the power of the far-end signal  $y(i)$ . In general, making  $\beta$  larger speeds the convergence, while a smaller  $\beta$  reduces the asymptotic cancellation error.

It has been shown that the convergence time constant is inversely proportional to the power of  $y(i)$ , and that the algorithm will converge very slowly for low-power signals.<sup>7</sup> To remedy that situation, the loop gain is usually normalized by an estimate of that power, i.e.,

$$2\beta = 2\beta(i) = \frac{\beta_1}{P_y(i)} \quad (8)$$

where  $\beta_1$  is a compromise value of the stepsize constant and  $P_y(i)$  is an estimate of the average power of  $y(i)$  at time  $i$ .

$$P_y(i) = (L_y(i))^2 \quad (9)$$

where  $L_y(i)$  is given by

$$L_y(i+1) = (1-\rho)L_y(i) + \rho|y(i)| \quad (10)$$

The estimate  $\rho y(i)$  is used since the calculation of the exact average power is computation-expensive.

#### Near-End Speech Detector

When both near-end and far-end speakers are talking, the condition is termed "doubletalk." Since the error signal

$u(i)$  of Figure 2 contains a component of the near-end talker  $x(i)$  in addition to the residual echo-cancellation error, it is necessary to freeze the canceller adaptation during doubletalk in order to avoid divergence. Doubletalk status can be detected by a near-end speech detector operating on the near-end and far-end signals  $y(i)$  and  $s(i)$ , respectively.

A commonly used algorithm by A. A. Geigel<sup>8</sup> consists of declaring near-end speech whenever

$$|s(i)| = |x(i) + r(i)| \geq \frac{1}{2} \max\{|y(i)|, |y(i-1)|, \dots, |y(i-N)|\} \quad (11)$$

where  $N$  is the number of samples in the echo canceller transversal filter memory. It is necessary to compare  $s(i)$  with the recent past of the far-end signal rather than just  $y(i)$  because of the unknown delay in the echo path. The factor of one-half is based on the hypothesis that the echo-path loss through a hybrid is at least 6 dB. The algorithm in effect performs an instantaneous power comparison over a time window spanning the echo-path delay range.

A more robust version of this algorithm uses short-term power estimates,  $\tilde{y}(i)$  and  $\tilde{s}(i)$ , for the power estimates of the recent past of the far-end receive signal  $y(i)$  and the near-end hybrid signal  $s(i)$ , respectively. These estimates are computed recursively by the equations

$$\tilde{s}(i+1) = (1 - \alpha) \tilde{s}(i) + \alpha |s(i)| \quad (12)$$

$$\tilde{y}(i+1) = (1 - \alpha) \tilde{y}(i) + \alpha |y(i)| \quad (13)$$

where the filter gain  $\alpha = 2^{-5}$ . For this version of the algorithm, near-end speech is declared whenever

$$\tilde{s}(i) \geq \frac{1}{2} \max(\tilde{y}(i), \tilde{y}(i-1), \dots, \tilde{y}(i-N)) \quad (14)$$

Since the near-end speech detector algorithm detects short-term power peaks, it is desirable to continue declaring near-end speech for some hangover time after initial detection.

### Residual Echo Suppressor

Nonlinearities in the echo path of the telephone circuit and uncorrelated near-end speech limit the amount of achievable suppression in the circuit from 30 to 35 dB. Thus, there is no merit in achieving more than a certain degree of cancellation.

The use of a residual echo suppressor algorithm has been found to be subjectively desirable.<sup>7</sup> During doubletalk, the residual suppressor must be disabled. A common

suppression control algorithm is to detect when the return signal power falls below a threshold based on the receive reference signal power. If the return signal consists only of residual echo and the canceller has properly converged, then the residual echo level will be below the threshold and the transmitted return signal will be set to zero.

The return signal power is estimated by the equation

$$L_u(i+1) = (1 - \rho) L_u(i) + \rho |u(i)| \quad (15)$$

The reference power estimate  $L_y(i)$  is given by (10). Suppression is enabled on the transmitted signal  $u(i)$  (i.e.,  $u(i) = 0$ ) whenever  $L_u(i)/L_y(i) < 2^{-4}$ . This corresponds to a suppression threshold of 24 dB.

### IMPLEMENTATION OF A 128-TAP ECHO CANCELLER WITH THE TMS32020

The TMS32020 is ideally suited for the implementation of a single 128-tap digital voice echo canceller channel since it has the capability and features to implement all of the required functions with full precision. This section discusses an implementation approach that meets or exceeds the performance of currently available products and the requirements of the CCITT G.165 recommendations.<sup>3</sup>

### Echo Canceller Performance Requirements

Echo cancellers have the following fundamental requirements:

1. Rapid convergence when speech is incident in a new connection
2. Low-returned echo level during singletalking (i.e., echo-return loss enhancement)
3. Slow divergence when there is no signal
4. Rapid return of the echo level to residual if the echo path is interrupted
5. Little divergence during doubletalking

The CCITT recommendation G.165 specifies echo canceller performance requirements with band-limited white-noise (300 – 3400 Hz) test signals at the near-end and far-end input signal ports. The test specifications of G.165 are summarized in Table 1.

Digital voice echo canceller products are typically designed to accommodate circuits with tail delays of 16 ms or more and circuits with echo-return loss levels greater than 3 dB to 6 dB. Typical digital voice echo canceller product specifications are summarized in Table 2.

**Table 1. CCITT G.165 Performance Test Specifications**

CCITT TEST	DESCRIPTION	PERFORMANCE REQUIREMENT
1. Final echo return loss (ERL) after convergence; singletalk mode	Input noise level: -10 dbm0 to -30 dbm0 Circuit ERL: 10 dB Steady-state residual echo level after convergence with no near-end signal	-40 dbm0
2. Convergence rate; singletalk mode	Input noise level: -10 dbn 0 Combined echo loss after 500 ms from initialization with cleared register and with near-end signal set to zero at initialization time	$\geq 27$ dB
3. Leak rate	Degradation of residual echo after 2 minutes from time all signals are removed from fully converged canceller	$\leq 10$ dB
4. Infinite return loss convergence	Input noise level: -10 dbm0 to -30 dbm0 Circuit ERL: 10 dB Returned echo level 500 ms after echo path is interrupted	-40 dbm0

**Table 2. Typical Echo Canceller Product Specifications**

PARAMETER	SPECIFICATION
1. Maximum tail circuit length	16, 32, or 48 ms
2. Absolute delay	0.375 ms maximum
3. Minimum echo return loss	6 dB
4. Convergence	24 dB enhancement in 250 ms
5. Residual echo level (-30 to -10 dbm0 receive level)	-40 dbm0 (suppressor disabled) -65 dbm0 (suppressor enabled)
6. Speech detector threshold	6 dB below receive level
7. Speech detector hangover time	75 ms

### Implementation Approach

In the implementation of the generic echo-cancelling algorithms discussed above, the coefficient update process dominates the computational requirement and efficiency of DSP realizations. The DSP efficiency and speed, in turn, determines the maximum number of echo canceller taps that can be achieved with the processor.

The block update approach of (7) with  $M = 16$  was chosen for the TMS32020 implementation because it takes advantage of the efficient multiply and accumulate capabilities of the processor. Using the block update approach, a full-performance 128-tap canceller can be realized with a small margin. During each sample period (125  $\mu$ s), 8 out of 128 coefficients are updated using correlation of the 16 past error and signal values.

Computer simulation studies were undertaken to verify the performance of the block update algorithm ( $M = 16$ ) in comparison with the stochastic gradient algorithm ( $M = 1$ ), taking into account the finite-precision and word-length limitations of the TMS32020. Figures 13 and 14 show the simulation results for three values of the compromise stepsize constant  $\beta_1$ , defined in (8). The curves represent the average of 600 samples for single convergence runs from a zero initial condition with white-noise input. The block update algorithm performs better than the stochastic gradient algorithm for all three values. For values of  $\beta_1$  larger than  $2^{-8}$ , the algorithm can become unstable. Therefore, for both practical and performance reasons, the value  $\beta_1 = 2^{-10}$  was chosen for implementation.




Figure 13  
Convergence Performance of the Block Update Algorithm  
and Stochastic Gradient Algorithm




Figure 14  
Convergence Performance of the Block Update Algorithm

In the TMS32020 implementation, it is convenient and desirable to normalize both the stepsize and the error variables  $u(i)$  by the square root of the power estimate  $P_y(i)$ , i.e.,  $L_y(i)$  of (9).

Normalizing  $u(i)$  and the stepsize separately enables the product term of (7) to be computed with single precision on the TMS32020 without significant loss of precision or overflow due to varying signal level.

Table 3 gives a description of the program variables together with their names and ranges, and summarizes the number formats chosen for the echo canceller implementation. One of the most important aspects of the implementation approach is the handling of the binary representation of the signal samples, algorithm variables, coefficients, and constant parameters for various stages of the processing. The notation (Q.F) is used to define the representation of either 16-bit numbers or 32-bit accumulator numbers, where F specifies the number of bits which are to the right of the implicit binary point. The assignments of Table 3 ensure that the algorithm can be executed on the TMS32020 with single-precision arithmetic and with no significant loss of precision.

#### Memory Requirements

The echo canceller algorithm requires the storage of both reference samples and variable coefficients in on-chip data RAM so that the required FIR and block update convolution can be performed efficiently using the RPTK and MACD instructions. Therefore, the coefficients  $a_k$  are stored in block B0, which is configured as program memory. The 16 normalized error samples for coefficient updating are also stored in B0. The 128 reference signal samples  $y(i)$  are stored in data RAM along with an additional 16 reference samples  $y(1-129)$ , ...,  $y(i-143)$ , which are used in the update of coefficients  $a_{112}$ , ...,  $a_{127}$ . The echo canceller data memory locations are summarized in Table 4.

#### Software Logic and Flow

A flowchart of the TMS32020 program for a 128-tap digital voice echo canceller is shown in Figure 15.

In Table 5, the instruction cycle and memory requirements are listed for the various blocks of the program implementation. The blocks are listed in the order of execution.



**Table 3. Algorithm Number Representation on the TMS32020**

VARIABLE	DESCRIPTION	BINARY REPRESENTATION	RANGE
$a_0, a_1, \dots, a_{127}$	Filter coefficients	(Q.15)	$[-1, 1 - 2^{-15}]$
$y(i), y(i-1), \dots, y(i-143)$	Reference samples	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$s(i)$	Near-end signal	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$r(i)$	Echo estimate	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$L_y(i)$	Average absolute value of $y(k)$	(Q.0)	$[0, 2^{15} - 1]$
$L_y(i) - 1$		(Q.15)	$[-1, 1 - 2^{-15}]$
$u(i)$	Near-end signal minus echo estimate $s(k) - r(k)$	(Q.0)	$[-2^{15}, 2^{15} - 1]$
$un(i), \dots, un(i-15)$	Normalized outputs $un(i) = u(i) \times L_y(i) - 1$	(Q.15)	$[-1, 1 - 2^{-15}]$
$\bar{s}(i)$	Short-time average of $2 \times  s(i) $	(Q.0)	$[0, 2^{15} - 1]$
$\bar{y}(i)$	Short-time average of $ y(i) $	(Q.0)	$[0, 2^{15} - 1]$

**Table 4. Echo Canceller Data Memory Locations**

VARIABLE	SYMBOL	LOCATION	REMARK
$a_0, \dots, a_{127}$	A0, ..., A127	Block B0 767,766, ..., 640	A0 is in higher address
$y(k), \dots, y(k-143)$	Y0, ..., Y143	Block B1 768,769, ..., 911	Y128, ..., Y143 required for block update
$un(k), \dots, un(k-15)$	UN0, ..., UN15	Block B0 512, ..., 527	




Figure 15. Echo Canceller Program Flowchart

**Table 5. Program Module Requirements**

STEP	MODULE FUNCTION	CODE LISTING PAGE	DESCRIPTION	CPU CYCLES	PROGRAM MEMORY LOCATIONS	DATA* MEMORY LOCATIONS
1.	Cycle Start Routine	7	$\mu$ -law to linear conversions; take absolute value of inputs and high-pass filter $s(i)$ .	32	28	11
2.	Echo Estimation Routine	9	FIR convolution of reference samples and filter coefficients to get echo replica $r(i)$ .	156	14	258
3.	Compute Output	9	$u(i) = s(i) - r(i)$ Store $u(i)$ .	6	6	2
4.	Residual Output Suppression Routine	10	If output power below threshold, set $u(i) = 0$ .	12	15	4
5.	Linear to $\mu$ -law Compression Routine	11	Convert $u(i)$ to $\mu$ -law.	26	35	4
6.	Power Estimation Routine	13	Estimate short-term power of $u(i)$ and $y(i)$ .	28	14	6
7.	Output Normalization	14	Compute $u_n(i) = \frac{u(i)}{y(i)}$ and clip it.	28	25	19
8.	Near-end Speech Detection	16	Perform maximum test for near-end speech.	54	74	16
9.	Coefficient Increment Update Routine	20	If no near-end speech, compute increments for coefficient group.	183	63	26
10.	Coefficient Update Routine	23	Add increments to coefficient group.	43	43	2
11.	Cycle End Routine	25	Wait for interrupt.	1	3	0
12.	Receive Interrupt Service Routine	25	Save status and read input sample.	$2 \times 14$	14	3
13.	Transmit Interrupt Service Routine	25	Branch to start.	2	2	0
14.	Interrupt Branches	3		12	6	0
15.	Processor Initialization**	4	Clear memory, initialize status and set parameters.	86**	86	0
16.	$\mu$ -law to Linear Conversion Table*	26		0	256	0
Total				614	676	351

\*Locations are entered only for the routine that uses them first.

\*\*Not in main cycle; CPU cycles not counted in total.

The program loop is executed once per I/O data sample period of 125  $\mu$ s. The program loop is interrupt-driven from the output data sample mark of a T1 frame. Depending on the near-end speech detector/hangover status, the coefficient update computation module may be skipped. An input data sample interrupt mark occurs during the program loop at a time dependent on the channel location within the T1 frame. In response to the interrupt, the main program execution is interrupted and saved until the new input samples have been read into memory. At the end of each program loop, the processor waits for the next output sample interrupt.

In the following subsections, the implementation of each major block is described in detail. Each variable used in an equation is referred to by its name in the program enclosed in parentheses.

#### Cycle Start Routine

The voice echo canceller program has been implemented with either  $\mu$ -law or A-law conversion routines as a program option.

The  $\mu$ -law (or A-law) to linear input conversion routine is implemented by table lookup in order to minimize the number of instructions. The 256 14-bit two's-complement number corresponding to the 256 possible 8-bit  $\mu$ -law numbers are stored in program memory. The 8 bits of the  $\mu$ -law number specify the relative address of the corresponding linear number in the table, which is added to the first address in the table to form the absolute program memory address for the linear number. The TBLR instruction is then used to move the number from program to data memory.

In the cycle start routine, the  $\mu$ -law input reference sample is read from memory location DRR2 and converted to its linear representation  $y(i)$  (Y0). Its absolute value is also stored in location ABSY0. The near-end input sample is then read and converted to a linear representation  $sdc(i)$  (S0DC). The sample  $s(i)$  is next put through a highpass filter to remove any residual dc offset. The highpass filter is a first-order filter with a 3-dB frequency at 160 Hz. Its output  $s(i)$  (S0) is given by

$$s(i+1) = (1-\gamma) s(i) + \frac{1}{2} (1-\gamma) (sdc(i) - sdc(i-1)) \quad (16)$$

where  $\gamma = 2^{-3}$ .

Note that the filter implementation requires double-precision arithmetic, with S0 denoting the MSBs of  $s(i)$  and S0LSBS its LSBs.

#### Echo Estimation

The echo estimate  $\hat{f}(i)$  (EEST) is formed by convolving the tap weight coefficients  $a_0, \dots, a_{127}$  (A0, ..., A127) with the 128 most recent reference samples  $y(i), \dots, y(i-127)$  (Y0, ..., Y127).

$$\hat{f}(i) = \sum_{k=0}^{127} a_k y(i-k) \quad (17)$$

This operation is most efficiently implemented on the TMS32020 using the RPTK and MACD instruction. The samples  $y(i), \dots, y(i-127)$  are stored in block B1 of data memory while  $a_0, \dots, a_{127}$  are stored in block B0 configured as program memory. Since the MACD instruction also performs a data move,

$$y(i-k+1) \rightarrow y(i-k) \text{ for } k = 1, \dots, 128 \quad (18)$$

no data shifting is required for the computation of the next echo estimate.

The block update routine used for the coefficient adaptation requires the storage of  $y(i-128), \dots, y(i-143)$  (Y128, ..., Y143) in addition to the most recent 128 samples used in the convolution. Since these samples are not used in the convolution, they are updated using the RPTK and DMOV instructions.

$$y(i-k+1) \rightarrow y(i-k) \text{ for } k = 129, \dots, 143 \quad (19)$$

The tap weight coefficients  $a_0, \dots, a_{127}$  are initially set to zero, and are adjusted by the algorithm to converge to the impulse response of the echo path  $h_0, \dots, h_{127}$ .

$$a_k(i) \rightarrow h_k \text{ for } k = 0, \dots, 127 \quad (20)$$

The  $|h_k| < 1, \forall k$ , because the power gain of the echo path is smaller than unity. The binary representation for the  $a_k$ 's was chosen to be of the form (Q.15) with 15 bits after the binary points. This format represents a number between -1 and  $(1 - 2^{-15})$ . The reference samples and the echo estimate are represented as 16-bit two's-complement integers (no binary point). The 32-bit result of the convolution is therefore of the form (Q.15), and the 16 bits of the echo estimate are the MSB of accumulator low (ACCL) and the 15 LSBs of accumulator high (ACCH). One left shift of the accumulator is required before ACCH is stored in EEST.

#### Residual Error Suppression

The residual cancellation error is set to zero (or suppressed) whenever the ratio of a long-time average of the absolute value of the output (ABSOUT) to a long-time average of the absolute value of the reference signal (ABSY) is smaller than a fixed threshold. The two long-time averages are updated subsequently in the program as described below. The suppression is, of course, disabled when a near-end speech signal is present (HCNTR > 0). The suppression threshold is set at 1/16 or -24 dB.

#### Linear to $\mu$ -Law (A-Law) Conversion

The linear to  $\mu$ -law (A-law) conversion routine is an efficient adaptation to the TMS32020 of the conversion routine written for the TMS32010 and described in the application report, "Companding Routines for the TMS32010."<sup>9</sup>

### Signal and Output Power Estimation

An estimate of the long-time average of  $|u(i)|$  is required by the residual error suppression routine. This estimate  $L_u(i)$  (ABSOUT) is obtained by lowpass filtering  $|u(i)|$  (ABSU0) using the following infinite impulse response (IIR) filter:

$$L_u(i+1) = (1-\alpha) L_u(i) + \alpha |u(i)| \quad (21)$$

where  $\alpha = 2^{-7}$ . In terms of the program variables, the IIR filter is given by

$$\text{ABSOUT} = 2^{-16} (2^{16} \times \text{ABSOUT} - 2^9 \times \text{ABSOUT} + 2^9 \times \text{ABSU0}) \quad (22)$$

Similarly, the estimate  $L_y(i)$  (ABSY) of the long-term average of  $y(i)$  (ABSY0) is the output of an IIR filter with the same  $\alpha$ , but differs from the above filter by the addition of a cutoff term that prevents the estimate from taking values smaller than a desired level.

$$\text{ABSY} = 2^{-16} (2^{16} \times \text{ABSY} - 2^9 \times \text{ABSY} + 2^9 \times \text{ABSY0} + 2^9 \times \text{CUTOFF}) \quad (23)$$

This insures that  $\text{ABSY} \geq \text{CUTOFF}$  even if  $\text{ABSY0}$  is zero for a long time.

Since  $L_y(i)$  is used to normalize the algorithm stepsize, this feature is important in order to prevent excessively large stepsizes when the far-end talker is silent.

The stepsize is normalized according to

$$2\beta(i) = \frac{\beta_1}{L_y^2(i)} \quad (24)$$

In order to avoid double-precision arithmetic, this normalization is carried out in two stages (as described in the subsection on coefficient adaptation). Each of the stages requires a division by  $L_y(i)$ . It is more efficient to compute  $L_y(i)^{-1}$  (IABSY) and replace the divisions by two multiplications.

Since  $\text{ABSY}$  is a positive integer, taking its inverse consists simply of repeating the SUBC instruction. IABSY is a positive fractional number of the form (Q.15), taking values between 0 and  $1-2^{-15}$ .

### Output Normalization

The normalized output  $u_n(i)$  (UN0) is defined as  $\mu(i)/L_y(i)$  and replaces the actual error in the coefficient update routine for finite-precision considerations, described in the subsection on coefficient adaptation. In the absence of near-end speech,  $u_n(i)$  is equal to a normalized cancellation error and is used in the coefficient update. In the presence of near-end speech, no coefficient update is carried out, and the normalized outputs are not used.

The block update approach requires the storage of the 16 most recent normalized outputs  $u_n(i), \dots, u_n(i-15)$  (UN0, ..., UN15). In a given program

cycle, only  $u_n(i)$  is computed and stored, while  $u_n(i-1), \dots, u_n(i-15)$  computed in previous program cycles are only updated using the DMOV instruction.

$$u_n(i-k+1) \leftarrow u_n(i-k) \quad \text{for } k = 1, \dots, 14 \quad (25)$$

In the absence of near-end speech, the normalized output should be a number smaller than one, which is represented as a (Q.15) fraction. To insure that the representation is adequate even in the presence of a near-end signal, the normalized output is clipped at  $+1$  or  $-1$ , i.e.,

$$\begin{aligned} \text{if } u_n(i) > 1.0, \text{ then } u_n(i) &= 1.0 \\ \text{if } u_n(i) < -1.0, \text{ then } u_n(i) &= -1.0 \end{aligned} \quad (26)$$

### Near-End Speech Detection

Near-end speech is declared if

$$\tilde{s}(i) \geq \max(\tilde{y}(i), \tilde{y}(i-1), \dots, \tilde{y}(i-127-h(i))) \quad (27)$$

where  $\tilde{s}(i)$  (ABSSOF) is the output of a lowpass filter with input  $2 \times |s(i)|$  (ABSS0). The variable  $\tilde{y}(i)$  is a lowpass filtered version of  $|y(i)|$ , and  $h(i)$  (H) a modulo-16 counter. The lowpass filters are IIR filters with short-time constants,

$$s(i+1) = (1-\alpha) s(i) + \alpha \times 2 \times |s(i)| \quad (28)$$

$$y(i+1) = (1-\alpha) y(i) + \alpha \times |y(i)| \quad (29)$$

where  $\alpha = 2^{-5}$ .

The counter  $h(i)$  is incremented by one for every input sample. The routines maintain nine partial maxima  $m_0, m_1, \dots, m_8$  ( $M_0, M_1, \dots, M_8$ ), defined at time  $i = 16m + h(i)$  by

$$\begin{aligned} m_0(i) &= \max(\tilde{y}(i), \dots, \tilde{y}(i-h(i)+1)) \\ m_1(i) &= \max(\tilde{y}(i-h), \dots, \tilde{y}(i-h(i)-15)) \\ &\vdots \\ m_8(i) &= \max(\tilde{y}(i-h-112), \dots, \tilde{y}(i-h(i)-127)) \end{aligned} \quad (30)$$

Figure 16 illustrates how the partial maxima are maintained.

The condition for near-end speech declaration is then equivalent to

$$\tilde{s}(i) \geq \max(m_0, \dots, m_8) \quad (31)$$

The partial maxima are updated according to the following recursions:

$$\begin{aligned} \text{if } h = 0, \text{ then } m_0(i) &= \tilde{y}(i+1) \\ &\text{and } m_j(i) = m_{j-1}(i) \\ &\text{where } j = 1, \dots, 8 \end{aligned} \quad (32)$$




Figure 16. Partial Maxima for Near-End Speech Detection

and

if  $0 < h \leq 15$ , then  $m_0(i+1) = \max(m_0(i), \tilde{y}(i+1))$   
and  $m_j(i+1) = m_j(i)$   
where  $j = 1, \dots, 8$

If near-end speech is declared, a hangover counter (HCNTR) is set equal to a hangover time (HANGT), which was chosen to be 600 samples or 75 ms. If no near-end speech is declared, then the hangover counter is decremented by one, unless it is zero. If the hangover counter is larger than zero, then the coefficient update routine is skipped. Moreover, if the reference signal power estimate  $L_y(i)$  is smaller or equal to the cutoff value of  $-48$  dB, then adaptation is also disabled to avoid divergence during long silences of the far-end talker.

#### Coefficient Adaptation

The 128 coefficients of the transversal filter are divided into 16 groups of 8 coefficients each, as shown in Table 6.

Table 6. The Coefficient Groups

GROUP	COEFFICIENTS
0	$a_0, a_{16}, a_{32}, \dots, a_{112}$
1	$a_1, a_{17}, a_{33}, \dots, a_{113}$
.	.
.	.
15	$a_{15}, a_{31}, a_{47}, \dots, a_{127}$

The coefficients in only one of the groups are updated in a given program cycle, while the other coefficients are not modified. A modulo-16 counter  $h(i)$  (H) points to the index of the group to be updated, and is incremented by one during every program cycle.

The update equation is repeated here for ease of reference.

$$a_k(i+1) = a_k(i) + \frac{\beta_1}{(L_y(i))^2} \sum_{m=0}^{15} e(i-m) y(i-k-m) \quad (34)$$

for  $k = h, h+16, \dots, h+112$ , where  $h$  is the value of the counter and goes from 0 to 15. The error terms  $e(i-m)$  ( $m = 0, \dots, 15$ ) are the most recent cancellation errors. In this case, the errors are equal to the 15 most recent canceller outputs  $u(i), \dots, u(i-15)$  since the adaptation is carried out only in the absence of a near-end signal.

For finite-precision considerations, the actual implementation of the update equation by the routine is carried out in the following two main steps:

1. Compute eight partial updates:

$$\gamma_k(i) = \sum_{m=k}^{k+15} \frac{u(i-m)}{L_y(i)} y(i-k-m) \quad (35)$$

where  $k = h, h+16, \dots, h+112$ .

The normalized outputs  $u_n(i)$ , ...,  $u_n(i - 15)$  have already been computed and stored.

2. Update the coefficients:

$$a_k(i+1) = a_k(i) + \left(2^4 \times (L_y(i) - 1 \times 2G) \times \gamma_k(i)\right) 2^{-16} \quad (36)$$

where G (GAIN) is a program parameter that determines the stepsize of the algorithm and has the value 0, 1, 3, ..., 15.

The partial updates  $\gamma_k(i)$  are computed using the MAC instruction in repeat mode. The result is rounded and stored in temporary locations INC0, ..., INC0 + 7 in block B1.

For the second step of the update,  $L_y(i) - 1$  (IABSY) is first loaded in the T register with a left shift of G (GAIN). It is then multiplied by each of the  $\gamma_k(i)$ 's. SPM is set to 2 to implement the  $2^4$  multiplication by shifting the P register four positions to the right before adding it to the accumulator (APAC).

#### Interrupt Service Routines

At the end of the cycle, the program becomes idle until a receive interrupt occurs followed by a transmit interrupt that sends it back to the beginning of the cycle. The transmit interrupt routine simply enables interrupts and branches back to the start. The receive interrupt must store the status register ST0 and the accumulator, then read the received sample from DRR, zero its eight most significant bits, and store it in DRR1. It restores the accumulator and status register ST0 before returning to the main program.

#### External Processor Hardware Requirements

Very little external hardware is required to implement a complete single-channel 128-tap echo canceller with the TMS32020. In addition to the processor, only two external 1K x 8 PROMs and some system-dependent interface logic are required. A typical interface circuit for the demonstration system is shown in Appendix A.

The TMS32020 serial I/O ports allow direct interfacing of the echo canceller to a digital T1 carrier data stream.

Three I/O functions must be performed during each T1 frame (125  $\mu$ s). The far-end and the near-end signals must be read in, and the processed near-end signal must be written out. To perform these functions, a timing circuit must extract the T1 clock and the T1 frame marks for each direction of transmission. The timing circuit uses the frame mark to generate a channel mark that selects the desired channel out of the 24 present in the T1 frame. The channel mark goes to a high level during the clock cycle, immediately preceding the eight serial bits of the desired sample.


The T1 clock, channel mark, and serial data signals are directly input into the TMS32020 serial clock (CLKR), serial input control (FSR), and serial input port (DR), respectively. Because data is read in from two directions of transmission, a triple two-to-one multiplexer (e.g., SN74LS157) is required to select one of the two sets of T1 signals to be input into the TMS32020. During each T1 frame, the multiplexer alternates once between each direction of transmission, under the control of the timing circuit.

Since data is written out in only one direction, the TMS32020 serial output port (DX) is directly tied to the outgoing T1 data line. The serial output clock (CLKX) and the serial output control (FSX) signals are the same as the near-end direction-of-transmission CLKR and FSR signals. If the far-end T1 channel-frame location overlaps the near-end T1 channel location in time, it is necessary to delay each far-end sample external to the TMS32020 to permit it to be read following the sample from the near-end direction. This requires an eight-bit serial shift register and some additional timing circuits.


#### Description of a Single-Channel Demonstration System

The demonstration system has been constructed in order to verify the TMS32020 implementation. Two photographs and a block diagram of the demonstration system are provided.

Figure 17 is a photograph of the front panel of the demonstration system, and Figure 18 is a closeup photograph of the single-channel echo canceller module.



**Figure 17. Front Panel of the Echo Canceller Demonstration System**



**Figure 18. Single-Channel Echo Canceller Module**



As shown in the block diagram of Figure 19, the demonstration system models two end offices, a delay due to a satellite link, a delay due to a terrestrial link, a typical end-loop line response, and the echo canceller. A phone is connected via a two-wire interface to each end of the path. The two-wire interfaces are converted to four-wire in electronic hybrids. The hybrids also provide the required battery voltage to power the phones. The near-end two-wire line has a series-passive line simulator. The associated hybrid has an adjustable termination to allow a variable amount of hybrid mismatch, and therefore a variable amount of near-end echo response.

At each end, the four-wire analog signal is converted to and from PCM  $\mu$ -law digital representation by a codec. The PCM signaling is done in a T1 format, with appropriate timing provided by a central timing generator. Variable delay is provided in the near-end and far-end path by digital

memories. The TMS32020 echo canceller is situated in the middle of the path, with signal processing done on the near-end to far-end direction of transmission. The other direction is used as the reference signal. All the TMS32020 signal I/O is performed using the T1 format. A display of the processed signal is used as an indicator of echo suppression in the absence of near-end signal. To aid the testing of the echo canceller, the far-end phone can be switched out and a noise generator switched in as a source of far-end signal.

The performance of the TMS32020 echo canceller was measured for white-noise input, as suggested in the CCITT G.165 recommendation. The measurement results are summarized in Table 7 and show that the TMS32020 echo canceller performance exceeds the CCITT requirements in all the tests described. The subjective performance on speech was also found to be very good in both singletalk and doubletalk modes, with no audible distortion of the signal.




Figure 19. Block Diagram of Echo Canceller Demonstration System

Table 7. TMS32020 Echo Canceller Performance

TEST DESCRIPTION	CCITT G.165 PERFORMANCE REQUIREMENT	TMS32020 ECHO-CANCELLER PERFORMANCE
1. Final echo return loss after convergence; singletalk mode	-40 dbm0	< -48 dbm0
2. Convergence rate; singletalk mode	≥ 27 dB	> 38 dB
3. Leak rate	≤ 10 dB	≈ 0 dB
4. Infinite return loss convergence	-40 dbm0	< -48 dbm0

## CONCLUSION

The development of novel variations of the generic least-mean-squared (LMS) echo cancelling algorithm and the near-end speech and residual suppression control algorithms has resulted in the implementation of a complete 128-tap single-channel echo canceller on a single TMS32020 programmable Digital Signal Processor. The echo canceller performance exceeds all requirements of the CCITT G.165 recommendations and the performance of similar currently available products. The only external hardware required are two program PROMs and a serial data multiplexer. A direct T1-rate serial interface is available to minimize component count in four-wire VF and T1 carrier configurations.

The single-channel TMS32020 echo canceller program provides a high-performance building block for low-cost systems, which can be tailored to a wide variety of system applications. Programmability offers the flexibility to implement custom requirements, such as cascaded sections for longer tail delay range, short-range multichannel versions, or other special-purpose functions.

The echo canceller application illustrates the power and versatility of the TMS32020 single-chip programmable signal processor. Applications of this technology can be expected to benefit many other complex signal processing tasks in communications products, including voiceband data modems, voice codecs, digital subscriber transceivers, and TDM/FDM transmultiplexers.

## ACKNOWLEDGEMENTS

Texas Instruments and Teknekron Communications Systems wish to acknowledge the fine work done by the Teknekron project team comprised of Dr. David Messerschmitt, Dr. David Hedberg, Mr. Christopher Cole, Dr. Amine Haoui, and Mr. Peter Winship. Special appreciation is extended to Peter Winship for his excellent work in the design and construction of the prototype demonstration system and to James Hesson for his helpful

suggestions on the interleaved, coefficient update technique.

Further information about the echo canceller applications may be obtained by contacting Texas Instruments or Teknekron Communications Systems, 2121 Allston Way, Berkeley, CA 94704, (415) 548-4100.


Note that Texas Instruments does not warrant or guarantee the applicability of this application report to any particular design or customer use.

## REFERENCES

1. M.L. Honig and D.G. Messerschmitt, *Adaptive Filters*, Kluwer Academic Publishers (1984).
2. D.L. Duttweiler and Y.S. Chen, "A Single-Chip VLSI Echo Canceller," *Bell System Technical Journal*, Vol 59, No. 2, 149 (February 1980).
3. "Recommendation G.165, Echo Cancellers," *CCITT*, Geneva (1980).
4. H.R. Huntley, "Transmission Design of Intertoll Telephone Trunks," *Bell System Technical Journal*, Vol 32, No. 5, 1019-36 (September 1953).
5. J.C. Bellamy, *Digital Telephony*, Wiley & Sons (1982).
6. M.J. Gingell, B.G. Hay, and L.D. Humphrey, "A Block Mode Update Echo Canceller Using Custom LSI," *GLOBECOM Conference Recrd*, Vol 3, 1394-97 (November 1983).
7. D.G. Messerschmitt, "Echo Cancellation in Speech and Data Transmission," *IEEE Journal on Selected Topics in Communications*, SAC-2, No. 2, 283-303 (March 1984).
8. D.L. Duttweiler, "A Twelve-Channel Digital Voice Echo Canceller," *IEEE Transactions on Communications*, COM-26, No. 5, 647-53 (May 1978).
9. L. Pagnucco and C. Ershine, "Companding Routines for the TMS32010/TMS32020," *Digital Signal Processing Applications with the TMS320 Family*, Texas Instruments (1986).

# APPENDIX A

## HARDWARE SCHEMATIC OF THE SINGLE-CHANNEL DEMONSTRATION PROCESSOR



**APPENDIX B**  
**SOURCE CODE LISTING**

```

EC128      32020 FAMILY MACRO ASSEMBLER   PC 1.0  85.157      141:10:03  11-19-85      PAGE 0001
*****
0001      12B-TAP ECHO-CANCELLER PROGRAM
0002      (C) COPYRIGHT TEXAS INSTRUMENTS INC., 1985
0003      *****
0004      *****
0005      *****
0006      *****
0007      *****
0008      *****
0009      *****
0010      *****
0011      *****
0012      *****
0013      *****
0014      *****
0015      *****
0016      *****
0017      *****
0018      *****
0019      *****
0020      *****
0021      *****
0022      *****
0023      *****
0024      *****
0025      *****
0026      *****
0027      *****
0028      *****
0029      *****
0030      *****
0031      *****
0032      *****
0033      *****
0034      *****
0035      *****
0036      *****
0037      *****
0038      *****
0039      *****
0040      *****
0041      *****
0042      *****
0043      *****
0044      *****
0045      *****
0046      *****
0047      *****
0048      *****
0049      *****
0050      *****
0051      *****
0052      *****
0053      *****
0054      *****
0055      *****
0056      *****
0057      *****
*****
10T 'EC128'
*****
ALGORITHM CONSTANTS
*****
0003      GAIN      EQU      3
0004      * COEFF UPDATE GAIN = 2** -10
0005      * LPF GAIN = 131
0006      * LPF THRESH = 125 USECS
0007      * LPF SHORT TAU = 2** (16 - TAU)
0008      * LPF SHORT TAU = 4 MSECs
0009      * LPF SHORT TAU = 2** (16 - STAU)
0010      * HPF TAU USECS = 2** (16 - TAU)
0011      * HPF TAU USECS = 2** (16 - STAU)
0012      * HPF TAU USECS = 2** (16 - STAU)
0013      * HPF TAU USECS = 2** (16 - STAU)
0014      * HPF TAU USECS = 2** (16 - STAU)
0015      * HPF TAU USECS = 2** (16 - STAU)
0016      * HPF TAU USECS = 2** (16 - STAU)
0017      * HPF TAU USECS = 2** (16 - STAU)
0018      * HPF TAU USECS = 2** (16 - STAU)
0019      * HPF TAU USECS = 2** (16 - STAU)
0020      * HPF TAU USECS = 2** (16 - STAU)
0021      * HPF TAU USECS = 2** (16 - STAU)
0022      * HPF TAU USECS = 2** (16 - STAU)
0023      * HPF TAU USECS = 2** (16 - STAU)
0024      * HPF TAU USECS = 2** (16 - STAU)
0025      * HPF TAU USECS = 2** (16 - STAU)
0026      * HPF TAU USECS = 2** (16 - STAU)
0027      * HPF TAU USECS = 2** (16 - STAU)
0028      * HPF TAU USECS = 2** (16 - STAU)
0029      * HPF TAU USECS = 2** (16 - STAU)
0030      * HPF TAU USECS = 2** (16 - STAU)
0031      * HPF TAU USECS = 2** (16 - STAU)
0032      * HPF TAU USECS = 2** (16 - STAU)
0033      * HPF TAU USECS = 2** (16 - STAU)
0034      * HPF TAU USECS = 2** (16 - STAU)
0035      * HPF TAU USECS = 2** (16 - STAU)
0036      * HPF TAU USECS = 2** (16 - STAU)
0037      * HPF TAU USECS = 2** (16 - STAU)
0038      * HPF TAU USECS = 2** (16 - STAU)
0039      * HPF TAU USECS = 2** (16 - STAU)
0040      * HPF TAU USECS = 2** (16 - STAU)
0041      * HPF TAU USECS = 2** (16 - STAU)
0042      * HPF TAU USECS = 2** (16 - STAU)
0043      * HPF TAU USECS = 2** (16 - STAU)
0044      * HPF TAU USECS = 2** (16 - STAU)
0045      * HPF TAU USECS = 2** (16 - STAU)
0046      * HPF TAU USECS = 2** (16 - STAU)
0047      * HPF TAU USECS = 2** (16 - STAU)
0048      * HPF TAU USECS = 2** (16 - STAU)
0049      * HPF TAU USECS = 2** (16 - STAU)
0050      * HPF TAU USECS = 2** (16 - STAU)
0051      * HPF TAU USECS = 2** (16 - STAU)
0052      * HPF TAU USECS = 2** (16 - STAU)
0053      * HPF TAU USECS = 2** (16 - STAU)
0054      * HPF TAU USECS = 2** (16 - STAU)
0055      * HPF TAU USECS = 2** (16 - STAU)
0056      * HPF TAU USECS = 2** (16 - STAU)
0057      * HPF TAU USECS = 2** (16 - STAU)
*****
PAGE 0 DATA MEMORY ALLOCATION
*****
0000      * PAGE 0 DATA MEM ADDR
0001      * SERIAL PORT DATA RECEIVE REG
0002      * SERIAL PORT DATA TRANSMIT REG
0003      * SERIAL PORT DATA TRANSMIT REG
0004      * SERIAL PORT DATA TRANSMIT REG
0005      * SERIAL PORT DATA TRANSMIT REG
0006      * SERIAL PORT DATA TRANSMIT REG
0007      * SERIAL PORT DATA TRANSMIT REG
0008      * SERIAL PORT DATA TRANSMIT REG
0009      * SERIAL PORT DATA TRANSMIT REG
0010      * SERIAL PORT DATA TRANSMIT REG
0011      * SERIAL PORT DATA TRANSMIT REG
0012      * SERIAL PORT DATA TRANSMIT REG
0013      * SERIAL PORT DATA TRANSMIT REG
0014      * SERIAL PORT DATA TRANSMIT REG
0015      * SERIAL PORT DATA TRANSMIT REG
0016      * SERIAL PORT DATA TRANSMIT REG
0017      * SERIAL PORT DATA TRANSMIT REG
0018      * SERIAL PORT DATA TRANSMIT REG
0019      * SERIAL PORT DATA TRANSMIT REG
0020      * SERIAL PORT DATA TRANSMIT REG
0021      * SERIAL PORT DATA TRANSMIT REG
0022      * SERIAL PORT DATA TRANSMIT REG
0023      * SERIAL PORT DATA TRANSMIT REG
0024      * SERIAL PORT DATA TRANSMIT REG
0025      * SERIAL PORT DATA TRANSMIT REG
0026      * SERIAL PORT DATA TRANSMIT REG
0027      * SERIAL PORT DATA TRANSMIT REG
0028      * SERIAL PORT DATA TRANSMIT REG
0029      * SERIAL PORT DATA TRANSMIT REG
0030      * SERIAL PORT DATA TRANSMIT REG
0031      * SERIAL PORT DATA TRANSMIT REG
0032      * SERIAL PORT DATA TRANSMIT REG
0033      * SERIAL PORT DATA TRANSMIT REG
0034      * SERIAL PORT DATA TRANSMIT REG
0035      * SERIAL PORT DATA TRANSMIT REG
0036      * SERIAL PORT DATA TRANSMIT REG
0037      * SERIAL PORT DATA TRANSMIT REG
0038      * SERIAL PORT DATA TRANSMIT REG
0039      * SERIAL PORT DATA TRANSMIT REG
0040      * SERIAL PORT DATA TRANSMIT REG
0041      * SERIAL PORT DATA TRANSMIT REG
0042      * SERIAL PORT DATA TRANSMIT REG
0043      * SERIAL PORT DATA TRANSMIT REG
0044      * SERIAL PORT DATA TRANSMIT REG
0045      * SERIAL PORT DATA TRANSMIT REG
0046      * SERIAL PORT DATA TRANSMIT REG
0047      * SERIAL PORT DATA TRANSMIT REG
0048      * SERIAL PORT DATA TRANSMIT REG
0049      * SERIAL PORT DATA TRANSMIT REG
0050      * SERIAL PORT DATA TRANSMIT REG
0051      * SERIAL PORT DATA TRANSMIT REG
0052      * SERIAL PORT DATA TRANSMIT REG
0053      * SERIAL PORT DATA TRANSMIT REG
0054      * SERIAL PORT DATA TRANSMIT REG
0055      * SERIAL PORT DATA TRANSMIT REG
0056      * SERIAL PORT DATA TRANSMIT REG
0057      * SERIAL PORT DATA TRANSMIT REG
*****

```



EC128	0223 0030 D001	LALK	XTBL	005E 03FF	
	0224 003F 6065	SACL	BADDR	0271 005F 6014	ADAO
	0225 0040 D001	LALK	132	0272 0060 D001	LALK
	0226 0040 D001	LALK	132	0273 0060 D001	LALK
	0227 0042 6064	SACL	B1AS2	0274 0062 6015	ADY1
	0228 0043 D001	LALK	-7	0275 0063 D001	LALK
	0229 0043 D001	LALK	-7	0276 0064 03F8	P7DM+INCO
	0230 0045 6067	SACL	NEG7	0277 0065 6016	SACL
	0231 0046 D001	LALK	THRES0	0278 0066 D001	LALK
	0232 0047 0800	SACL	THRES	0279 0066 D001	LALK
	0233 0048 6060	LALK	1	0280 0068 6017	ADM7
	0234 0049 D001	LALK	ONE	0281 0069 D001	LALK
	0235 0049 D001	LALK	ONE	0282 0069 D001	LALK
	0236 004B 606E	SACL	ONE	0283 006B 601B	SACL
	0237 004C D001	LALK	P7DM+Y143-1	0284 006C D001	LALK
	0238 004C D001	LALK	P7DM+Y143-1	0285 006C D001	LALK
	0239 004E 038E	SACL	ADY142	0286 006E 6061	SACL
	0240 004E 038E	SACL	ADY142	0287 006F D001	LALK
	0241 004F			0288 0070 D400	LALK
	0242			0289 0071 6069	SACL
	0243			0290 0072	LALK
	0244			0291 0072 D001	LALK
	0245 004F			0292 0073 0820	SACL
	0246 0050 D100	LRLK	ARI.512	0293 0075 606B	LABS
	0247 0051	ZAC		0294 0075 D001	LALK
	0248 0051 CA00	RPTK	255	0295 0077 606C	CUTOFF
	0249 0052	RPTK	255	0296 0078 D001	LALK
	0250 0053 CBFF	SACL	+	0297 0079 0400	LALK
	0251 0053	SACL	+	0298 007A 6060	SACL
	0252 0053 60A0			0299 007B 606E	SACL
	0253 0054			0300 007B 606E	SACL
	0254			0301 007C	EINT
	0255			0302 007D	B LOOP
	0256			0303 007D FF80	
	0257 0054			0304 007D 01BE	
	0258 0054 CBFF	RPTK	255		
	0259 0055	SACL	+		
	0260 0055 60A0	SACL	+		
	0261 0056	LDPK	7		
	0262 0056 CB07	LALK	1		
	0263 0057	LALK	1		
	0264 0057 D001	SACL	AONE		
	0265 0058 0001	LALK	>4FFF		
	0266 0059 6012	SACL	SOME		
	0267 005A D001	LALK	P5DM+AO		
	0268 005B 4FFF	SACL			
	0269 005C 6013	LALK			
	0270 005D 0001	LALK			

\* >400 = 1/8 OF MAX ABSY

```
*****
* CYCLE START ROUTINE
*****
START LOPK 0
* CONVERT MU-LAW INPUT REFERENCE SAMPLE TO LINEAR (Y0)
*
* ZALS DRR2 * MU-LAW Y(0) -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* LOPK 6
* TBLR Y0 * LINEAR Y(0) -> Y0
*
* COMPUTE ABSOLUTE VALUE OF Y0
*
* LAC Y0 * Y0 -> ACC
* ABS
* LOPK 7
* SACL ABSY0 * !Y0! -> ABSY0 ON PAGE 7
* LOPK 0
* CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (S0DC)
*
* ZALS DRR1 * MU-LAW S(0)DC -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* TBLR S0DC * LINEAR S(0)DC -> S0DC
*
* COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (S0)
*
* ZALS S0LSBS * S0LSBS -> LOW ACC
* ADDH S0 * S0 (MSBS) -> HIGH ACC
* SUB S0,HTAU * ACC - S0 * 2**HTAU -> ACC
* ADDH S0DC * ACC + S0DC * 2**16 -> ACC
* SUB S0DC,HTAU-1 * ACC - S0DC * 2**HTAU-1 -> ACC
*****
```

```
*****
* CYCLE START ROUTINE
*****
START LOPK 0
* CONVERT MU-LAW INPUT REFERENCE SAMPLE TO LINEAR (Y0)
*
* ZALS DRR2 * MU-LAW Y(0) -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* LOPK 6
* TBLR Y0 * LINEAR Y(0) -> Y0
*
* COMPUTE ABSOLUTE VALUE OF Y0
*
* LAC Y0 * Y0 -> ACC
* ABS
* LOPK 7
* SACL ABSY0 * !Y0! -> ABSY0 ON PAGE 7
* LOPK 0
* CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (S0DC)
*
* ZALS DRR1 * MU-LAW S(0)DC -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* TBLR S0DC * LINEAR S(0)DC -> S0DC
*
* COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (S0)
*
* ZALS S0LSBS * S0LSBS -> LOW ACC
* ADDH S0 * S0 (MSBS) -> HIGH ACC
* SUB S0,HTAU * ACC - S0 * 2**HTAU -> ACC
* ADDH S0DC * ACC + S0DC * 2**16 -> ACC
* SUB S0DC,HTAU-1 * ACC - S0DC * 2**HTAU-1 -> ACC
*****
```

```
*****
* CYCLE START ROUTINE
*****
START LOPK 0
* CONVERT MU-LAW INPUT REFERENCE SAMPLE TO LINEAR (Y0)
*
* ZALS DRR2 * MU-LAW Y(0) -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* LOPK 6
* TBLR Y0 * LINEAR Y(0) -> Y0
*
* COMPUTE ABSOLUTE VALUE OF Y0
*
* LAC Y0 * Y0 -> ACC
* ABS
* LOPK 7
* SACL ABSY0 * !Y0! -> ABSY0 ON PAGE 7
* LOPK 0
* CONVERT MU-LAW NEAR END SAMPLE TO LINEAR (S0DC)
*
* ZALS DRR1 * MU-LAW S(0)DC -> ACC
* ADD BADDR * ADD MU-LAW TABLE BASE ADDRESS
* TBLR S0DC * LINEAR S(0)DC -> S0DC
*
* COMPUTE HIGH PASS FILTERED NEAR END SAMPLE (S0)
*
* ZALS S0LSBS * S0LSBS -> LOW ACC
* ADDH S0 * S0 (MSBS) -> HIGH ACC
* SUB S0,HTAU * ACC - S0 * 2**HTAU -> ACC
* ADDH S0DC * ACC + S0DC * 2**16 -> ACC
* SUB S0DC,HTAU-1 * ACC - S0DC * 2**HTAU-1 -> ACC
*****
```





0523 000B SAR ARI,SI  
0524 000B ZALH SI  
0525 000B ABS  
0526 000A CE1B  
0527 000B ADD Q,2  
0528 000B XORK >FF00,4  
0529 000C  
0530 000D 7F00  
0531 000E  
0532 000F  
0533 0000  
0534 0001 TXOUT SACH DXR,4  
\* INVERT ALL BITS IN Q  
\* 2\*\*4 \* HIGH ACC -> DXR

0471 .....  
0472 \* L INEAR TO MU-LAM COMPRESSION ROUTINE  
0473 \* .....  
0474 .....  
0475 .....  
0476 000C CHPRS ZALH OUTPUT \* OUTPUT -> ACC  
0477 000C SFL  
0478 000D CE1B  
0479 000D SFL  
0480 000E SFL \* LEFT JUSTIFY ACC  
0481 000E BLZ NEGCHP \* IF ACC < 0 THEN GO TO NEGCHP  
0482 000F F380  
0483 0000 0000  
0484 0001 POSCHP ADDH BIAS2  
0485 0002 LAR ARI,NEG7  
0486 0003 RPTK 6 \* FIND MSB  
0487 0004 NORM  
0488 0005 ANDK >F000,14 \* ZERO 2 MSBS AND ALL LSBS  
0489 0006 SACH Q  
0490 0007 SAR ARI,SI  
0491 0008 ZALH SI  
0492 0009 ABS  
0493 000A CE1B  
0494 000B ADD Q,2  
0495 000C XORK >FF00,4 \* INVERT ALL BITS  
0496 000D B TXOUT  
0497 000E NEGCHP ABS  
0498 000F ADDH BIAS2  
0499 0000 LAR ARI,NEG7  
0500 0001 RPTK 6 \* FIND MSB  
0501 0002 NORM  
0502 0003 ANDK >F000,14 \* ZERO 2 MSBS AND ALL LSBS  
0503 0004 SACH Q  
0504 0005  
0505 0006  
0506 0007  
0507 0008  
0508 0009  
0509 000A  
0510 000B  
0511 000C  
0512 000D  
0513 000E  
0514 000F  
0515 0000  
0516 0001  
0517 0002  
0518 0003  
0519 0004  
0520 0005  
0521 0006  
0522 0007  
0523 0008  
0524 0009  
0525 000A  
0526 000B  
0527 000C  
0528 000D  
0529 000E  
0530 000F  
0531 0000  
0532 0001  
0533 0002  
0534 0003  
0535 0004  
0536 0005  
0537 0006  
0538 0007  
0539 0008  
0540 0009  
0541 000A  
0542 000B  
0543 000C  
0544 000D  
0545 000E  
0546 000F  
0547 0000  
0548 0001  
0549 0002  
0550 0003  
0551 0004  
0552 0005  
0553 0006  
0554 0007  
0555 0008  
0556 0009  
0557 000A  
0558 000B  
0559 000C  
0560 000D  
0561 000E  
0562 000F  
0563 0000  
0564 0001  
0565 0002  
0566 0003  
0567 0004  
0568 0005  
0569 0006  
0570 0007  
0571 0008  
0572 0009  
0573 000A  
0574 000B  
0575 000C  
0576 000D  
0577 000E  
0578 000F  
0579 0000  
0580 0001  
0581 0002  
0582 0003  
0583 0004  
0584 0005  
0585 0006  
0586 0007  
0587 0008  
0588 0009  
0589 000A  
0590 000B  
0591 000C  
0592 000D  
0593 000E  
0594 000F  
0595 0000  
0596 0001  
0597 0002  
0598 0003  
0599 0004  
0600 0005  
0601 0006  
0602 0007  
0603 0008  
0604 0009  
0605 000A  
0606 000B  
0607 000C  
0608 000D  
0609 000E  
0610 000F  
0611 0000  
0612 0001  
0613 0002  
0614 0003  
0615 0004  
0616 0005  
0617 0006  
0618 0007  
0619 0008  
0620 0009  
0621 000A  
0622 000B  
0623 000C  
0624 000D  
0625 000E  
0626 000F  
0627 0000  
0628 0001  
0629 0002  
0630 0003  
0631 0004  
0632 0005  
0633 0006  
0634 0007  
0635 0008  
0636 0009  
0637 000A  
0638 000B  
0639 000C  
0640 000D  
0641 000E  
0642 000F  
0643 0000  
0644 0001  
0645 0002  
0646 0003  
0647 0004  
0648 0005  
0649 0006  
0650 0007  
0651 0008  
0652 0009  
0653 000A  
0654 000B  
0655 000C  
0656 000D  
0657 000E  
0658 000F  
0659 0000  
0660 0001  
0661 0002  
0662 0003  
0663 0004  
0664 0005  
0665 0006  
0666 0007  
0667 0008  
0668 0009  
0669 000A  
0670 000B  
0671 000C  
0672 000D  
0673 000E  
0674 000F  
0675 0000  
0676 0001  
0677 0002  
0678 0003  
0679 0004  
0680 0005  
0681 0006  
0682 0007  
0683 0008  
0684 0009  
0685 000A  
0686 000B  
0687 000C  
0688 000D  
0689 000E  
0690 000F  
0691 0000  
0692 0001  
0693 0002  
0694 0003  
0695 0004  
0696 0005  
0697 0006  
0698 0007  
0699 0008  
0700 0009  
0701 000A  
0702 000B  
0703 000C  
0704 000D  
0705 000E  
0706 000F  
0707 0000  
0708 0001  
0709 0002  
0710 0003  
0711 0004  
0712 0005  
0713 0006  
0714 0007  
0715 0008  
0716 0009  
0717 000A  
0718 000B  
0719 000C  
0720 000D  
0721 000E  
0722 000F  
0723 0000  
0724 0001  
0725 0002  
0726 0003  
0727 0004  
0728 0005  
0729 0006  
0730 0007  
0731 0008  
0732 0009  
0733 000A  
0734 000B  
0735 000C  
0736 000D  
0737 000E  
0738 000F  
0739 0000  
0740 0001  
0741 0002  
0742 0003  
0743 0004  
0744 0005  
0745 0006  
0746 0007  
0747 0008  
0748 0009  
0749 000A  
0750 000B  
0751 000C  
0752 000D  
0753 000E  
0754 000F  
0755 0000  
0756 0001  
0757 0002  
0758 0003  
0759 0004  
0760 0005  
0761 0006  
0762 0007  
0763 0008  
0764 0009  
0765 000A  
0766 000B  
0767 000C  
0768 000D  
0769 000E  
0770 000F  
0771 0000  
0772 0001  
0773 0002  
0774 0003  
0775 0004  
0776 0005  
0777 0006  
0778 0007  
0779 0008  
0780 0009  
0781 000A  
0782 000B  
0783 000C  
0784 000D  
0785 000E  
0786 000F  
0787 0000  
0788 0001  
0789 0002  
0790 0003  
0791 0004  
0792 0005  
0793 0006  
0794 0007  
0795 0008  
0796 0009  
0797 000A  
0798 000B  
0799 000C  
0800 000D  
0801 000E  
0802 000F  
0803 0000  
0804 0001  
0805 0002  
0806 0003  
0807 0004  
0808 0005  
0809 0006  
0810 0007  
0811 0008  
0812 0009  
0813 000A  
0814 000B  
0815 000C  
0816 000D  
0817 000E  
0818 000F  
0819 0000  
0820 0001  
0821 0002  
0822 0003  
0823 0004  
0824 0005  
0825 0006  
0826 0007  
0827 0008  
0828 0009  
0829 000A  
0830 000B  
0831 000C  
0832 000D  
0833 000E  
0834 000F  
0835 0000  
0836 0001  
0837 0002  
0838 0003  
0839 0004  
0840 0005  
0841 0006  
0842 0007  
0843 0008  
0844 0009  
0845 000A  
0846 000B  
0847 000C  
0848 000D  
0849 000E  
0850 000F  
0851 0000  
0852 0001  
0853 0002  
0854 0003  
0855 0004  
0856 0005  
0857 0006  
0858 0007  
0859 0008  
0860 0009  
0861 000A  
0862 000B  
0863 000C  
0864 000D  
0865 000E  
0866 000F  
0867 0000  
0868 0001  
0869 0002  
0870 0003  
0871 0004  
0872 0005  
0873 0006  
0874 0007  
0875 0008  
0876 0009  
0877 000A  
0878 000B  
0879 000C  
0880 000D  
0881 000E  
0882 000F  
0883 0000  
0884 0001  
0885 0002  
0886 0003  
0887 0004  
0888 0005  
0889 0006  
0890 0007  
0891 0008  
0892 0009  
0893 000A  
0894 000B  
0895 000C  
0896 000D  
0897 000E  
0898 000F  
0899 0000  
0900 0001  
0901 0002  
0902 0003  
0903 0004  
0904 0005  
0905 0006  
0906 0007  
0907 0008  
0908 0009  
0909 000A  
0910 000B  
0911 000C  
0912 000D  
0913 000E  
0914 000F  
0915 0000  
0916 0001  
0917 0002  
0918 0003  
0919 0004  
0920 0005  
0921 0006  
0922 0007  
0923 0008  
0924 0009  
0925 000A  
0926 000B  
0927 000C  
0928 000D  
0929 000E  
0930 000F  
0931 0000  
0932 0001  
0933 0002  
0934 0003  
0935 0004  
0936 0005  
0937 0006  
0938 0007  
0939 0008  
0940 0009  
0941 000A  
0942 000B  
0943 000C  
0944 000D  
0945 000E  
0946 000F  
0947 0000  
0948 0001  
0949 0002  
0950 0003  
0951 0004  
0952 0005  
0953 0006  
0954 0007  
0955 0008  
0956 0009  
0957 000A  
0958 000B  
0959 000C  
0960 000D  
0961 000E  
0962 000F  
0963 0000  
0964 0001  
0965 0002  
0966 0003  
0967 0004  
0968 0005  
0969 0006  
0970 0007  
0971 0008  
0972 0009  
0973 000A  
0974 000B  
0975 000C  
0976 000D  
0977 000E  
0978 000F  
0979 0000  
0980 0001  
0981 0002  
0982 0003  
0983 0004  
0984 0005  
0985 0006  
0986 0007  
0987 0008  
0988 0009  
0989 000A  
0990 000B  
0991 000C  
0992 000D  
0993 000E  
0994 000F  
0995 0000  
0996 0001  
0997 0002  
0998 0003  
0999 0004  
1000 0005  
1001 0006  
1002 0007  
1003 0008  
1004 0009  
1005 000A  
1006 000B  
1007 000C  
1008 000D  
1009 000E  
1010 000F  
1011 0000  
1012 0001  
1013 0002  
1014 0003  
1015 0004  
1016 0005  
1017 0006  
1018 0007  
1019 0008  
1020 0009  
1021 000A  
1022 000B  
1023 000C  
1024 000D  
1025 000E  
1026 000F  
1027 0000  
1028 0001  
1029 0002  
1030 0003  
1031 0004  
1032 0005  
1033 0006  
1034 0007  
1035 0008  
1036 0009  
1037 000A  
1038 000B  
1039 000C  
1040 000D  
1041 000E  
1042 000F  
1043 0000  
1044 0001  
1045 0002  
1046 0003  
1047 0004  
1048 0005  
1049 0006  
1050 0007  
1051 0008  
1052 0009  
1053 000A  
1054 000B  
1055 000C  
1056 000D  
1057 000E  
1058 000F  
1059 0000  
1060 0001  
1061 0002  
1062 0003  
1063 0004  
1064 0005  
1065 0006  
1066 0007  
1067 0008  
1068 0009  
1069 000A  
1070 000B  
1071 000C  
1072 000D  
1073 000E  
1074 000F  
1075 0000  
1076 0001  
1077 0002  
1078 0003  
1079 0004  
1080 0005  
1081 0006  
1082 0007  
1083 0008  
1084 0009  
1085 000A  
1086 000B  
1087 000C  
1088 000D  
1089 000E  
1090 000F  
1091 0000  
1092 0001  
1093 0002  
1094 0003  
1095 0004  
1096 0005  
1097 0006  
1098 0007  
1099 0008  
1100 0009  
1101 000A  
1102 000B  
1103 000C  
1104 000D  
1105 000E  
1106 000F  
1107 0000  
1108 0001  
1109 0002  
1110 0003  
1111 0004  
1112 0005  
1113 0006  
1114 0007  
1115 0008  
1116 0009  
1117 000A  
1118 000B  
1119 000C  
1120 000D  
1121 000E  
1122 000F  
1123 0000  
1124 0001  
1125 0002  
1126 0003  
1127 0004  
1128 0005  
1129 0006  
1130 0007  
1131 0008  
1132 0009  
1133 000A  
1134 000B  
1135 000C  
1136 000D  
1137 000E  
1138 000F  
1139 0000  
1140 0001  
1141 0002  
1142 0003  
1143 0004  
1144 0005  
1145 0006  
1146 0007  
1147 0008  
1148 0009  
1149 000A  
1150 000B  
1151 000C  
1152 000D  
1153 000E  
1154 000F  
1155 0000  
1156 0001  
1157 0002  
1158 0003  
1159 0004  
1160 0005  
1161 0006  
1162 0007  
1163 0008  
1164 0009  
1165 000A  
1166 000B  
1167 000C  
1168 000D  
1169 000E  
1170 000F  
1171 0000  
1172 0001  
1173 0002  
1174 0003  
1175 0004  
1176 0005  
1177 0006  
1178 0007  
1179 0008  
1180 0009  
1181 000A  
1182 000B  
1183 000C  
1184 000D  
1185 000E  
1186 000F  
1187 0000  
1188 0001  
1189 0002  
1190 0003  
1191 0004  
1192 0005  
1193 0006  
1194 0007  
1195 0008  
1196 0009  
1197 000A  
1198 000B  
1199 000C  
1200 000D  
1201 000E  
1202 000F  
1203 0000  
1204 0001  
1205 0002  
1206 0003  
1207 0004  
1208 0005  
1209 0006  
1210 0007  
1211 0008  
1212 0009  
1213 000A  
1214 000B  
1215 000C  
1216 000D  
1217 000E  
1218 000F  
1219 0000  
1220 0001  
1221 0002  
1222 0003  
1223 0004  
1224 0005  
1225 0006  
1226 0007  
1227 0008  
1228 0009  
1229 000A  
1230 000B  
1231 000C  
1232 000D  
1233 000E  
1234 000F  
1235 0000  
1236 0001  
1237 0002  
1238 0003  
1239 0004  
1240 0005  
1241 0006  
1242 0007  
1243 0008  
1244 0009  
1245 000A  
1246 000B  
1247 000C  
1248 000D  
1249 000E  
1250 000F  
1251 0000  
1252 0001  
1253 0002  
1254 0003  
1255 0004  
1256 0005  
1257 0006  
1258 0007  
1259 0008  
1260 0009  
1261 000A  
1262 000B  
1263 000C  
1264 000D  
1265 000E  
1266 000F  
1267 0000  
1268 0001  
1269 0002  
1270 0003  
1271 0004  
1272 0005  
1273 0006  
1274 0007  
1275 0008  
1276 0009  
1277 000A  
1278 000B  
1279 000C  
1280 000D  
1281 000E  
1282 000F  
1283 0000  
1284 0001  
1285 0002  
1286 0003  
1287 0004  
1288 0005  
1289 0006  
1290 0007  
1291 0008  
1292 0009  
1293 000A  
1294 000B  
1295 000C  
1296 000D  
1297 000E  
1298 000F  
1299 0000  
1300 0001  
1301 0002  
1302 0003  
1303 0004  
1304 0005  
1305 0006  
1306 0007  
1307 0008  
1308 0009  
1309 000A  
1310 000B  
1311 000C  
1312 000D  
1313 000E  
1314 000F  
1315 0000  
1316 0001  
1317 0002  
1318 0003  
1319 0004  
1320 0005  
1321 0006  
1322 0007  
1323 0008  
1324 0009  
1325 000A  
1326 000B  
1327 000C  
1328 000D  
1329 000E  
1330 000F  
1331 0000  
1332 0001  
1333 0002  
1334 0003  
1335 0004  
1336 0005  
1337 0006  
1338 0007  
1339 0008  
1340 0009  
1341 000A  
1342 000B  
1343 000C  
1344 000D  
1345 000E  
1346 000F  
1347 0000  
1348 0001  
1349 0002  
1350 0003  
1351 0004  
1352 0005  
1353 0006  
1354 0007  
1355 0008  
1356 0009  
1357 000A  
1358 000B  
1359 000C  
1360 000D  
1361 000E  
1362 000F  
1363 0000  
1364 0001  
1365 0002  
1366 0003  
1367 0004  
1368 0005  
1369 0006  
1370 0007  
1371 0008  
1372 0009  
1373 000A  
1374 000B  
1375 000C  
1376 000D  
1377 000E  
1378 000F  
1379 0000  
1380 0001  
1381 0002  
1382 0003  
1383 0004  
1384 0005  
1385 0006  
1386 0007  
1387 0008  
1388 0009  
1389 000A  
1390 000B  
1391 000C  
1392 000D  
1393 000E  
1394 000F  
1395 0000  
1396 0001  
1397 0002  
1398 0003  
1399 0004  
1400 0005  
1401 0006  
1402 0007  
1403 0008  
1404 0009  
1405 000A  
1406 000B  
1407 000C  
1408 000D  
1409 000E  
1410 000F  
1411 0000  
1412 0001  
1413 0002  
1414 0003  
1415 0004  
1416 0005  
1417 0006  
1418 0007  
1419 0008  
1420 0009  
1421 000A  
1422 000B  
1423 000C  
1424 000D  
1425 000E  
1426 000F  
1427 0000  
1428 0001  
1429 0002  
1430 0003  
1431 0004  
1432 0005  
1433 0006  
1434 0007  
1435 0008  
1436 0009  
1437 000A  
1438 000B  
1439 000C  
1440 000D  
1441 000E  
1442 000F  
1443 0000  
1444 0001  
1445 0002  
1446 0003  
1447 0004  
1448 0005  
1449 0006  
1450 0007  
1451 0008  
1452 0009  
1453 000A  
1454 000B  
1455 000C  
1456 000D  
1457 000E  
1458 000F  
1459 0000  
1460 0001  
1461 0002  
1462 0003  
1463 0004  
1464 0005  
1465 0006  
1466 0007  
1467 0008  
1468 0009  
1469 000A  
1470 000B  
1471 000C  
1472 000D  
1473 000E  
1474 000F  
1475 0000  
1476 0001  
1477 0002  
1478 0003  
1479 0004  
1480 0005  
1481 0006  
1482 0007  
1483 0008  
1484 0009  
1485 000A  
1486 000B  
1487 000C  
1488 000D  
1489 000E  
1490 000F  
1491 0000  
1492 0001  
1493 0002  
1494 0003  
1495 0004  
1496 0005  
1497 0006  
1498 0007  
1499 0008  
1500 0009  
1501 000A  
1502 000B  
1503 000C  
1504 000D  
1505 000E  
1506 000F  
1507 0000  
1508 0001  
1509 0002  
1510 0003  
1511 0004  
1512 0005  
1513 0006  
1514 0007  
1515 0008  
1516 0

ECI:2B	32020 FAMILY MACRO ASSEMBLER	PC 1.0 B5.157	14:10:03 11-19-85	PAGE 0013
0536	*****			
0537	*****			
0538	*****			
0539	*****			
0540	*****			
0541	00DF			
0542	00DF			
0543	00E0			
0544	*****			
0545	*****			
0546	00E0			
0547	00E0			
0548	00E1			
0549	00E1			
0550	00E1			
0551	00E2			
0552	00E2			
0553	00E3			
0554	00E3			
0555	00E4			
0556	00E4			
0557	00E5			
0558	00E5			
0559	00E6			
0560	*****			
0561	*****			
0562	00E6			
0563	00E6			
0564	00E6			
0565	00E7			
0566	00E7			
0567	00E8			
0568	00E8			
0569	00E9			
0570	00E9			
0571	00EA			
0572	00EA			
0573	00EB			
0574	00EB			
0575	00EC			
0576	00EC			
0577	00ED			
0578	*****			
0579	*****			
0580	00ED			
0581	00ED			
0582	00ED			
0583	00EE			
0584	00EE			
0585	00EF			
0586	00EF			
0587	00F0			
0588	00F0			
0589	*****			
0590	*****			
0591	*****			
0592	*****			
0593	*****			
0594	*****			
0595	00F1			
0596	*****			
0597	*****			
0598	*****			
0599	00F1			
0600	00F1			
0601	00F2			
0602	00F2			
0603	00F3			
0604	00F3			
0605	00F4			
0606	00F4			
0607	00F5			
0608	*****			
0609	*****			
0610	00F5			
0611	00F5			
0612	00F5			
0613	00F6			
0614	00F6			
0615	00F7			
0616	*****			
0617	*****			
0618	00F7			
0619	00F7			
0620	00F8			
0621	00F8			
0622	00F9			
0623	00F9			
0624	00FA			
0625	00FA			
0626	00FB			
0627	00FB			
0628	00FC			
0629	00FC			
0630	00FE			
0631	00FE			
0632	0100			
0633	0101			
0634	0101			
0635	0102			
0636	0103			
0637	0104			
0638	0104			
0639	0105			
0640	0106			
0641	0107			
0642	*****			
0643	*****			
0644	*****			
0645	*****			
0646	*****			
0647	*****			
0648	*****			
0649	*****			
0650	*****			
0651	*****			
0652	*****			
0653	*****			

0642 0107 6011 SAVINO SACL CUNO \* ACC -> CUNO  
0643 0108 6080 SACL \* \* ACC -> UN(0)

\*\*\*\*\*  
\* NEAR-END SPEECH DETECTION ROUTINE  
\*\*\*\*\*

0650 0651 0109 NESP LDPK 7  
0652 0109 C807  
0653 010A  
0654  
0655  
0656  
0657 010A  
0658 010A 4060  
0659 010B 1860  
0660 010C 1860  
0661 010C 0868  
0662 010C 0868  
0663 010D  
0664 010D 6860  
0665 010E  
0666  
0667  
0668  
0669 010E  
0670 010E 4064  
0671 010F  
0672 010F 1864  
0673 0110  
0674 0110 0C63  
0675 0111  
0676 0111 6864  
0677 0112  
0678  
0679  
0680  
0681 0112  
0682 0112 2060  
0683 0113  
0684 0113 0012  
0685 0114  
0686 0114 0004  
0687 0115 000F  
0688 0116  
0689 0116 6060  
0690 0117 F180  
0691 0118 011F  
0692 0119  
0693  
0694  
0695 0119  
0696 0119 3117  
0697 011A C807  
0698 011A  
0699 011B  
0700 011B 5690

\*\*\*\*\*  
\* UPDATE SHORT TAU REFERENCE POWER ESTIMATE (ABSYOF)  
\*\*\*\*\*

ZALH ABSYOF \* ABSYOF \* 2\*\*16 -> ACC  
SUB ABSYOF,STAU \* ACC - ABSYOF \* 2\*\*STAU -> ACC  
ADD ABSY0,STAU \* ACC + ABSY0 \* 2\*\*STAU -> ACC  
SACH ABSYOF \* HIGH ACC -> ABSYOF

\*\*\*\*\*  
\* UPDATE SHORT TAU NEAR END POWER ESTIMATE (ABSSOF)  
\*\*\*\*\*

ZALH ABSSOF \* ABSSOF \* 2\*\*16 -> ACC  
SUB ABSSOF,STAU \* ACC - ABSSOF \* 2\*\*STAU -> ACC  
ADD ABSS0,STAUHNER \* ACC + ABSS0\*2\*\*STAUHNER -> ACC  
SACH ABSSOF \* HIGH ACC -> ABSSOF

\*\*\*\*\*  
\* UPDATE MODULO 16 COUNTER (H)  
\*\*\*\*\*

LAC H \* H -> ACC  
ADD ACME \* ACC + 1 -> ACC  
ANDK >000F \* IF ACC = 16 THEN 0 -> ACC  
SACL H \* ACC -> H  
BGZ NESP1 \* IF H > 0 THEN GO TO NESP1

\*\*\*\*\*  
\* MOVE NO,M1,.....M7 TO NEXT HIGHER MEMORY LOCATION  
\*\*\*\*\*

LAR AR1,ADM7 \* ADM7 -> AR1  
RPTK 7 \* K=7,6,.....0  
DNOV \*- \* M(K) -> M(K+1)

EC128	32020 FAMILY MACRO ASSEMBLER	PC 1.0 85.157	14:10:03 11-19-85	PAGE 0017
0701 011C	DMOV	ABSYOF	* ABSYOF -> M0	
0702 011C 5660	B	NESP3	* ON MEMORY MOVES SKIP DETECTION	
0703 011D				
0704 011C F600				
0705 011F				
0706				
0707				
0708 011F				
0709 011F 2060	NESP1	ABSYOF	* ABSYOF -> ACC	
0710 0120				
0711 0120 106E	SUB	M0	* ACC - M0 -> ACC	
0712 0121				
0713 0121 F280	BLEZ	NESP2	* IF M0 > ABSYOF THEN NO UPDATE	
0714 0121				
0715 0122 0124				
0716 0123 5660	DMOV	ABSYOF	* ABSYOF -> M0	
0717 0124				
0718				
0719				
0720				
0721 0124				
0722 0124 2064	NESP2	LAC	ABSSOF	* ABSYOF -> ACC
0723 0125				
0724 0125 106E	SUB	M0	* ACC - M0 -> ACC	
0725 0126				
0726 0126 F280	BLEZ	NESP3	* NO N.E. SPEECH IF M0 > ABSYOF	
0727 0127 0149				
0728 0128				
0729 0128 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0730 0129				
0731 0129 106F	SUB	M0+1	* ACC - M1 -> ACC	
0732 012A				
0733 012A F280	BLEZ	NESP3	* NO N.E. SPEECH IF M1 > ABSYOF	
0734 012B 0149				
0735 012C				
0736 012C 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0737 012D				
0738 012D 1070	SUB	M0+2	* ACC - M2 -> ACC	
0739 012E				
0740 012E F280	BLEZ	NESP3	* NO N.E. SPEECH IF M2 > ABSYOF	
0741 0130 0149				
0742 0130				
0743 0130 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0744 0131				
0745 0131 1071	SUB	M0+3	* ACC - M3 -> ACC	
0746 0132				
0747 0132 F280	BLEZ	NESP3	* NO N.E. SPEECH IF M3 > ABSYOF	
0748 0133 0149				
0749 0134				
0750 0134 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0751 0135				
EC128	32020 FAMILY MACRO ASSEMBLER	PC 1.0 85.157	14:10:03 11-19-85	PAGE 0018
0752 0135 1072	SUB	M0+4	* ACC - M4 -> ACC	
0753 0136				
0754 0136 F280	BLEZ	NESP3	* NO N.E. SPEECH IF M4 > ABSYOF	
0755 0137 0149				
0756 0138				
0757 0138 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0758 0139				
0759 0139 1073	SUB	M0+5	* ACC - M5 -> ACC	
0760 013A				
0761 013A F280	BLEZ	NESP3	* NO N.E. SPEECH IF M5 > ABSYOF	
0762 013B 0149				
0763 013C				
0764 013C 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0765 013D				
0766 013D 1074	SUB	M0+6	* ACC - M6 -> ACC	
0767 013E				
0768 013E F280	BLEZ	NESP3	* NO N.E. SPEECH IF M6 > ABSYOF	
0769 013F 0149				
0770 0140				
0771 0140 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0772 0141				
0773 0141 1075	SUB	M0+7	* ACC - M7 -> ACC	
0774 0142				
0775 0142 F280	BLEZ	NESP3	* NO N.E. SPEECH IF M7 > ABSYOF	
0776 0143 0149				
0777 0144				
0778 0144 2064	LAC	ABSSOF	* ABSYOF -> ACC	
0779 0145				
0780 0145 1076	SUB	M0+8	* ACC - M8 -> ACC	
0781 0146 F280				
0782 0147 0149	BLEZ	NESP3	* NO N.E. SPEECH IF M8 > ABSYOF	
0783 0148				
0784				
0785				
0786 0148				
0787 0148 5661	DMOV	HANGT	* HANGT -> HCNTR	
0788 0148 5661				
0789 0149				
0790				
0791				
0792				
0793 0149				
0794 0149 2062	NESP3	LAC	HCNTR -> ACC	
0795 014A				
0796 014A F680	BZ	NESP4	* IF HCNTR = 0 THEN GO TO NESP4	
0797 014B 0150				
0798 014C 1012	SUB	ACME	* ACC - 1 -> ACC	
0799 014D				
0800 014D 6062	SACL	HCNTR	* ACC -> HCNTR	
0801 014E				
0802 014E FF80	B	LOOP	* GO TO CYCLE END	

```
0903 0150      014F 018E
0904 0150      *
0905 0150      *
0906 0150      *
0907 0150      *
0908 0150 2069  NESP4  LAC  ABSY      * ABSY -> ACC
0909 0151      SUB      * ACC - CUTOFF -> ACC
0910 0151 106C      CUTOFF
0911 0152      BLEZ  LOOP      * IF ABSY < CUTOFF THEN LOOP
0912 0152 F280
0913 0153 018E
```

```
0814 0154      *
0815 0154      *
0816 0154      *
0817 0154      *
0818 0154      *
0819 0154      *
0820 0154 2015  UPINC  LAC  ADY1      * ADY1 -> ACC (Y0 IS NOW IN Y1)
0821 0155      ADD  H      * ACC + H -> ACC
0822 0155 0060
0823 0156      SACL  TEMP3
0824 0156 6010
0825 0157      LAR  ARI,TEMP3
0826 0157 3110
0827 0158      CNFP
0828 0158 CE05
0829 0159      LT  CUN0
0830 0159 3C11
0831 015A
0832 015A
0833 015A 2F12
0834 015B      LAC  AONE,15
0835 015B 38A0      MPY  **
0836 015C      RPTK 14
0837 015C CB0E      MAC  UNOPH+1,**
0838 015D 5DA0
0839 015E FF01
0840 015F
0841 015F 3D11      LTA  CUN0
0842 0160      SACH  INC0
0843 0160 6878
0844 0161
0845 0161
0846 0161 2F12      LAC  AONE,15
0847 0162      MPY  **
0848 0162 38A0      RPTK 14
0849 0163 CB0E      MAC  UNOPH+1,**
0850 0163
0851 0164 5DA0
0852 0164 FF01
0853 0166 3D11      LTA  CUN0
0854 0166
0855 0167 6879      SACH  INC0+1
0856 0167
0857 0168
0858 0168
0859 0168 2F12      LAC  AONE,15
0860 0169      MPY  **
0861 0169 38A0      RPTK 14
0862 016A CB0E      MAC  UNOPH+1,**
0863 016A
0864 016B 5DA0
0865 016C FF01
0866 016D 3D11      LTA  CUN0
0867 016D
```

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85				32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157 14:10:03 11-19-85				PAGE 0021			
EC128				EC128				PAGE 0022			
* HIGH ACC -> INC(2)											
0868 016E	SACH	INC0+2		0921 018A	SACH	INC0+6		0921 018A	687E		
0869 016E 667A				0922 018B				0922 018B			
0870 016F	LAC	ACNE.15		0923 018B	LAC	ACNE.15		0923 018B			
0872 016F 2F12	MPY	*+		0924 018B 2F12	MPY	*+		0924 018B 2F12			
0873 0170	RPTK	14		0925 018C	RPTK	14		0925 018C			
0874 0170 36A0	MAC	UNOPH+1,*+		0926 018C 36A0	MAC	UNOPH+1,*+		0926 018C 36A0			
0875 0171	LTA	CUN0		0927 018D	LTA	CUN0		0927 018D			
0876 0171 CB0E	SACH	INC0+3		0928 018D CB0E	SACH	INC0+7		0928 018D CB0E			
0877 0172	MPY	*+		0929 018E	MPY	*+		0929 018E			
0878 0172 5DA0	RPTK	14		0930 018E 5DA0	RPTK	14		0930 018E 5DA0			
0879 0174	MAC	UNOPH+1,*+		0931 0190	MAC	UNOPH+1,*+		0931 0190			
0880 0174 3D11	LTA	CUN0		0932 0190 3D11	LTA	CUN0		0932 0190 3D11			
0881 0175	SACH	INC0+3		0933 0191	SACH	INC0+7		0933 0191			
0882 0175 687B	LAC	ACNE.15		0934 0191 687F	LAC	ACNE.15		0934 0191 687F			
0883 0176	MPY	*+		0935 0192	MPY	*+		0935 0192			
0884 0177	RPTK	14		0936 0192	RPTK	14		0936 0192			
0887 0177 36A0	MAC	UNOPH+1,*+		0937 0192	MAC	UNOPH+1,*+		0937 0192			
0888 0178	LTA	CUN0		0938 0192	LTA	CUN0		0938 0192			
0889 0178 CB0E	SACH	INC0+3		0939 0192	SACH	INC0+7		0939 0192			
0890 0179	MPY	*+		0940 0192	MPY	*+		0940 0192			
0891 0179 5DA0	RPTK	14		0941 0192	RPTK	14		0941 0192			
0892 017A	MAC	UNOPH+1,*+		0942 0192	MAC	UNOPH+1,*+		0942 0192			
0893 017B	LTA	CUN0		0943 0192	LTA	CUN0		0943 0192			
0894 017C	SACH	INC0+4		0944 0192	SACH	INC0+7		0944 0192			
0895 017C 687C	LAC	ACNE.15		0945 0192	LAC	ACNE.15		0945 0192			
0896 017D	MPY	*+		0946 0192	MPY	*+		0946 0192			
0897 017D	RPTK	14		0947 0192	RPTK	14		0947 0192			
0898 017D 2F12	MAC	UNOPH+1,*+		0948 0192	MAC	UNOPH+1,*+		0948 0192			
0899 017E	LTA	CUN0		0949 0192	LTA	CUN0		0949 0192			
0900 017E 36A0	SACH	INC0+5		0950 0192	SACH	INC0+7		0950 0192			
0901 017F	MPY	*+		0951 0192	MPY	*+		0951 0192			
0902 017F CB0E	RPTK	14		0952 0192	RPTK	14		0952 0192			
0903 0180	MAC	UNOPH+1,*+		0953 0192	MAC	UNOPH+1,*+		0953 0192			
0904 0180 5DA0	LTA	CUN0		0954 0192	LTA	CUN0		0954 0192			
0905 0181	SACH	INC0+5		0955 0192	SACH	INC0+7		0955 0192			
0906 0182 3D11	MPY	*+		0956 0192	MPY	*+		0956 0192			
0907 0183	RPTK	14		0957 0192	RPTK	14		0957 0192			
0908 0183 687D	MAC	UNOPH+1,*+		0958 0192	MAC	UNOPH+1,*+		0958 0192			
0909 0184	LTA	CUN0		0959 0192	LTA	CUN0		0959 0192			
0910 0184	SACH	INC0+5		0960 0192	SACH	INC0+7		0960 0192			
0911 0184 2F12	MPY	*+		0961 0192	MPY	*+		0961 0192			
0912 0185	RPTK	14		0962 0192	RPTK	14		0962 0192			
0913 0185 36A0	MAC	UNOPH+1,*+		0963 0192	MAC	UNOPH+1,*+		0963 0192			
0914 0186	LTA	CUN0		0964 0192	LTA	CUN0		0964 0192			
0915 0186 CB0E	SACH	INC0+5		0965 0192	SACH	INC0+7		0965 0192			
0916 0187	MPY	*+		0966 0192	MPY	*+		0966 0192			
0917 0187 5DA0	RPTK	14		0967 0192	RPTK	14		0967 0192			
0918 0189	MAC	UNOPH+1,*+		0968 0192	MAC	UNOPH+1,*+		0968 0192			
0919 0189 3D11	LTA	CUN0		0969 0192	LTA	CUN0		0969 0192			
0920 018A	SACH	INC0+5		0970 0192	SACH	INC0+7		0970 0192			

```

0939 .....
0940 * COEFFICIENT UPDATE ROUTINE
0941 *
0942 *
0943 .....
0944 0193 LARK ARO,16 * 16 -> ARO (AR2 INCREMENT)
0945 0193 C010
0946 0194 LAR AR1,ADINCO * ADINCO -> AR1
0947 0194 3116
0948 0195 LAC ADA0 * ADA0 -> ACC
0949 0195 2014
0950 0196 SUB H * ACC - H -> ACC
0951 0196 1060
0952 0197 SACL TEMP3
0953 0197 6010
0954 0198 LAR AR2,TEMP3 * ADA0 - H -> AR2
0955 0198 3210
0956 0199 SPM 2 * SET 4 BIT LEFT SHIFT OF P REG
0957 0199 CE0A
0958 019A LAC TABSY,GAIN * TABSY * 2**GAIN -> ACC
0959 019A 2368
0960 019B SACL TEMP3 * ACC -> TEMP3
0961 019B 6010
0962 019C LT TEMP3 * TEMP3 -> T REG
0963 019C 3C10
0964 019D MPY **AR2 * INC(0) * T REG -> P REG
0965 019D 3BAA
0966 019E ZALH * *
0967 019E 4080
0968 019F APAC * A(H) * 2**16 -> ACC
0969 019F CE15 * P REG + ACC -> ACC
0970 01A0 SACH * HIGH ACC -> A(H)
0971 01A0 6809
0972 01A1 MPY **AR2 * INC(1) * T REG -> P REG
0973 01A1 3BAA
0974 01A2 ZALH * *
0975 01A2 4080
0976 01A3 APAC * A(16+H) * 2**16 -> ACC
0977 01A3 CE15 * P REG + ACC -> ACC
0978 01A4 SACH * HIGH ACC -> A(16+H)
0979 01A4 6809
0980 01A5 MPY **AR2 * INC(2) * T REG -> P REG
0981 01A5 3BAA
0982 01A6 ZALH * *
0983 01A6 4080
0984 01A7 APAC * A(32+H) * 2**16 -> ACC
0985 01A7 CE15 * P REG + ACC -> ACC
0986 01A8 SACH * HIGH ACC -> A(32+H)
0987 01A8 6809
0988 01A9 MPY **AR2 *
0989 01A9 3BAA
0990 01AA ZALH *
0991 01AA 4080

```

```

0996 01AB CE15
0997 01AB 3BAA
0998 01AC SACH *0--0,AR1
0999 01AC 6809
1000 01AD MPY **AR2
1001 01AD 3BAA
1002 01AD 3BAA
1003 01AE ZALH *
1004 01AE 4080
1005 01AF APAC
1006 01AF CE15
1007 01B0 SACH *0--0,AR1
1008 01B0 6809
1009 01B1 MPY **AR2
1010 01B1 3BAA
1011 01B1 3BAA
1012 01B2 ZALH *
1013 01B2 4080
1014 01B3 APAC
1015 01B3 CE15
1016 01B4 SACH *0--0,AR1
1017 01B4 6809
1018 01B5 MPY **AR2
1019 01B5 3BAA
1020 01B5 3BAA
1021 01B6 ZALH *
1022 01B6 4080
1023 01B7 APAC
1024 01B7 CE15
1025 01B8 SACH *0--0,AR1
1026 01B8 6809
1027 01B9 MPY **AR2
1028 01B9 3BAA
1029 01B9 3BAA
1030 01BA ZALH *
1031 01BA 4080
1032 01BB APAC
1033 01BB CE15
1034 01BC SACH *0--0,AR1
1035 01BC 6809
1036 01BD SPM 0
1037 01BD 0
1038 01BD CE0B

```

\* SET NO SHIFT OF P REG



EC128	32020 FAMILY	MACRO ASSEMBLER	PC 1.0	85.157	14:10:03 11-19-90	PAGE 0026
1095						
1096						
1098						
1099						
1100	01D2					
1101	0300					
1102	0300					
1103	0300					
1104	0300	EOA1				
1106	0301	E1A1				
1107	0302	E2A1				
1108	0303	E3A1				
1109	0304	E4A1				
1110	0305	E5A1				
1111	0306	E6A1				
1112	0307	E7A1				
1113	0308	E8A1				
1114	0309	E9A1				
1115	0310	E0A1				
1116	0308	EBA1				
1117	030C	ECA1				
1118	030D	EDA1				
1119	030E	EFA1				
1120	0310	F0E1				
1122	0311	F0E1				
1123	0312	F1E1				
1124	0313	F1E1				
1125	0314	F2E1				
1126	0315	F3E1				
1128	0317	F3E1				
1129	0318	F4E1				
1130	0319	F4E1				
1131	031A	F5E1				
1132	031B	F5E1				
1133	031C	F6E1				
1134	031D	F6E1				
1135	031E	F7E1				
1136	031F	F7E1				
1137	0320	F8E1				
1138	0321	F8E1				
1139	0322	F8C1				
1140	0323	F901				
1141	0324	F9A1				
1142	0325	F9E1				
1143	0326	F9E1				
1144	0327	FAD1				
1145	0328	FAA1				
1146	0329	FAE1				
1147	032A	FAC1				
1148	032B	FAD1				
1149	032C	F8E1				
1150	032D	F8E1				
1151	032E	F8C1				

1152 032F FC01 DATA >FC01  
1153 0330 FC31 DATA >FC31  
1154 0332 FC71 DATA >FC71  
1155 0333 FC91 DATA >FC91  
1156 0334 FC91 DATA >FC91  
1157 0334 FC91 DATA >FC91  
1158 0335 FC01 DATA >FC01  
1159 0336 FC71 DATA >FC71  
1160 0337 FC91 DATA >FC91  
1161 0338 FC01 DATA >FC01  
1162 0339 FC01 DATA >FC01  
1163 033A FC01 DATA >FC01  
1164 033B FC01 DATA >FC01  
1165 033C FC01 DATA >FC01  
1166 033D FC01 DATA >FC01  
1167 033E FC01 DATA >FC01  
1168 033F FC01 DATA >FC01  
1169 0340 FE29 DATA >FE29  
1170 0341 FE39 DATA >FE39  
1171 0342 FE49 DATA >FE49  
1172 0343 FE59 DATA >FE59  
1173 0344 FE69 DATA >FE69  
1174 0345 FE79 DATA >FE79  
1175 0346 FE89 DATA >FE89  
1176 0347 FE99 DATA >FE99  
1177 0348 FE09 DATA >FE09  
1178 0349 FE09 DATA >FE09  
1179 034A FEC9 DATA >FEC9  
1180 034B FED9 DATA >FED9  
1181 034C FEE9 DATA >FEE9  
1182 034D FEF9 DATA >FEF9  
1183 034E FEF9 DATA >FEF9  
1184 034F FF19 DATA >FF19  
1185 0350 FF25 DATA >FF25  
1186 0351 FF2D DATA >FF2D  
1187 0352 FF35 DATA >FF35  
1188 0353 FF3D DATA >FF3D  
1189 0354 FF45 DATA >FF45  
1190 0355 FF4D DATA >FF4D  
1191 0356 FF55 DATA >FF55  
1192 0357 FF5D DATA >FF5D  
1193 0358 FF65 DATA >FF65  
1194 0359 FF6D DATA >FF6D  
1195 035A FF75 DATA >FF75  
1196 035B FF7D DATA >FF7D  
1197 035C FF85 DATA >FF85  
1198 035D FF8D DATA >FF8D  
1199 035E FF95 DATA >FF95  
1200 035F FF9D DATA >FF9D  
1201 0360 FFA3 DATA >FFA3  
1202 0361 FFA7 DATA >FFA7  
1203 0362 FFAB DATA >FFAB  
1204 0363 FFAD DATA >FFAD  
1205 0364 FFBD DATA >FFBD  
1206 0365 FFBD DATA >FFBD  
1207 0366 FFBB DATA >FFBB  
1208 0367 FFBF DATA >FFBF

1209 0368 FFC3 DATA >FFC3  
1210 0369 FFCB DATA >FFCB  
1211 036A FFCB DATA >FFCB  
1212 036B FFCF DATA >FFCF  
1213 036C FFD3 DATA >FFD3  
1214 036D FFD7 DATA >FFD7  
1215 036E FFD8 DATA >FFD8  
1216 036F FFD8 DATA >FFD8  
1217 0370 FFE2 DATA >FFFE2  
1218 0371 FFE4 DATA >FFFE4  
1219 0372 FFE6 DATA >FFFE6  
1220 0373 FFE8 DATA >FFFE8  
1221 0374 FFEA DATA >FFFEA  
1222 0375 FFEA DATA >FFFEA  
1223 0376 FFE0 DATA >FFFE0  
1224 0377 FFE0 DATA >FFFE0  
1225 0378 FFE2 DATA >FFFE2  
1226 0379 FFE4 DATA >FFFE4  
1227 037A FFE6 DATA >FFFE6  
1228 037B FFE6 DATA >FFFE6  
1229 037C FFEA DATA >FFFEA  
1230 037D FFEA DATA >FFFEA  
1231 037E FFE0 DATA >FFFE0  
1232 037F 0000 DATA >  
1233 0380 1ESF DATA >1ESF  
1234 0381 1ESF DATA >1ESF  
1235 0381 1ESF DATA >1ESF  
1236 0382 1DSF DATA >1DSF  
1237 0383 1CSF DATA >1CSF  
1238 0384 1BSF DATA >1BSF  
1239 0385 1BSF DATA >1BSF  
1240 0386 1BSF DATA >1BSF  
1241 0387 1BSF DATA >1BSF  
1242 0388 175F DATA >175F  
1243 0389 165F DATA >165F  
1244 038A 155F DATA >155F  
1245 038B 145F DATA >145F  
1246 038C 135F DATA >135F  
1247 038D 125F DATA >125F  
1248 038E 115F DATA >115F  
1249 038F 105F DATA >105F  
1250 0390 0F5F DATA >0F5F  
1251 0391 0E5F DATA >0E5F  
1252 0392 0D5F DATA >0D5F  
1253 0393 0C5F DATA >0C5F  
1254 0394 0B5F DATA >0B5F  
1255 0395 0A5F DATA >0A5F  
1256 0396 095F DATA >095F  
1257 0397 085F DATA >085F  
1258 0398 075F DATA >075F  
1259 0399 065F DATA >065F  
1260 039A 055F DATA >055F  
1261 039B 045F DATA >045F  
1262 039C 035F DATA >035F  
1263 039D 025F DATA >025F  
1264 039E 015F DATA >015F  
1265 039F 081F DATA >081F

\* POSITIVE VALUES NEXT  
\* (POLARITY BIT = 1)

EC128	32020 FAMILY MACRO ASSEMBLER	PC 1.0 85.157	14:10:03 11-19-85	PAGE 0029
1266 03A0 07BF	DATA >7BF			
1267 03A1 077F	DATA >77F			
1268 03A2 073F	DATA >73F			
1269 03A3 06FF	DATA >6FF			
1270 03A4 06BF	DATA >6BF			
1271 03A5 067F	DATA >67F			
1272 03A6 063F	DATA >63F			
1273 03A7 05FF	DATA >5FF			
1274 03A8 05BF	DATA >5BF			
1275 03A9 057F	DATA >57F			
1276 03AA 053F	DATA >53F			
1277 03AB 04FF	DATA >4FF			
1278 03AC 04BF	DATA >4BF			
1279 03AD 047F	DATA >47F			
1280 03AE 043F	DATA >43F			
1281 03AF 03FF	DATA >3FF			
1282 03B0 03BF	DATA >3BF			
1283 03B1 037F	DATA >37F			
1284 03B2 03BF	DATA >3BF			
1285 03B3 036F	DATA >36F			
1286 03B4 034F	DATA >34F			
1287 03B5 032F	DATA >32F			
1288 03B6 030F	DATA >30F			
1289 03B7 02FF	DATA >2FF			
1290 03B8 02CF	DATA >2CF			
1291 03B9 02AF	DATA >2AF			
1292 03BA 02BF	DATA >2BF			
1293 03BB 026F	DATA >26F			
1294 03BC 024F	DATA >24F			
1295 03BD 022F	DATA >22F			
1296 03BE 020F	DATA >20F			
1297 03BF 01FF	DATA >1FF			
1298 03C0 01D7	DATA >1D7			
1299 03C1 01C7	DATA >1C7			
1300 03C2 01B7	DATA >1B7			
1301 03C3 01A7	DATA >1A7			
1302 03C4 0197	DATA >197			
1303 03C5 0187	DATA >187			
1304 03C6 0177	DATA >177			
1305 03C7 0167	DATA >167			
1306 03C8 0157	DATA >157			
1307 03C9 0147	DATA >147			
1308 03CA 0137	DATA >137			
1309 03CB 0127	DATA >127			
1310 03CC 0117	DATA >117			
1311 03CD 0107	DATA >107			
1312 03CE 00FF	DATA >7			
1313 03CF 00E7	DATA >E7			
1314 03D0 00D8	DATA >D8			
1315 03D1 00D3	DATA >D3			
1316 03D2 00CB	DATA >CB			
1317 03D3 00B8	DATA >B8			
1318 03D4 00B8	DATA >B8			
1319 03D5 00B3	DATA >B3			
1320 03D6 00A8	DATA >A8			
1321 03D7 00A3	DATA >A3			
1322 03D8 009B	DATA >9B			
EC128	32020 FAMILY MACRO ASSEMBLER	PC 1.0 85.157	14:10:03 11-19-85	PAGE 0030
1323 03D9 0093	DATA >93			
1324 03DA 008B	DATA >8B			
1325 03DB 0083	DATA >83			
1326 03DC 007B	DATA >7B			
1327 03DD 006D	DATA >6D			
1328 03DE 0068	DATA >68			
1329 03DF 0063	DATA >63			
1330 03E0 005D	DATA >5D			
1331 03E1 0055	DATA >55			
1332 03E2 0055	DATA >55			
1333 03E3 0051	DATA >51			
1334 03E4 004F	DATA >4F			
1335 03E5 0049	DATA >49			
1336 03E6 0045	DATA >45			
1337 03E7 0041	DATA >41			
1338 03E8 003D	DATA >3D			
1339 03E9 0039	DATA >39			
1340 03EA 0035	DATA >35			
1341 03EB 0031	DATA >31			
1342 03EC 002D	DATA >2D			
1343 03ED 0029	DATA >29			
1344 03EE 0025	DATA >25			
1345 03EF 0021	DATA >21			
1346 03F0 001E	DATA >1E			
1347 03F1 001C	DATA >1C			
1348 03F2 001A	DATA >1A			
1349 03F3 0018	DATA >18			
1350 03F4 0016	DATA >16			
1351 03F5 0014	DATA >14			
1352 03F6 0012	DATA >12			
1353 03F7 0010	DATA >10			
1354 03F8 000E	DATA >E			
1355 03F9 000C	DATA >C			
1356 03FA 000A	DATA >A			
1357 03FB 0008	DATA >8			
1358 03FC 0006	DATA >6			
1359 03FD 0004	DATA >4			
1360 03FE 0002	DATA >2			
1361 03FF 0000	DATA >0			
1362 0400				
NO ERRORS. NO WARNINGS				
END				