SGUS020 - JUNE 1996
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture EPIC and TI are trademarks of Texas Instruments Incorporated.
The SMJ320C50 digital signal processor (DSP) is a high-performance, 16-bit, fixed-point processor manufactured in 0.72-um double-level metal CMOS technology. The SMJ320C50 is the first DSP from TI designed as a fully static device. Full-static CMOS design contributes to low power consumption while maintaining high performance, making it ideal for applications such as battery-operated communications systems, satellite systems, and advanced control algorithms.
A number of enhancements to the basic SMJ320C2x architecture give the 'C50 a minimum 2× performance over the previous generation. A four-deep instruction pipeline, incorporating delayed branching, delayed call to subroutine, and delayed return from subroutine, allows the 'C50 to perform instructions in fewer cycles. The addition of a parallel logic unit (PLU) gives the 'C50 a method for manipulating bits in data memory without using the accumulator and ALU. The 'C50 has additional shifting and scaling capability for proper alignment of multiplicands or storage of values to data memory.
The 'C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes the functional clock from the internal hardware of the 'C50, which puts it into a total-sleep mode that uses only 7 uA. A low-logic level on an external interrupt with a duration of at least five clock cycles ends the IDLE2 mode.
The 'C50 is available with two clock speeds. The clock frequencies are 50 MHz, providing a 40-ns cycle time, and 66 MHz, providing a 30-ns cycle time. The available options are listed in the following table.
View more information about generic part numbers:SM320C50, SMJ320C50
Go to the Engineering Design Center to locate information on other TI Semiconductor devices.