SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

features

3-State Buffer-Type Outputs Drive Bus Lines Directly
Bus-Structured Pinout
Provides Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses With Parity
Buffered Control Inputs to Reduce dc Loading Effects
Power-Up High-Impedance State
Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

This 9-bit bus-interface D-type latch features 3-state outputsdesigned specifically for driving

highly capacitive or relatively low-impedance loads. It isparticularly suitable for implementing buffer registers, I/O ports,bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches with noninvertingdata (D) inputs.

A buffered output-enable () input places the nine outputs in either a normal logicstate (high or low logic levels) or a high-impedance state. In thehigh-impedance state, the outputs neither load nor drive the buslines significantly. The high-impedance state and increased driveprovide the capability to drive bus lines without interface or pullupcomponents.

does notaffect the internal operation of the latches. Previously stored datacan be retained or new data can be entered while the outputs are off.

The SN74ALS843 is characterized for operation from 0°C to70°C.

Title: 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
Product Family: D-TYPE (3-STATE) LATCHES
Device Functionality: D-TYPE
Orderable Devices: SN74ALS843DW, SN74ALS843DWR, SN74ALS843NT

View the complete PDF datasheet: sdas232a.pdf (86 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74ALS843

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.