SN54ALS174, SN54ALS175, SN54AS174, SN54AS175ASN74ALS174, SN74ALS175, SN74AS174, SN74AS175AHEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207B - APRIL 1982 - REVISED DECEMBER 1994

features

• ŽALS174 and ŽAS174 Contain Six Flip-Flops With Single-Rail Outputs
• ŽALS175 and ŽAS175A Contain Four Flip-Flops With Double-Rail Outputs
• Buffered Clock and Direct-Clear Inputs
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators
• Fully Buffered Outputs for Maximum Isolation From External Disturbances (ŽAS Only)
• Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR\) input, and the ŽALS175 and ŽAS175A feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175A are characterized for operation from 0°C to 70°C

View more information about generic part numbers:SN74AS175A

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!