SN54ALS137, SN74ALS137A SN54AS137, SN74AS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

SDAS203B - APRIL 1982 - REVISED DECEMBER 1994

features

• Combines Decoder and 3-Bit Address Latch
• Incorporates Two Output Enables to Simplify Cascading
• Package Options Include Plastic Small- Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The SN54ALS137, SN74ALS137A, and ŽAS137 are 3-line to 8-line decoders/demultiplexers with latches on the three address inputs. When the latch-enable (LE\) input is low, the SN54ALS137, SN74ALS137A, and ŽAS137 act as a decoder/demultiplexer. When LE\ goes from low to high, the address present at the select (A, B, and C) inputs is stored in the latches. Further address changes are ignored as long as LE\ remains high. The output-enable (OE1 and OE2\) inputs control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if OE1 is low or OE2\ is high. The SN54ALS137, SN74ALS137A, and ŽAS137 are ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54ALS137 and SN54AS137 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS137A and SN74AS137 are characterized for operation from 0°C to 70°C.

View more information about generic part numbers:SN54ALS137

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!