SN74AS195 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995

features

• Parallel-to-Serial, Serial-to-Parallel Conversions
• Parallel Synchronous Loading
• J and K\ Inputs to First Stage
• Right Shift Only With Complementary Outputs on Last Stage
• Direct Overriding Clear
• Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

description

This 4-bit bidirectional universal shift register featuresparallel (A, B, C, D) inputs, parallel (Q_A, Q_B,Q_C, Q_D, Q\_D) outputs, J-K\ serial(J, K\) inputs, shift/load control (SH/) input, and a direct overriding clear (). The registers have two modes ofoperation:

• Parallel (broadside) load
• Shift (in the direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of dataand taking SH/ low. The datais loaded into the associated flip-flops and appears at the outputsafter the positive transition of the clock (CLK) input. Duringloading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/ is high. Serial data for this modeis entered at the J-K\ inputs. These inputs permit the first stage toperform as a J-K\, D-, or T-type flip-flop as shown in the functiontable.

The SN74AS195 is characterized for operation from 0°C to70°C.

View more information about generic part numbers:SN74AS195

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!