SN74ALS841, SN74AS841A, SN74ALS842 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

features

• 3-State Buffer-Type Outputs Drive Bus Lines Directly
• Bus-Structured Pinout
• Provide Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses With Parity
• Buffered Control Inputs to Reduce dc Loading Effects
• Power-Up High-Impedance State
• Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

These 10-bit latches feature 3-state outputs designed specificallyfor driving highly capacitive or relatively low-impedance loads. Theyare particularly suitable for implementing buffer registers, I/Oports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The SN74ALS841 andSN74AS841A have noninverting data (D) inputs. The SN74ALS842 hasinverting D\ inputs.

A buffered output-enable () input places the ten outputs in either a normal logicstate (high or low logic levels) or a high-impedance state. In thehigh-impedance state, the outputs neither load nor drive the buslines significantly. The high-impedance state and increased driveprovide the capability to drive bus lines without interface or pullupcomponents.

does not affectthe internal operation of the latches. Previously stored data can beretained or new data can be entered while the outputs are off.

The SN74ALS841, SN74AS841A, and SN74ALS842 are characterized foroperation from 0°C to 70°C.

View more information about generic part numbers:SN74ALS841, SN74ALS842, SN74AS841A

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!