SN54ABT16652, SN74ABT16652 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

Please be aware that an important notice concerningavailability, standard warranty, and use in critical applications ofTexasInstruments semiconductor products and disclaimers theretoappears at the end of this data sheet.

features

Members of the Texas Instruments Widebus^TM Family
State-of-the-Art EPIC-IIB^TM BiCMOS Design Significantly Reduces Power Dissipation
Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
Typical V_OLP (Output Ground Bounce) < 1 V at V_CC = 5 V, T_A = 25°C
Distributed V_CC and GND Pin Configuration Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB Layout
High-Drive Outputs (-32-mA I_OH, 64-mA I_OL)
Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

Widebus and EPIC-IIB are trademarks of Texas Instruments

description

The 'ABT16652 are 16-bit bus transceivers that consist of D-typeflip-flops and control circuitry arranged for multiplexedtransmission of data directly from the data bus or from the internalstorage registers. These devices can be used as two 8-bittransceivers or one 16-bit transceiver.

Output-enable (OEAB and )inputs are provided to control the transceiver functions.Select-control (SAB and SBA) inputs are provided to select whetherreal-time or stored data is transferred. The circuitry used forselect control eliminates the typical decoding glitch that occurs ina multiplexer during the transition between stored and real-timedata. A low input selects real-time data, and a high input selectsstored data. Figure 1 illustrates the four fundamental bus-managementfunctions that can be performed with the 'ABT16652.

Data on the A- or B-data bus, or both, can be stored in theinternal D-type flip-flops by low-to-high transitions at theappropriate clock (CLKAB or CLKBA) inputs regardless of the select-or enable-control inputs. When SAB and SBA are in the real-timetransfer mode, it is possible to store data without using theinternal D-type flip-flops by simultaneously enabling OEAB and . In this configuration, eachoutput reinforces its input. When all other data sources to the twosets of bus lines are at high impedance, each set of bus linesremains at its last state.

To ensure the high-impedance state during power up or power down, should be tiedto V_CC through a pullup resistor; the minimum value of theresistor is determined by the current-sinking capability of thedriver (B to A). OEAB should be tied to GND through a pulldownresistor; the minimum value of the resistor is determined by thecurrent-sourcing capability of the driver (A to B).

The SN54ABT16652 is characterized for operation over the fullmilitary temperature range of -55°C to 125°C. TheSN74ABT16652 is characterized for operation from -40°C to85°C.

Title: 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
Product Family: REGISTERED TRANSCEIVERS
Device Functionality: 16-BIT BUS TRANSCEIVER AND REGISTER
Orderable Devices: SNJ54ABT16652WD, SN74ABT16652DL, SN74ABT16652DLR

View the complete PDF datasheet: scbs215b.pdf (161 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN54ABT16652, SN74ABT16652

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.