SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

Please be aware that an important notice concerningavailability, standard warranty, and use in critical applications ofTexasInstruments semiconductor products and disclaimers theretoappears at the end of this data sheet.

features

State-of-the-Art EPIC-IIB^TM BiCMOS Design Significantly Reduces Power Dissipation
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
Typical V_OLP (Output Ground Bounce) < 1 V at V_CC = 5 V, T_A = 25°C
High-Drive Outputs (-32-mA I_OH, 64-mA I_OL)
Parity Error Flag With Parity Generator/Checker
Register for Storage of the Parity Error Flag
Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

EPIC-IIB is a trademark of Texas Instruments

description

The 'ABT833 8-bit to 9-bit parity transceivers are designed forcommunication between data buses. When data is transmitted from the Abus to the B bus, a parity bit is generated. When data is transmittedfrom the B bus to the A bus with its corresponding parity bit, theopen-collector parity-error () output indicates whether or not an error in the B datahas occurred. The output-enable ( and ) inputs can beused to disable the device so that the buses are effectivelyisolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY)output and monitors the parity of the I/O ports with the flag. is clocked into the register onthe rising edge of the clock (CLK) input. The error flag register iscleared with a low pulse on the clear () input. When both and are low, data is transferred fromthe A bus to the B bus and inverted parity is generated. Invertedparity is a forced error condition that gives the designer moresystem diagnostic capability.

To ensure the high-impedance state during power up or power down, should be tiedto V_CC through a pullup resistor; the minimum value of theresistor is determined by the current-sinking capability of thedriver.

The SN54ABT833 is characterized for operation over the fullmilitary temperature range of -55°C to 125°C. TheSN74ABT833 is characterized for operation from -40°C to85°C.

Title: 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
Product Family: PARITY TRANSCEIVERS
Device Functionality: PARITY TRANSCEIVER
Orderable Devices: SN74ABT833DW, SN74ABT833DWR, SN74ABT833NT

View the complete PDF datasheet: scbs195c.pdf (146 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74ABT833

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.