SN54ABT533, SN74ABT533A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186D - JANUARY 1991 - REVISED JANUARY 1997

Please be aware that an important notice concerningavailability, standard warranty, and use in critical applications ofTexasInstruments semiconductor products and disclaimers theretoappears at the end of this data sheet.

features

State-of-the-Art EPIC-IIB^TM BiCMOS Design Significantly Reduces Power Dissipation
Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
Typical V_OLP (Output Ground Bounce) < 1 V at V_CC = 5 V, T_A = 25°C
High-Drive Outputs (-32-mA I_OH, 64-mA I_OL)
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

EPIC-IIB is a trademark of Texas Instruments

description

These octal transparent D-type latches with 3-state outputs aredesigned specifically for driving highly capacitive or relativelylow-impedance loads. They are particularly suitable for implementingbuffer registers, I/O ports, bidirectional bus drivers, and workingregisters.

When the latch-enable (LE) input is high, the Q\ outputs followthe complements of the data (D) inputs. When LE is taken low, the Q\outputs are latched at the inverse of the levels at the D inputs.

A buffered output-enable () input can be used to place the eight outputs in eithera normal logic state (high or low logic levels) or a high-impedancestate. In the high-impedance state, the outputs neither load nordrive the bus lines significantly. The high-impedance state andincreased drive provide the capability to drive bus lines withoutneed for interface or pullup components.

does not affectthe internal operations of the latches. Previously stored data can beretained or new data can be entered while the outputs are in thehigh-impedance state.

To ensure the high-impedance state during power up or power down, should be tiedto V_CC through a pullup resistor; the minimum value of theresistor is determined by the current-sinking capability of thedriver.

The SN54ABT533 is characterized for operation over the fullmilitary temperature range of -55°C to 125°C. TheSN74ABT533A is characterized for operation from -40°C to85°C.

Title: OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Product Family: D-TYPE (3-STATE) LATCHES
Device Functionality: OCTAL D-TYPE LATCH
Orderable Devices: SN74ABT533ADBLE, SN74ABT533ADW, SN74ABT533ADWR, SN74ABT533AN, SN74ABT533APWLE

View the complete PDF datasheet: scbs186d.pdf (102 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74ABT533A

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.