SN54ACT74, SN74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS520D - AUGUST 1995 - REVISED DECEMBER 1997

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

features

• Inputs Are TTL-Voltage Compatible
• EPIC^TM (Enhanced-Performance Implanted CMOS) 1-um Process
• Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carrier (FK), DIP (J), and Flat (W) Packages

  EPIC is a trademark of Texas Instruments Incorporated.

description

The 'ACT74 devices are dual positive-edge-triggered D-type flip-flops.

A low level at the preset (PRE\) or clear (CLR\) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

The SN54ACT74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT74 is characterized for operation from -40°C to 85°C

View more information about generic part numbers:SN54ACT74, SN74ACT74

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!