Texas Instruments
SemiconductorsSearchFeedbackTI Home
Engineering Design CenterDSP SolutionsSC in the newsSC Product InformationSC Applications & TechnologiesSC Service & Support

Data Sheet Abstract

SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS287G - JANUARY 1993 - REVISED JANUARY 1998


features

EPIC is a trademark of Texas Instruments Incorporated.

description

These dual positive-edge-triggered D-type flip-flops are designed for 2.7-V to 3.6-V VCC operation.

A low level at the preset (PRE\) or clear (CLR\) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC74A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVC74A is characterized for operation from -40°C to 85°C.


Title: DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Product Family: D-TYPE FLIP-FLOPS
Device Functionality: D-TYPE FLIP-FLOP
Orderable Devices: SN74LVC74AD, SN74LVC74ADBLE, SN74LVC74ADR, SN74LVC74APWLE

View the complete PDF datasheet: scas287g.pdf (91 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74LVC74A

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

SemiconductorsSearchFeedbackTI Home
(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!