SN74ACT3631 512 × 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS246G - AUGUST 1993 - REVISED APRIL 1998

features

• Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
• Clocked FIFO Buffering Data From Port A to Port B
• Synchronous Read-Retransmit Capability
• Mailbox Register in Each Direction
• Programmable Almost-Full and Almost-Empty Flags
• Microprocessor Interface Control Logic
• Input-Ready and Almost-Full Flags Synchronized by CLKA
• Output-Ready and Almost-Empty Flags Synchronized by CLKB
• Low-Power 0.8-um Advanced CMOS Technology
• Supports Clock Frequencies up to 67 MHz
• Fast Access Times of 11 ns
• Pin-to-Pin Compatible With the SN74ACT3641 and SN74ACT3651
• Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

description

The SN74ACT3631 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns. The 512 × 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths. Expansion also is possible in word depth.

The SN74ACT3631 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (AF\) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty (AE\) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the AF and AE flags of the FIFO can be programmed from port A or through a serial input.

The SN74ACT3631 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

• FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering (literature number SCAA007)
• FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007)
• Metastability Performance of Clocked FIFOs (literature number SCZA004).

View more information about generic part numbers:SN74ACT3631, SN74ACT3631-15, SN74ACT3631-20, SN74ACT3631-30

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!