SN74ACT7203L, SN74ACT7204L, SN74ACT7205L,SN74ACT7206L 2048 × 9, 4096 × 9, 8192 × 9, 16384 × 9 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES

SCAS226A - FEBRUARY 1993 - REVISED SEPTEMBER 1995

features

Reads and Writes Can Be Asynchronous or Coincident
Organization:
- SN74ACT7203L - 2048 × 9
- SN74ACT7204L - 4096 × 9
- SN74ACT7205L - 8192 × 9
- SN74ACT7206L - 16383 × 9
Fast Data Access Times of 15 ns
Read and Write Frequencies up to 40 MHz
Bit-Width and Word-Depth Expansion
Fully Compatible With the IDT7203/7204
Retransmit Capability
Empty, Full, and Half-Full Flags
TTL-Compatible Inputs
Available in 28-Pin Plastic DIP (NP), Plastic Small-Outline (DV), and 32-Pin Plastic J-Leaded Chip-Carrier (RJ) Packages

description

These devices are constructed with dual-port SRAM and haveinternal write and read address counters to provide data throughputon a first-in, first-out (FIFO) basis. Write and read operations areindependent and can be asynchronous or coincident. Empty and fullstatus flags prevent underflow and overflow of memory, anddepth-expansion logic allows combining the storage cells of two ormore devices into one FIFO. Word-width expansion is also possible.

Data is loaded into memory by the write-enable (W\) input andunloaded by the read-enable (R\) input. Read and write cycle times of25 ns (40 MHz) are possible with data access times of 15 ns.

These devices are particularly suited for providing a data channelbetween two buses operating at asynchronous rates. Applicationsinclude use as rate buffers from analog-to-digital converters indata-acquisition systems, temporary storage elements between busesand magnetic or optical memories, and queues for communicationsystems. A 9-bit-wide data path is provided for the transmission ofbyte data plus a parity bit or packet-framing information. The readpointer can be reset independently of the write pointer forretransmitting previously read data when a device is not used indepth expansion.

The SN74ACT7203L, SN74ACT7204L, SN74ACT7205L, and SN74ACT7206L arecharacterized for operation from 0°C to 70°C.

Title: ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
Product Family: ASYNCHRONOUS FIFOS
Device Functionality: 16K X 9 PARALLEL
Orderable Devices: SN74ACT7203L15NP, SN74ACT7203L15RJ, SN74ACT7203L25NP, SN74ACT7203L25RJ, SN74ACT7203L50NP, SN74ACT7203L50RJ, SN74ACT7203L15NP, SN74ACT7203L15RJ, SN74ACT7203L25NP, SN74ACT7203L25RJ, SN74ACT7203L50NP, SN74ACT7203L50RJ, SN74ACT7204L15NP, SN74ACT7204L15RJ, SN74ACT7204L20NP, SN74ACT7204L20RJ, SN74ACT7204L25NP, SN74ACT7204L25RJ, SN74ACT7204L35NP, SN74ACT7204L50NP, SN74ACT7204L50RJ, SN74ACT7204L15NP, SN74ACT7204L15RJ, SN74ACT7204L20NP, SN74ACT7204L20RJ, SN74ACT7204L25NP, SN74ACT7204L25RJ, SN74ACT7204L35NP, SN74ACT7204L50NP, SN74ACT7204L50RJ, SN74ACT7205L15NP, SN74ACT7205L15RJ, SN74ACT7205L25NP, SN74ACT7205L25RJ, SN74ACT7205L25RJR, SN74ACT7205L50NP, SN74ACT7205L50RJ, SN74ACT7205L15NP, SN74ACT7205L15RJ, SN74ACT7205L25NP, SN74ACT7205L25RJ, SN74ACT7205L25RJR, SN74ACT7205L50NP, SN74ACT7205L50RJ, SN74ACT7206L15RJ, SN74ACT7206L25RJ, SN74ACT7206L50NP, SN74ACT7206L50RJ, SN74ACT7206L15RJ, SN74ACT7206L25RJ, SN74ACT7206L50NP, SN74ACT7206L50RJ

View the complete PDF datasheet: scas226a.pdf (293 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74ACT7203L, SN74ACT7203L15, SN74ACT7203L25, SN74ACT7203L50, SN74ACT7204L, SN74ACT7204L15, SN74ACT7204L20, SN74ACT7204L25, SN74ACT7204L35, SN74ACT7204L50, SN74ACT7205L, SN74ACT7205L15, SN74ACT7205L25, SN74ACT7205L50, SN74ACT7206L, SN74ACT7206L15, SN74ACT7206L25, SN74ACT7206L50

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.