Texas Instruments
SemiconductorsSearchFeedbackTI Home
Engineering Design CenterDSP SolutionsSC in the newsSC Product InformationSC Applications & TechnologiesSC Service & Support

Data Sheet Abstract

SN74ACT8994 DIGITAL BUS MONITOR IEEE STD 1149.1 (JTAG) SCAN-CONTROLLED LOGIC/SIGNATURE ANALYZER

SCAS196E - JULY 1990 - REVISED DECEMBER 1996


Please be aware that an important notice concerningavailability, standard warranty, and use in critical applications ofTexasInstruments semiconductor products and disclaimers theretoappears at the end of this data sheet.

features

description

The SN74ACT8994 digital bus monitor (DBM) is a member of the TexasInstruments SCOPETM testability integrated-circuit family.This family of components supports IEEE Standard 1149.1-1990 (JTAG)boundary scan to facilitate testing of complex circuit-boardassemblies. The DBM is a boundary-scannable device designed tomonitor and/or store the values of a digital bus up to 16 bits inwidth. It resides in parallel with the bus being monitored.

Data at the D-input pins can be stored in a scannablerandom-access memory (RAM). Up to 1024 words of 16 bits can bestored. A parallel-signature analysis (PSA) can be performed on thedata or on the contents of memory. The PSA operations use alinear-feedback shift-register technique to compress data into asignature. The user can configure the device to mask any combinationof data inputs and control the feedback used during PSA operations.

 

The DBM receives instructions via the IEEE Standard 1149.1-1990test access port (TAP) interface. The TAP interface consists of testclock (TCK), test mode select (TMS), test data input (TDI), and testdata output (TDO) pins.

The DBM can be operated in the off-line mode or the on-line mode.In the off-line mode, the device performs test operations independentof system conditions. Off-line test operations includeparallel-signature analysis (PSA) on the contents of RAM and externaltest.

In the on-line mode, the DBM can be configured to perform testoperations that are initiated based on system conditions and thatoperate synchronously to a logical combination of one or more systemclocks. The device allows sample, storage, and/or PSA operations tobe performed according to one of eight protocols. Compare patterns,which can be stored in the event-qualification module (EQM), allowthe user to define specific values of the 16-bit bus for which thetest operations are to be performed.

The 1024-word by 16-bit RAM and the EQM register files can beserially accessed using IEEE-Standard-1149.1-1990-compatible read andwrite instructions. However, direct memory access (DMA) instructionsalso are provided to speed transfer of large amounts of data to andfrom the RAM and EQM.

The polynomial input/output (PIO) is a bidirectional pin used tocascade more than one DBM to provide signature analysis on a buslarger than 16 bits.

The SN74ACT8994 is characterized for operation from 0°C to70°C.


Title: DIGITAL BUS MONITOR IEEE STD 1149.1 (JTAG) SCAN-CONTROLLED LOGIC /SIG. ANALYZER
Product Family: SCAN SUPPORT DEVICES
Device Functionality: DIGITAL BUS MONITOR SCAN-CONTROLLED LOGIC/SIGNATURE ANALYZER
Orderable Devices: SN74ACT8994FN

View the complete PDF datasheet: scas196e.pdf (147 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:SN74ACT8994

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

SemiconductorsSearchFeedbackTI Home
(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!