Texas Instruments
SemiconductorsSearchFeedbackTI Home
Engineering Design CenterDSP SolutionsSC in the newsSC Product InformationSC Applications & TechnologiesSC Service & Support

Data Sheet Abstract

74AC11286 9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS

SCAS068A - AUGUST 1988 - REVISED APRIL 1993


 

features

EPIC is a trademark of Texas Instruments

description

The 74AC11286 universal 9-bit parity generator/checker features alocal output for parity checking and a bus-driving parity I/O portfor parity generation/checking. The word-length capability is easilyexpanded by cascading.

The control inputis implemented specifically to accommodate cascading. When the is low, the parity tree isdisabled and the PARITY ERROR output will remain at a high logiclevel regardless of the input levels. When is high, the parity tree isenabled. The PARITY ERROR output will indicate a parity error wheneither an even number of inputs (A through I) are high and PARITY I/Ois forced to a low logic level, or when an odd number of inputs arehigh and PARITY I/O is forced to a high logic level.

The I/O control circuitry was designed so that the I/O port willremain in the high-impedance state during power up or power down toprevent bus glitches.

The 74AC11286 is characterized for operation from - 40°C to85°C.

 


Title: 9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS 74AC11286
Product Family: PARITY GENERATORS AND CHECKERS
Device Functionality: 9-BIT PARITY GENERATOR/CHECKER
Orderable Devices: 74AC11286D, 74AC11286DR

View the complete PDF datasheet: scas068a.pdf (88 K Bytes) (Requires Acrobat Reader 3.x)

View more information about generic part numbers:74AC11286

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

SemiconductorsSearchFeedbackTI Home
(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!