



DESIGNING WITH THE TI380C60 CMOS TOKEN-RING PHYSICAL LAYER DEVICEThe TI380C60 CMOS token-ring physical layer device is compatible with the electrical interface section of the IEEE Standard 8802.5:1992 token-ring access method and physical layer device. The digital phase-locked loop (PLL) technology achieves precise control over PLL loop characteristics. Designers expect good jitter tolerance (JTOL) performance while maintaining low levels of accumulated phase slope (APS). These design guidelines are for a token-ring physical layer device based on the CMOS TI380C60. The interface between the device and the TI380C25, TI380C26, and TI380C27 communications processors are described along with brief suggestions for hub and repeater applications where a processor is not present. View the complete PDF document: spwa004.pdf (117 K Bytes) (Requires Acrobat Reader 3.x) Go to the Engineering Design Center to locate information on other TI Semiconductor devices.
![]() ![]() ![]() ![]() (c) Copyright 1998 Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice! |