PROPER USAGE OF TMS320C5X TIMING SPECIFICATIONS FOR HIGH-SPEED MEMORY INTERFACE

This designer note page describes how to properly interpret the Texas Instruments (TI™) TMS320C5x timing specifications to design an interface to memory and to other external devices. Designing a high-speed interface between the TMS320C5x digital signal processor (DSP) and memory or other parallel devices poses interesting circuit design considerations. The 'C5x device data sheet provides a wide variety of timing specifications for various aspects of device operation. Proper interpretation of these timing specifications is critical to ensure that timing requirements are met over all conditions of read and write operations without excessively constraining the design to a higher speed interface than necessary.

Go to the Engineering Design Center to locate information on other TI Semiconductor devices.

(c) Copyright 1998 Texas Instruments Incorporated. All rights reserved.
Trademarks, Important Notice!